// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+4730,"ysyxSoCFull fpga widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga widget_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+4843,"ysyxSoCFull fpga widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga widget_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_1 monitor_reset", false,-1);
        tracep->declBit(c+20536,"ysyxSoCFull fpga widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+9575,"ysyxSoCFull fpga widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+9576,"ysyxSoCFull fpga widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+4835,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+4843,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4736,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+9577,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+9432,"ysyxSoCFull fpga widget_1 hasData", false,-1);
        tracep->declBit(c+9579,"ysyxSoCFull fpga widget_1 limit", false,-1);
        tracep->declBit(c+9580,"ysyxSoCFull fpga widget_1 count", false,-1);
        tracep->declBit(c+9581,"ysyxSoCFull fpga widget_1 last", false,-1);
        tracep->declBit(c+9582,"ysyxSoCFull fpga widget_1 enable_0", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull fpga widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+9583,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+9584,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+9585,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+9586,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+9392,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9393,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9394,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+9395,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+9396,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+9587,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+9588,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+9399,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+9400,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+9401,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+9589,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+9590,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+9591,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+9592,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+9593,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+9594,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+9595,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+9596,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+9410,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+9411,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+9597,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+9598,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9599,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+9600,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9601,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+9602,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9603,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+9604,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9605,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+9606,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9607,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+9608,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9609,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+9610,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9611,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+9612,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+9613,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+9614,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+9615,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+9616,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+9617,"ysyxSoCFull fpga widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+9618,"ysyxSoCFull fpga widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+9619,"ysyxSoCFull fpga widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5260,"ysyxSoCFull fpga widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1 cated_bits_size", false,-1, 3,0);
        tracep->declBit(c+9621,"ysyxSoCFull fpga widget_1 repeat_limit", false,-1);
        tracep->declBit(c+9622,"ysyxSoCFull fpga widget_1 repeat_count", false,-1);
        tracep->declBit(c+9623,"ysyxSoCFull fpga widget_1 repeat_first", false,-1);
        tracep->declBit(c+9624,"ysyxSoCFull fpga widget_1 repeat_last", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1 cated_valid", false,-1);
        tracep->declBit(c+9625,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+9626,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+9627,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+9628,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+9629,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+9630,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+9631,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+9632,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+9633,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+9634,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+9635,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+9636,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+9637,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+9638,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+9639,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+9640,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+9641,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+9642,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+9643,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+9644,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+9645,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+9646,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+9647,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+9648,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+9649,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+9650,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+9651,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+9652,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+9653,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+9654,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+9655,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+9656,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+9657,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+9658,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+9659,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+9660,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+9661,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+9662,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+9663,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+9664,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+9665,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+9666,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+9667,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+9668,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+9669,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+9670,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+9671,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+9672,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+9673,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+9674,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+9675,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+9676,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+9677,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+9678,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+9679,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+9680,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+9681,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+9682,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+9683,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+9684,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+9685,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+9686,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+9687,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+9688,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+9689,"ysyxSoCFull fpga widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+9690,"ysyxSoCFull fpga widget_1 repeat_sel", false,-1);
        tracep->declBit(c+9691,"ysyxSoCFull fpga widget_1 repeat_index", false,-1);
        tracep->declBus(c+9692,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+9693,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga widget_1 hasData_1", false,-1);
        tracep->declBit(c+9694,"ysyxSoCFull fpga widget_1 limit_1", false,-1);
        tracep->declBit(c+9695,"ysyxSoCFull fpga widget_1 count_1", false,-1);
        tracep->declBit(c+9696,"ysyxSoCFull fpga widget_1 last_1", false,-1);
        tracep->declBit(c+9697,"ysyxSoCFull fpga widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_1 monitor reset", false,-1);
        tracep->declBit(c+20536,"ysyxSoCFull fpga widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+9575,"ysyxSoCFull fpga widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9389,"ysyxSoCFull fpga widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+9390,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+9391,"ysyxSoCFull fpga widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+9698,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9699,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9700,"ysyxSoCFull fpga widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+9400,"ysyxSoCFull fpga widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+9401,"ysyxSoCFull fpga widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9701,"ysyxSoCFull fpga widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9702,"ysyxSoCFull fpga widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+9410,"ysyxSoCFull fpga widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+9411,"ysyxSoCFull fpga widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9703,"ysyxSoCFull fpga widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9704,"ysyxSoCFull fpga widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9705,"ysyxSoCFull fpga widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9706,"ysyxSoCFull fpga widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9707,"ysyxSoCFull fpga widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9708,"ysyxSoCFull fpga widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9709,"ysyxSoCFull fpga widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9710,"ysyxSoCFull fpga widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9711,"ysyxSoCFull fpga widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+5321,"ysyxSoCFull fpga widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+9430,"ysyxSoCFull fpga widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4896,"ysyxSoCFull fpga widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+9712,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+9432,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9713,"ysyxSoCFull fpga widget_1 monitor a_first_counter", false,-1, 5,0);
        tracep->declBus(c+9714,"ysyxSoCFull fpga widget_1 monitor a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+9715,"ysyxSoCFull fpga widget_1 monitor a_first", false,-1);
        tracep->declBus(c+9716,"ysyxSoCFull fpga widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9717,"ysyxSoCFull fpga widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+9718,"ysyxSoCFull fpga widget_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+9719,"ysyxSoCFull fpga widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+9720,"ysyxSoCFull fpga widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+5259,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5260,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9721,"ysyxSoCFull fpga widget_1 monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+9722,"ysyxSoCFull fpga widget_1 monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+9723,"ysyxSoCFull fpga widget_1 monitor d_first", false,-1);
        tracep->declBus(c+9724,"ysyxSoCFull fpga widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9725,"ysyxSoCFull fpga widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9726,"ysyxSoCFull fpga widget_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9727,"ysyxSoCFull fpga widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+9728,"ysyxSoCFull fpga widget_1 monitor denied", false,-1);
        tracep->declBus(c+9729,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9730,"ysyxSoCFull fpga widget_1 monitor c_first_counter", false,-1, 5,0);
        tracep->declBus(c+9731,"ysyxSoCFull fpga widget_1 monitor c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+9732,"ysyxSoCFull fpga widget_1 monitor c_first", false,-1);
        tracep->declBus(c+9733,"ysyxSoCFull fpga widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9734,"ysyxSoCFull fpga widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9735,"ysyxSoCFull fpga widget_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9736,"ysyxSoCFull fpga widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+9737,"ysyxSoCFull fpga widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+9738,"ysyxSoCFull fpga widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+9740,"ysyxSoCFull fpga widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+9748,"ysyxSoCFull fpga widget_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9764,"ysyxSoCFull fpga widget_1 monitor a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+9765,"ysyxSoCFull fpga widget_1 monitor a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+9766,"ysyxSoCFull fpga widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9767,"ysyxSoCFull fpga widget_1 monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+9768,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+9769,"ysyxSoCFull fpga widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+20537,"ysyxSoCFull fpga widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+18138,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18139,"ysyxSoCFull fpga widget_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+18140,"ysyxSoCFull fpga widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+9770,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+9772,"ysyxSoCFull fpga widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+18142,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9774,"ysyxSoCFull fpga widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9775,"ysyxSoCFull fpga widget_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+18143,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+9776,"ysyxSoCFull fpga widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+18151,"ysyxSoCFull fpga widget_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9784,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+9800,"ysyxSoCFull fpga widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+9801,"ysyxSoCFull fpga widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+9803,"ysyxSoCFull fpga widget_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9819,"ysyxSoCFull fpga widget_1 monitor c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+9820,"ysyxSoCFull fpga widget_1 monitor c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+9821,"ysyxSoCFull fpga widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+9822,"ysyxSoCFull fpga widget_1 monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+9823,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+9824,"ysyxSoCFull fpga widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+17045,"ysyxSoCFull fpga widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17047,"ysyxSoCFull fpga widget_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+17048,"ysyxSoCFull fpga widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+9825,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+9827,"ysyxSoCFull fpga widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+17050,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9829,"ysyxSoCFull fpga widget_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17051,"ysyxSoCFull fpga widget_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9830,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+9846,"ysyxSoCFull fpga widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9847,"ysyxSoCFull fpga widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+9848,"ysyxSoCFull fpga widget_1 monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+9849,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+9850,"ysyxSoCFull fpga widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+9851,"ysyxSoCFull fpga widget_1 monitor d_set", false,-1);
        tracep->declBit(c+16877,"ysyxSoCFull fpga widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+9576,"ysyxSoCFull fpga widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+4835,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+4843,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4736,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+9577,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+9852,"ysyxSoCFull fpga widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+9853,"ysyxSoCFull fpga widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9854,"ysyxSoCFull fpga widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+9855,"ysyxSoCFull fpga widget_1 repeated_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+9856,"ysyxSoCFull fpga widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+9857,"ysyxSoCFull fpga widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+9858,"ysyxSoCFull fpga widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+9860,"ysyxSoCFull fpga widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 reset", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4686,"ysyxSoCFull fpga widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+4687,"ysyxSoCFull fpga widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4693,"ysyxSoCFull fpga widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20191,"ysyxSoCFull fpga widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4824,"ysyxSoCFull fpga widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+4825,"ysyxSoCFull fpga widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+4826,"ysyxSoCFull fpga widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 monitor_reset", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4686,"ysyxSoCFull fpga widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9861,"ysyxSoCFull fpga widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+20539,"ysyxSoCFull fpga widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20540,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+4818,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20187,"ysyxSoCFull fpga widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+20513,"ysyxSoCFull fpga widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+20188,"ysyxSoCFull fpga widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+20541,"ysyxSoCFull fpga widget_2 repeat_limit", false,-1);
        tracep->declBit(c+9864,"ysyxSoCFull fpga widget_2 repeat_count", false,-1);
        tracep->declBit(c+20542,"ysyxSoCFull fpga widget_2 repeat_last", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga widget_2 cated_valid", false,-1);
        tracep->declBus(c+20190,"ysyxSoCFull fpga widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+20543,"ysyxSoCFull fpga widget_2 repeat_sel", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull fpga widget_2 repeat_index", false,-1);
        tracep->declBus(c+20540,"ysyxSoCFull fpga widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+20544,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+20545,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+4881,"ysyxSoCFull fpga widget_2 hasData", false,-1);
        tracep->declBit(c+9865,"ysyxSoCFull fpga widget_2 limit", false,-1);
        tracep->declBit(c+9866,"ysyxSoCFull fpga widget_2 count", false,-1);
        tracep->declBit(c+9867,"ysyxSoCFull fpga widget_2 last", false,-1);
        tracep->declBit(c+9868,"ysyxSoCFull fpga widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull fpga widget_2 corrupt_out", false,-1);
        tracep->declBit(c+9869,"ysyxSoCFull fpga widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+8150,"ysyxSoCFull fpga widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+4821,"ysyxSoCFull fpga widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+9870,"ysyxSoCFull fpga widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+9871,"ysyxSoCFull fpga widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+9872,"ysyxSoCFull fpga widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 monitor reset", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4686,"ysyxSoCFull fpga widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9861,"ysyxSoCFull fpga widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+20202,"ysyxSoCFull fpga widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+20546,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+20547,"ysyxSoCFull fpga widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+20548,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+20549,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+20421,"ysyxSoCFull fpga widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+20422,"ysyxSoCFull fpga widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+20551,"ysyxSoCFull fpga widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+20552,"ysyxSoCFull fpga widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20553,"ysyxSoCFull fpga widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+20425,"ysyxSoCFull fpga widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+20426,"ysyxSoCFull fpga widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20554,"ysyxSoCFull fpga widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+20555,"ysyxSoCFull fpga widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+20556,"ysyxSoCFull fpga widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+20557,"ysyxSoCFull fpga widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+20558,"ysyxSoCFull fpga widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+20559,"ysyxSoCFull fpga widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+20560,"ysyxSoCFull fpga widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+20561,"ysyxSoCFull fpga widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+20435,"ysyxSoCFull fpga widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+20436,"ysyxSoCFull fpga widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20562,"ysyxSoCFull fpga widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+20563,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20564,"ysyxSoCFull fpga widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+20565,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20566,"ysyxSoCFull fpga widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+20567,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20568,"ysyxSoCFull fpga widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+20569,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20570,"ysyxSoCFull fpga widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+20571,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20572,"ysyxSoCFull fpga widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+20573,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20574,"ysyxSoCFull fpga widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+20575,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20576,"ysyxSoCFull fpga widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+20577,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20578,"ysyxSoCFull fpga widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+9873,"ysyxSoCFull fpga widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+9874,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+9875,"ysyxSoCFull fpga widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+20579,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9876,"ysyxSoCFull fpga widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9877,"ysyxSoCFull fpga widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9878,"ysyxSoCFull fpga widget_2 monitor a_first", false,-1);
        tracep->declBus(c+9879,"ysyxSoCFull fpga widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9880,"ysyxSoCFull fpga widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+9881,"ysyxSoCFull fpga widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+9882,"ysyxSoCFull fpga widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+9883,"ysyxSoCFull fpga widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+9884,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4881,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9885,"ysyxSoCFull fpga widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9886,"ysyxSoCFull fpga widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9887,"ysyxSoCFull fpga widget_2 monitor d_first", false,-1);
        tracep->declBus(c+9888,"ysyxSoCFull fpga widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9889,"ysyxSoCFull fpga widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9890,"ysyxSoCFull fpga widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9891,"ysyxSoCFull fpga widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+9892,"ysyxSoCFull fpga widget_2 monitor denied", false,-1);
        tracep->declBus(c+9893,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9894,"ysyxSoCFull fpga widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+9895,"ysyxSoCFull fpga widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9896,"ysyxSoCFull fpga widget_2 monitor c_first", false,-1);
        tracep->declBus(c+9897,"ysyxSoCFull fpga widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9898,"ysyxSoCFull fpga widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9899,"ysyxSoCFull fpga widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+9900,"ysyxSoCFull fpga widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+9901,"ysyxSoCFull fpga widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+9902,"ysyxSoCFull fpga widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+9906,"ysyxSoCFull fpga widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+9922,"ysyxSoCFull fpga widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9938,"ysyxSoCFull fpga widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9939,"ysyxSoCFull fpga widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9940,"ysyxSoCFull fpga widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+9941,"ysyxSoCFull fpga widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9942,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9943,"ysyxSoCFull fpga widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+20580,"ysyxSoCFull fpga widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+18168,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18169,"ysyxSoCFull fpga widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+18170,"ysyxSoCFull fpga widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+9944,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+9948,"ysyxSoCFull fpga widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+18174,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9952,"ysyxSoCFull fpga widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9953,"ysyxSoCFull fpga widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+18175,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+9954,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+18191,"ysyxSoCFull fpga widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+9970,"ysyxSoCFull fpga widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9971,"ysyxSoCFull fpga widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9975,"ysyxSoCFull fpga widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9991,"ysyxSoCFull fpga widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9992,"ysyxSoCFull fpga widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9993,"ysyxSoCFull fpga widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+9994,"ysyxSoCFull fpga widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9995,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9996,"ysyxSoCFull fpga widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+17067,"ysyxSoCFull fpga widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17071,"ysyxSoCFull fpga widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17072,"ysyxSoCFull fpga widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+9997,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+10001,"ysyxSoCFull fpga widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+17076,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+10005,"ysyxSoCFull fpga widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+10006,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+17077,"ysyxSoCFull fpga widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+10022,"ysyxSoCFull fpga widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+10023,"ysyxSoCFull fpga widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+10024,"ysyxSoCFull fpga widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+10025,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+10026,"ysyxSoCFull fpga widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+10027,"ysyxSoCFull fpga widget_2 monitor d_set", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull fpga widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+20539,"ysyxSoCFull fpga widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+20540,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+10028,"ysyxSoCFull fpga widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+10029,"ysyxSoCFull fpga widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10030,"ysyxSoCFull fpga widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+10031,"ysyxSoCFull fpga widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+10032,"ysyxSoCFull fpga widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+10033,"ysyxSoCFull fpga widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+10034,"ysyxSoCFull fpga widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+10035,"ysyxSoCFull fpga widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+4818,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+10036,"ysyxSoCFull fpga widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+10037,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10038,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+10039,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+10040,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+10041,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem io_axi4_0_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem io_axi4_0_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem io_axi4_0_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem io_axi4_0_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem srams_reset", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem srams_auto_in_awready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull mem srams_auto_in_awvalid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull mem srams_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull mem srams_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+10046,"ysyxSoCFull mem srams_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull mem srams_auto_in_wready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull mem srams_auto_in_wvalid", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem srams_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem srams_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10052,"ysyxSoCFull mem srams_auto_in_bready", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem srams_auto_in_bvalid", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem srams_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10055,"ysyxSoCFull mem srams_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem srams_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10057,"ysyxSoCFull mem srams_auto_in_arready", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull mem srams_auto_in_arvalid", false,-1);
        tracep->declBus(c+10059,"ysyxSoCFull mem srams_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+10060,"ysyxSoCFull mem srams_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+10061,"ysyxSoCFull mem srams_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+10062,"ysyxSoCFull mem srams_auto_in_rready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem srams_auto_in_rvalid", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem srams_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+10065,"ysyxSoCFull mem srams_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+10067,"ysyxSoCFull mem srams_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem srams_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4xbar_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4xbar_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_out_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4xbar_auto_out_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4xbar_auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4xbar_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4xbar_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4xbar_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_out_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4xbar_auto_out_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf_reset", false,-1);
        tracep->declBit(c+10069,"ysyxSoCFull mem axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull mem axi4buf_auto_in_awvalid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4buf_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4buf_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4buf_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull mem axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+20587,"ysyxSoCFull mem axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull mem axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4buf_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull mem axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4buf_auto_in_arvalid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4buf_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4buf_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4buf_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4buf_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem axi4buf_auto_out_awready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull mem axi4buf_auto_out_awvalid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull mem axi4buf_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull mem axi4buf_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+10046,"ysyxSoCFull mem axi4buf_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull mem axi4buf_auto_out_wready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull mem axi4buf_auto_out_wvalid", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem axi4buf_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem axi4buf_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10052,"ysyxSoCFull mem axi4buf_auto_out_bready", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem axi4buf_auto_out_bvalid", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem axi4buf_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10055,"ysyxSoCFull mem axi4buf_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem axi4buf_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10057,"ysyxSoCFull mem axi4buf_auto_out_arready", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull mem axi4buf_auto_out_arvalid", false,-1);
        tracep->declBus(c+10059,"ysyxSoCFull mem axi4buf_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+10060,"ysyxSoCFull mem axi4buf_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+10061,"ysyxSoCFull mem axi4buf_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+10062,"ysyxSoCFull mem axi4buf_auto_out_rready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem axi4buf_auto_out_rvalid", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem axi4buf_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+10065,"ysyxSoCFull mem axi4buf_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+10067,"ysyxSoCFull mem axi4buf_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem axi4buf_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4frag_auto_in_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4frag_auto_in_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+10069,"ysyxSoCFull mem axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull mem axi4frag_auto_out_awvalid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4frag_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull mem axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+20587,"ysyxSoCFull mem axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull mem axi4frag_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull mem axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4frag_auto_out_arvalid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4frag_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem srams reset", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem srams auto_in_awready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull mem srams auto_in_awvalid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull mem srams auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull mem srams auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+10046,"ysyxSoCFull mem srams auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull mem srams auto_in_wready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull mem srams auto_in_wvalid", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem srams auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem srams auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10052,"ysyxSoCFull mem srams auto_in_bready", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem srams auto_in_bvalid", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem srams auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10055,"ysyxSoCFull mem srams auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem srams auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10057,"ysyxSoCFull mem srams auto_in_arready", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull mem srams auto_in_arvalid", false,-1);
        tracep->declBus(c+10059,"ysyxSoCFull mem srams auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+10060,"ysyxSoCFull mem srams auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+10061,"ysyxSoCFull mem srams auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+10062,"ysyxSoCFull mem srams auto_in_rready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem srams auto_in_rvalid", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem srams auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+10065,"ysyxSoCFull mem srams auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+10067,"ysyxSoCFull mem srams auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem srams auto_in_recho_real_last", false,-1);
        tracep->declBus(c+10078,"ysyxSoCFull mem srams mem_R0_addr", false,-1, 27,0);
        tracep->declBit(c+10079,"ysyxSoCFull mem srams mem_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem_R0_clk", false,-1);
        tracep->declBus(c+10080,"ysyxSoCFull mem srams mem_R0_data_0", false,-1, 7,0);
        tracep->declBus(c+10081,"ysyxSoCFull mem srams mem_R0_data_1", false,-1, 7,0);
        tracep->declBus(c+10082,"ysyxSoCFull mem srams mem_R0_data_2", false,-1, 7,0);
        tracep->declBus(c+10083,"ysyxSoCFull mem srams mem_R0_data_3", false,-1, 7,0);
        tracep->declBus(c+10084,"ysyxSoCFull mem srams mem_R0_data_4", false,-1, 7,0);
        tracep->declBus(c+10085,"ysyxSoCFull mem srams mem_R0_data_5", false,-1, 7,0);
        tracep->declBus(c+10086,"ysyxSoCFull mem srams mem_R0_data_6", false,-1, 7,0);
        tracep->declBus(c+10087,"ysyxSoCFull mem srams mem_R0_data_7", false,-1, 7,0);
        tracep->declBus(c+10088,"ysyxSoCFull mem srams mem_W0_addr", false,-1, 27,0);
        tracep->declBit(c+10089,"ysyxSoCFull mem srams mem_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem_W0_clk", false,-1);
        tracep->declBus(c+10090,"ysyxSoCFull mem srams mem_W0_data_0", false,-1, 7,0);
        tracep->declBus(c+10091,"ysyxSoCFull mem srams mem_W0_data_1", false,-1, 7,0);
        tracep->declBus(c+10092,"ysyxSoCFull mem srams mem_W0_data_2", false,-1, 7,0);
        tracep->declBus(c+10093,"ysyxSoCFull mem srams mem_W0_data_3", false,-1, 7,0);
        tracep->declBus(c+10094,"ysyxSoCFull mem srams mem_W0_data_4", false,-1, 7,0);
        tracep->declBus(c+10095,"ysyxSoCFull mem srams mem_W0_data_5", false,-1, 7,0);
        tracep->declBus(c+10096,"ysyxSoCFull mem srams mem_W0_data_6", false,-1, 7,0);
        tracep->declBus(c+10097,"ysyxSoCFull mem srams mem_W0_data_7", false,-1, 7,0);
        tracep->declBit(c+10098,"ysyxSoCFull mem srams mem_W0_mask_0", false,-1);
        tracep->declBit(c+10099,"ysyxSoCFull mem srams mem_W0_mask_1", false,-1);
        tracep->declBit(c+10100,"ysyxSoCFull mem srams mem_W0_mask_2", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull mem srams mem_W0_mask_3", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull mem srams mem_W0_mask_4", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull mem srams mem_W0_mask_5", false,-1);
        tracep->declBit(c+10104,"ysyxSoCFull mem srams mem_W0_mask_6", false,-1);
        tracep->declBit(c+10105,"ysyxSoCFull mem srams mem_W0_mask_7", false,-1);
        tracep->declBit(c+10106,"ysyxSoCFull mem srams r_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10109,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10110,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10111,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10112,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull mem srams r_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10115,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10116,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10117,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10118,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10119,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+10120,"ysyxSoCFull mem srams r_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+10121,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10122,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10123,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10124,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10125,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10126,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10127,"ysyxSoCFull mem srams r_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10128,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10129,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10130,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10131,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10132,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10133,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+10134,"ysyxSoCFull mem srams r_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+10135,"ysyxSoCFull mem srams r_addr_lo", false,-1, 13,0);
        tracep->declBus(c+10136,"ysyxSoCFull mem srams r_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+10137,"ysyxSoCFull mem srams r_addr_hi", false,-1, 13,0);
        tracep->declBit(c+10138,"ysyxSoCFull mem srams w_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+10139,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10140,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10141,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10142,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10144,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10145,"ysyxSoCFull mem srams w_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10146,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10147,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10148,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10149,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10150,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10151,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+10152,"ysyxSoCFull mem srams w_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+10153,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+10154,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+10155,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+10156,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+10157,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+10158,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+10159,"ysyxSoCFull mem srams w_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10160,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+10161,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+10162,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+10163,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+10164,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+10165,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+10166,"ysyxSoCFull mem srams w_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+10167,"ysyxSoCFull mem srams w_addr_lo", false,-1, 13,0);
        tracep->declBus(c+10168,"ysyxSoCFull mem srams w_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+10169,"ysyxSoCFull mem srams w_addr_hi", false,-1, 13,0);
        tracep->declBit(c+10170,"ysyxSoCFull mem srams r_sel0", false,-1);
        tracep->declBit(c+10171,"ysyxSoCFull mem srams w_sel0", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem srams w_full", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem srams w_id", false,-1, 3,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem srams w_echo_real_last", false,-1);
        tracep->declBit(c+10172,"ysyxSoCFull mem srams r_sel1", false,-1);
        tracep->declBit(c+10173,"ysyxSoCFull mem srams w_sel1", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem srams in_awready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem srams r_full", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem srams r_id", false,-1, 3,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem srams r_echo_real_last", false,-1);
        tracep->declBit(c+10174,"ysyxSoCFull mem srams in_arready", false,-1);
        tracep->declBit(c+10175,"ysyxSoCFull mem srams rdata_REG", false,-1);
        tracep->declBus(c+10176,"ysyxSoCFull mem srams rdata_r0", false,-1, 7,0);
        tracep->declBus(c+10177,"ysyxSoCFull mem srams rdata_r1", false,-1, 7,0);
        tracep->declBus(c+10178,"ysyxSoCFull mem srams rdata_r2", false,-1, 7,0);
        tracep->declBus(c+10179,"ysyxSoCFull mem srams rdata_r3", false,-1, 7,0);
        tracep->declBus(c+10180,"ysyxSoCFull mem srams rdata_r4", false,-1, 7,0);
        tracep->declBus(c+10181,"ysyxSoCFull mem srams rdata_r5", false,-1, 7,0);
        tracep->declBus(c+10182,"ysyxSoCFull mem srams rdata_r6", false,-1, 7,0);
        tracep->declBus(c+10183,"ysyxSoCFull mem srams rdata_r7", false,-1, 7,0);
        tracep->declBus(c+10184,"ysyxSoCFull mem srams bundleIn_0_rdata_lo", false,-1, 31,0);
        tracep->declBus(c+10185,"ysyxSoCFull mem srams bundleIn_0_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+10078,"ysyxSoCFull mem srams mem R0_addr", false,-1, 27,0);
        tracep->declBit(c+10079,"ysyxSoCFull mem srams mem R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem R0_clk", false,-1);
        tracep->declBus(c+10080,"ysyxSoCFull mem srams mem R0_data_0", false,-1, 7,0);
        tracep->declBus(c+10081,"ysyxSoCFull mem srams mem R0_data_1", false,-1, 7,0);
        tracep->declBus(c+10082,"ysyxSoCFull mem srams mem R0_data_2", false,-1, 7,0);
        tracep->declBus(c+10083,"ysyxSoCFull mem srams mem R0_data_3", false,-1, 7,0);
        tracep->declBus(c+10084,"ysyxSoCFull mem srams mem R0_data_4", false,-1, 7,0);
        tracep->declBus(c+10085,"ysyxSoCFull mem srams mem R0_data_5", false,-1, 7,0);
        tracep->declBus(c+10086,"ysyxSoCFull mem srams mem R0_data_6", false,-1, 7,0);
        tracep->declBus(c+10087,"ysyxSoCFull mem srams mem R0_data_7", false,-1, 7,0);
        tracep->declBus(c+10088,"ysyxSoCFull mem srams mem W0_addr", false,-1, 27,0);
        tracep->declBit(c+10089,"ysyxSoCFull mem srams mem W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem W0_clk", false,-1);
        tracep->declBus(c+10090,"ysyxSoCFull mem srams mem W0_data_0", false,-1, 7,0);
        tracep->declBus(c+10091,"ysyxSoCFull mem srams mem W0_data_1", false,-1, 7,0);
        tracep->declBus(c+10092,"ysyxSoCFull mem srams mem W0_data_2", false,-1, 7,0);
        tracep->declBus(c+10093,"ysyxSoCFull mem srams mem W0_data_3", false,-1, 7,0);
        tracep->declBus(c+10094,"ysyxSoCFull mem srams mem W0_data_4", false,-1, 7,0);
        tracep->declBus(c+10095,"ysyxSoCFull mem srams mem W0_data_5", false,-1, 7,0);
        tracep->declBus(c+10096,"ysyxSoCFull mem srams mem W0_data_6", false,-1, 7,0);
        tracep->declBus(c+10097,"ysyxSoCFull mem srams mem W0_data_7", false,-1, 7,0);
        tracep->declBit(c+10098,"ysyxSoCFull mem srams mem W0_mask_0", false,-1);
        tracep->declBit(c+10099,"ysyxSoCFull mem srams mem W0_mask_1", false,-1);
        tracep->declBit(c+10100,"ysyxSoCFull mem srams mem W0_mask_2", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull mem srams mem W0_mask_3", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull mem srams mem W0_mask_4", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull mem srams mem W0_mask_5", false,-1);
        tracep->declBit(c+10104,"ysyxSoCFull mem srams mem W0_mask_6", false,-1);
        tracep->declBit(c+10105,"ysyxSoCFull mem srams mem W0_mask_7", false,-1);
        tracep->declBus(c+10078,"ysyxSoCFull mem srams mem mem_ext_R0_addr", false,-1, 27,0);
        tracep->declBit(c+10079,"ysyxSoCFull mem srams mem mem_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem mem_ext_R0_clk", false,-1);
        tracep->declQuad(c+10186,"ysyxSoCFull mem srams mem mem_ext_R0_data", false,-1, 63,0);
        tracep->declBus(c+10088,"ysyxSoCFull mem srams mem mem_ext_W0_addr", false,-1, 27,0);
        tracep->declBit(c+10089,"ysyxSoCFull mem srams mem mem_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem mem_ext_W0_clk", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem srams mem mem_ext_W0_data", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem srams mem mem_ext_W0_mask", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem mem_ext W0_clk", false,-1);
        tracep->declBus(c+10088,"ysyxSoCFull mem srams mem mem_ext W0_addr", false,-1, 27,0);
        tracep->declBit(c+10089,"ysyxSoCFull mem srams mem mem_ext W0_en", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem srams mem mem_ext W0_data", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem srams mem mem_ext W0_mask", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem srams mem mem_ext R0_clk", false,-1);
        tracep->declBus(c+10078,"ysyxSoCFull mem srams mem mem_ext R0_addr", false,-1, 27,0);
        tracep->declBit(c+10079,"ysyxSoCFull mem srams mem mem_ext R0_en", false,-1);
        tracep->declQuad(c+10186,"ysyxSoCFull mem srams mem mem_ext R0_data", false,-1, 63,0);
        tracep->declBit(c+10188,"ysyxSoCFull mem srams mem mem_ext reg_R0_ren", false,-1);
        tracep->declBus(c+10189,"ysyxSoCFull mem srams mem mem_ext reg_R0_addr", false,-1, 27,0);
        tracep->declBus(c+21212,"ysyxSoCFull mem srams mem mem_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4xbar clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4xbar reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_out_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4xbar auto_out_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4xbar auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4xbar auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4xbar auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4xbar auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf reset", false,-1);
        tracep->declBit(c+10069,"ysyxSoCFull mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+20587,"ysyxSoCFull mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+10046,"ysyxSoCFull mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10052,"ysyxSoCFull mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10055,"ysyxSoCFull mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10057,"ysyxSoCFull mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+10059,"ysyxSoCFull mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+10060,"ysyxSoCFull mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+10061,"ysyxSoCFull mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+10062,"ysyxSoCFull mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+10065,"ysyxSoCFull mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+10067,"ysyxSoCFull mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+10069,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10046,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20587,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+10047,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+10052,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10055,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10057,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+10059,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10060,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10061,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+10062,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10065,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10067,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+10069,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10046,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10190+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10044,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10192,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10193,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10194+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+10045,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10192,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10193,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10196+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10046,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10192,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10193,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+10193,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+10192,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value_1", false,-1);
        tracep->declBit(c+10198,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+10199,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+10200,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq empty", false,-1);
        tracep->declBit(c+10201,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+20591,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+10202,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+20587,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+10047,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+10049,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10051,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10203+i*2,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10049,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10207,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10208,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10209+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+10051,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+10207,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+10208,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+10208,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+10207,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+10211,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+10212,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+10213,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+10214,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+20592,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+10215,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+10052,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_valid", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10055,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10056,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10216+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10218,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10054,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10219,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+10220,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10221+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10218,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10055,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10219,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+10220,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10223+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10218,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+10056,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10219,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+10220,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+10219,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value", false,-1);
        tracep->declBit(c+10218,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+10225,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq maybe_full", false,-1);
        tracep->declBit(c+10226,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+10227,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq empty", false,-1);
        tracep->declBit(c+10228,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq full", false,-1);
        tracep->declBit(c+10229,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_enq", false,-1);
        tracep->declBit(c+10230,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10057,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_ready", false,-1);
        tracep->declBit(c+10058,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_valid", false,-1);
        tracep->declBus(c+10059,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+10060,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+10061,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10231+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10059,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10233,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10234,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10235+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+10060,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10233,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+10234,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10237+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10061,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10233,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10234,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+10234,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+10233,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value_1", false,-1);
        tracep->declBit(c+10239,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+10240,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+10241,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq empty", false,-1);
        tracep->declBit(c+10242,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+20593,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+10243,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+10062,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_ready", false,-1);
        tracep->declBit(c+10063,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_valid", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+10065,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10067,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10068,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10244+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10246,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10064,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+10247,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+10248,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10249+i*2,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10246,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+10065,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+10247,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+10248,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+10253+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10246,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+10067,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+10247,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+10248,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10255+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10246,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+10068,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+10247,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+10248,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+10257+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+10246,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+10247,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+10248,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+10247,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value", false,-1);
        tracep->declBit(c+10246,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+10259,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq maybe_full", false,-1);
        tracep->declBit(c+10260,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+10261,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq empty", false,-1);
        tracep->declBit(c+10262,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq full", false,-1);
        tracep->declBit(c+10263,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_enq", false,-1);
        tracep->declBit(c+10264,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4frag auto_in_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4frag auto_in_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+10069,"ysyxSoCFull mem axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+20584,"ysyxSoCFull mem axi4frag auto_out_awvalid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4frag auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20585,"ysyxSoCFull mem axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+10070,"ysyxSoCFull mem axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+20587,"ysyxSoCFull mem axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull mem axi4frag auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+10073,"ysyxSoCFull mem axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+10074,"ysyxSoCFull mem axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+10075,"ysyxSoCFull mem axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4frag auto_out_arvalid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4frag auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20589,"ysyxSoCFull mem axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+10076,"ysyxSoCFull mem axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull mem axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag deq_reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4frag deq_io_enq_valid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag deq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20594,"ysyxSoCFull mem axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4frag deq_io_deq_valid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4frag deq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20595,"ysyxSoCFull mem axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20596,"ysyxSoCFull mem axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20597,"ysyxSoCFull mem axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10265,"ysyxSoCFull mem axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20598,"ysyxSoCFull mem axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+20599,"ysyxSoCFull mem axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20600,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20601,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20602,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10266,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+20603,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+20604,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18215,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+10267,"ysyxSoCFull mem axi4frag busy", false,-1);
        tracep->declBus(c+10268,"ysyxSoCFull mem axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+10269,"ysyxSoCFull mem axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+20596,"ysyxSoCFull mem axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+20605,"ysyxSoCFull mem axi4frag len", false,-1, 7,0);
        tracep->declBus(c+20595,"ysyxSoCFull mem axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20606,"ysyxSoCFull mem axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+10265,"ysyxSoCFull mem axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+10270,"ysyxSoCFull mem axi4frag fixed", false,-1);
        tracep->declBus(c+20597,"ysyxSoCFull mem axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBus(c+20607,"ysyxSoCFull mem axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+20608,"ysyxSoCFull mem axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+20590,"ysyxSoCFull mem axi4frag ar_last", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4frag irr_valid", false,-1);
        tracep->declBit(c+10271,"ysyxSoCFull mem axi4frag busy_1", false,-1);
        tracep->declBus(c+10272,"ysyxSoCFull mem axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+10273,"ysyxSoCFull mem axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+20601,"ysyxSoCFull mem axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+20609,"ysyxSoCFull mem axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+20600,"ysyxSoCFull mem axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20610,"ysyxSoCFull mem axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+10266,"ysyxSoCFull mem axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+10274,"ysyxSoCFull mem axi4frag fixed_1", false,-1);
        tracep->declBus(c+20602,"ysyxSoCFull mem axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBus(c+20611,"ysyxSoCFull mem axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+20612,"ysyxSoCFull mem axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+20586,"ysyxSoCFull mem axi4frag aw_last", false,-1);
        tracep->declBus(c+10275,"ysyxSoCFull mem axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+10276,"ysyxSoCFull mem axi4frag w_idle", false,-1);
        tracep->declBit(c+10277,"ysyxSoCFull mem axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+10278,"ysyxSoCFull mem axi4frag in_awready", false,-1);
        tracep->declBit(c+20599,"ysyxSoCFull mem axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+20613,"ysyxSoCFull mem axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+18216,"ysyxSoCFull mem axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+18217,"ysyxSoCFull mem axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+18218,"ysyxSoCFull mem axi4frag w_last", false,-1);
        tracep->declBit(c+20604,"ysyxSoCFull mem axi4frag in_wvalid", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull mem axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+18215,"ysyxSoCFull mem axi4frag in_wlast", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull mem axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+10279,"ysyxSoCFull mem axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+10280,"ysyxSoCFull mem axi4frag error_1", false,-1, 1,0);
        tracep->declBus(c+10281,"ysyxSoCFull mem axi4frag error_2", false,-1, 1,0);
        tracep->declBus(c+10282,"ysyxSoCFull mem axi4frag error_3", false,-1, 1,0);
        tracep->declBus(c+10283,"ysyxSoCFull mem axi4frag error_4", false,-1, 1,0);
        tracep->declBus(c+10284,"ysyxSoCFull mem axi4frag error_5", false,-1, 1,0);
        tracep->declBus(c+10285,"ysyxSoCFull mem axi4frag error_6", false,-1, 1,0);
        tracep->declBus(c+10286,"ysyxSoCFull mem axi4frag error_7", false,-1, 1,0);
        tracep->declBus(c+10287,"ysyxSoCFull mem axi4frag error_8", false,-1, 1,0);
        tracep->declBus(c+10288,"ysyxSoCFull mem axi4frag error_9", false,-1, 1,0);
        tracep->declBus(c+10289,"ysyxSoCFull mem axi4frag error_10", false,-1, 1,0);
        tracep->declBus(c+10290,"ysyxSoCFull mem axi4frag error_11", false,-1, 1,0);
        tracep->declBus(c+10291,"ysyxSoCFull mem axi4frag error_12", false,-1, 1,0);
        tracep->declBus(c+10292,"ysyxSoCFull mem axi4frag error_13", false,-1, 1,0);
        tracep->declBus(c+10293,"ysyxSoCFull mem axi4frag error_14", false,-1, 1,0);
        tracep->declBus(c+10294,"ysyxSoCFull mem axi4frag error_15", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag deq reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem axi4frag deq io_enq_valid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag deq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20594,"ysyxSoCFull mem axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+20588,"ysyxSoCFull mem axi4frag deq io_deq_valid", false,-1);
        tracep->declBus(c+18211,"ysyxSoCFull mem axi4frag deq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20595,"ysyxSoCFull mem axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20596,"ysyxSoCFull mem axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20597,"ysyxSoCFull mem axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10265,"ysyxSoCFull mem axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10295+i*1,"ysyxSoCFull mem axi4frag deq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10296,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10297+i*1,"ysyxSoCFull mem axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+10298,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10299+i*1,"ysyxSoCFull mem axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+10300,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10301+i*1,"ysyxSoCFull mem axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+10302,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10303+i*1,"ysyxSoCFull mem axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+10304,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+10305,"ysyxSoCFull mem axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq empty", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull mem axi4frag deq do_enq", false,-1);
        tracep->declBit(c+18221,"ysyxSoCFull mem axi4frag deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+20598,"ysyxSoCFull mem axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+20599,"ysyxSoCFull mem axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+20600,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20601,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20602,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10266,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10306+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+10307,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10308+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+10309,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20103,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10310+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+10311,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20104,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10312+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+10313,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20105,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10314+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+10315,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+10316,"ysyxSoCFull mem axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull mem axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+18223,"ysyxSoCFull mem axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull mem axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+20603,"ysyxSoCFull mem axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+20604,"ysyxSoCFull mem axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+18208,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18210,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18215,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+10317+i*2,"ysyxSoCFull mem axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+10319,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10321+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+10322,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20109,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10323+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+10324,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17683,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+10325,"ysyxSoCFull mem axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull mem axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull mem axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull spiFlash cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull spiFlash mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull spiFlash miso", false,-1);
        tracep->declBit(c+40,"ysyxSoCFull spiFlash reset", false,-1);
        tracep->declBus(c+19295,"ysyxSoCFull spiFlash state", false,-1, 2,0);
        tracep->declBus(c+19296,"ysyxSoCFull spiFlash counter", false,-1, 7,0);
        tracep->declBus(c+19297,"ysyxSoCFull spiFlash cmd", false,-1, 7,0);
        tracep->declBus(c+19298,"ysyxSoCFull spiFlash addr", false,-1, 21,0);
        tracep->declQuad(c+19299,"ysyxSoCFull spiFlash data", false,-1, 63,0);
        tracep->declBit(c+19301,"ysyxSoCFull spiFlash ren", false,-1);
        tracep->declQuad(c+21101,"ysyxSoCFull spiFlash rdata", false,-1, 63,0);
        tracep->declQuad(c+19302,"ysyxSoCFull spiFlash raddr", false,-1, 63,0);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash flashRead clock", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull spiFlash flashRead ren", false,-1);
        tracep->declQuad(c+19302,"ysyxSoCFull spiFlash flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+21101,"ysyxSoCFull spiFlash flashRead data", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar_1 reset", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19425,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19719,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19720,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19721,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19722,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19723,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19724,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17508,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+10326,"ysyxSoCFull asic chipMaster xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+10327,"ysyxSoCFull asic chipMaster xbar_1 idle", false,-1);
        tracep->declBus(c+19725,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+10328,"ysyxSoCFull asic chipMaster xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+17509,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+19726,"ysyxSoCFull asic chipMaster xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+19727,"ysyxSoCFull asic chipMaster xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+19728,"ysyxSoCFull asic chipMaster xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+19729,"ysyxSoCFull asic chipMaster xbar_1 readys_0", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+10329,"ysyxSoCFull asic chipMaster xbar_1 state_0", false,-1);
        tracep->declBit(c+19731,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster xbar_1 readys_1", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+10330,"ysyxSoCFull asic chipMaster xbar_1 state_1", false,-1);
        tracep->declBit(c+19734,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+10331,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+10332,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+19735,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+19736,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+19737,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+10333,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+10334,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+10335,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster xbar_1 latch", false,-1);
        tracep->declBus(c+19739,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+17510,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+17511,"ysyxSoCFull asic chipMaster xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+17512,"ysyxSoCFull asic chipMaster xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+17513,"ysyxSoCFull asic chipMaster xbar_1 allowed_0", false,-1);
        tracep->declBit(c+17514,"ysyxSoCFull asic chipMaster xbar_1 allowed_1", false,-1);
        tracep->declBus(c+17515,"ysyxSoCFull asic chipMaster xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar_1 monitor reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19719,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19720,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19721,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19722,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19723,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19724,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17508,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10336,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+10337,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10338,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10340,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10341,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+10342,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+10343,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+10344,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+10345,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+10346,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+10347,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10348,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+10349,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10350,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+10351,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10352,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+10353,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10354,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+10355,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10356,"ysyxSoCFull asic chipMaster xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+19740,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+19741,"ysyxSoCFull asic chipMaster xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10359,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10360,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10361,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+10362,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10363,"ysyxSoCFull asic chipMaster xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+10364,"ysyxSoCFull asic chipMaster xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+10365,"ysyxSoCFull asic chipMaster xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+19742,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19743,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10366,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10367,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10368,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+10369,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10370,"ysyxSoCFull asic chipMaster xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10371,"ysyxSoCFull asic chipMaster xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10372,"ysyxSoCFull asic chipMaster xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10373,"ysyxSoCFull asic chipMaster xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+10374,"ysyxSoCFull asic chipMaster xbar_1 monitor denied", false,-1);
        tracep->declBus(c+10375,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10376,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10378,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10380,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10381,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10382,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+10383,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10384,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10385,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+17516,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17517,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17518,"ysyxSoCFull asic chipMaster xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17519,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17520,"ysyxSoCFull asic chipMaster xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19744,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17521,"ysyxSoCFull asic chipMaster xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17522,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19745,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17524,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10386,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10387,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10388,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10390,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10391,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10392,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+17526,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17527,"ysyxSoCFull asic chipMaster xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17528,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10393,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar_1 reset", false,-1);
        tracep->declBit(c+20129,"ysyxSoCFull fpga xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull fpga xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20140,"ysyxSoCFull fpga xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4720,"ysyxSoCFull fpga xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4721,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4724,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+4725,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+20614,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20615,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20616,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20617,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20618,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20619,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20620,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20621,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+10394,"ysyxSoCFull fpga xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+10395,"ysyxSoCFull fpga xbar_1 idle", false,-1);
        tracep->declBus(c+20622,"ysyxSoCFull fpga xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+10396,"ysyxSoCFull fpga xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+18227,"ysyxSoCFull fpga xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+20623,"ysyxSoCFull fpga xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+20624,"ysyxSoCFull fpga xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+20625,"ysyxSoCFull fpga xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+20626,"ysyxSoCFull fpga xbar_1 readys_0", false,-1);
        tracep->declBit(c+20627,"ysyxSoCFull fpga xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+10397,"ysyxSoCFull fpga xbar_1 state_0", false,-1);
        tracep->declBit(c+20628,"ysyxSoCFull fpga xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+20629,"ysyxSoCFull fpga xbar_1 readys_1", false,-1);
        tracep->declBit(c+20630,"ysyxSoCFull fpga xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+10398,"ysyxSoCFull fpga xbar_1 state_1", false,-1);
        tracep->declBit(c+20631,"ysyxSoCFull fpga xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+10399,"ysyxSoCFull fpga xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+10400,"ysyxSoCFull fpga xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+20632,"ysyxSoCFull fpga xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+20633,"ysyxSoCFull fpga xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+20634,"ysyxSoCFull fpga xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+10401,"ysyxSoCFull fpga xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+10402,"ysyxSoCFull fpga xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+10403,"ysyxSoCFull fpga xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+20635,"ysyxSoCFull fpga xbar_1 latch", false,-1);
        tracep->declBus(c+20636,"ysyxSoCFull fpga xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+18228,"ysyxSoCFull fpga xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+18229,"ysyxSoCFull fpga xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+18230,"ysyxSoCFull fpga xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull fpga xbar_1 allowed_0", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull fpga xbar_1 allowed_1", false,-1);
        tracep->declBus(c+18233,"ysyxSoCFull fpga xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar_1 monitor reset", false,-1);
        tracep->declBit(c+20614,"ysyxSoCFull fpga xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull fpga xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20615,"ysyxSoCFull fpga xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20616,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20617,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20618,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20619,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20620,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20621,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18226,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10404,"ysyxSoCFull fpga xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+10405,"ysyxSoCFull fpga xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10406,"ysyxSoCFull fpga xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+10407,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10408,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10409,"ysyxSoCFull fpga xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+10410,"ysyxSoCFull fpga xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+10411,"ysyxSoCFull fpga xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+10412,"ysyxSoCFull fpga xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+10413,"ysyxSoCFull fpga xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+10414,"ysyxSoCFull fpga xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+10415,"ysyxSoCFull fpga xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10416,"ysyxSoCFull fpga xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+10417,"ysyxSoCFull fpga xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10418,"ysyxSoCFull fpga xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+10419,"ysyxSoCFull fpga xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10420,"ysyxSoCFull fpga xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+10421,"ysyxSoCFull fpga xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10422,"ysyxSoCFull fpga xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+10423,"ysyxSoCFull fpga xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10424,"ysyxSoCFull fpga xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+20637,"ysyxSoCFull fpga xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+20638,"ysyxSoCFull fpga xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10427,"ysyxSoCFull fpga xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10428,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10429,"ysyxSoCFull fpga xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+10430,"ysyxSoCFull fpga xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10431,"ysyxSoCFull fpga xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+10432,"ysyxSoCFull fpga xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+10433,"ysyxSoCFull fpga xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+20639,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20640,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10434,"ysyxSoCFull fpga xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10435,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10436,"ysyxSoCFull fpga xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+10437,"ysyxSoCFull fpga xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10438,"ysyxSoCFull fpga xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10439,"ysyxSoCFull fpga xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10440,"ysyxSoCFull fpga xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10441,"ysyxSoCFull fpga xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+10442,"ysyxSoCFull fpga xbar_1 monitor denied", false,-1);
        tracep->declBus(c+10443,"ysyxSoCFull fpga xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10444,"ysyxSoCFull fpga xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10446,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10448,"ysyxSoCFull fpga xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10449,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10450,"ysyxSoCFull fpga xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+10451,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10452,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10453,"ysyxSoCFull fpga xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+18234,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18235,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18236,"ysyxSoCFull fpga xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18237,"ysyxSoCFull fpga xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18238,"ysyxSoCFull fpga xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20641,"ysyxSoCFull fpga xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18239,"ysyxSoCFull fpga xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18240,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20642,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18242,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10454,"ysyxSoCFull fpga xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10455,"ysyxSoCFull fpga xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10456,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10458,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10459,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10460,"ysyxSoCFull fpga xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+18244,"ysyxSoCFull fpga xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18245,"ysyxSoCFull fpga xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18246,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10461,"ysyxSoCFull fpga xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster ferr clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster ferr reset", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19425,"ysyxSoCFull asic chipMaster ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster ferr monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster ferr monitor_reset", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19425,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+10462,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+10463,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10464,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+10465,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+10466,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10467,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster ferr a_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster ferr a_reset", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19747,"ysyxSoCFull asic chipMaster ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+10468,"ysyxSoCFull asic chipMaster ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+10469,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10470,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10471,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+10472,"ysyxSoCFull asic chipMaster ferr idle", false,-1);
        tracep->declBus(c+10473,"ysyxSoCFull asic chipMaster ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10474,"ysyxSoCFull asic chipMaster ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+10475,"ysyxSoCFull asic chipMaster ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+10476,"ysyxSoCFull asic chipMaster ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+10477,"ysyxSoCFull asic chipMaster ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+10478,"ysyxSoCFull asic chipMaster ferr a_last_first", false,-1);
        tracep->declBit(c+10479,"ysyxSoCFull asic chipMaster ferr a_last", false,-1);
        tracep->declBus(c+10480,"ysyxSoCFull asic chipMaster ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+10481,"ysyxSoCFull asic chipMaster ferr idle_1", false,-1);
        tracep->declBit(c+10482,"ysyxSoCFull asic chipMaster ferr da_valid", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster ferr readys_1", false,-1);
        tracep->declBit(c+10483,"ysyxSoCFull asic chipMaster ferr state_1", false,-1);
        tracep->declBit(c+10484,"ysyxSoCFull asic chipMaster ferr allowed_1", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull asic chipMaster ferr out_1_ready", false,-1);
        tracep->declBus(c+10470,"ysyxSoCFull asic chipMaster ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+10473,"ysyxSoCFull asic chipMaster ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+10485,"ysyxSoCFull asic chipMaster ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+10486,"ysyxSoCFull asic chipMaster ferr beats1_opdata", false,-1);
        tracep->declBus(c+10487,"ysyxSoCFull asic chipMaster ferr beats1", false,-1, 3,0);
        tracep->declBus(c+10488,"ysyxSoCFull asic chipMaster ferr counter", false,-1, 3,0);
        tracep->declBus(c+10489,"ysyxSoCFull asic chipMaster ferr counter1", false,-1, 3,0);
        tracep->declBit(c+10490,"ysyxSoCFull asic chipMaster ferr da_first", false,-1);
        tracep->declBit(c+10491,"ysyxSoCFull asic chipMaster ferr da_last", false,-1);
        tracep->declBit(c+17530,"ysyxSoCFull asic chipMaster ferr latch", false,-1);
        tracep->declBit(c+10482,"ysyxSoCFull asic chipMaster ferr earlyWinner_1", false,-1);
        tracep->declBit(c+10492,"ysyxSoCFull asic chipMaster ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+10493,"ysyxSoCFull asic chipMaster ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+10471,"ysyxSoCFull asic chipMaster ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster ferr monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster ferr monitor reset", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19425,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+10462,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+10463,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10464,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+10465,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+10466,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10467,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10494,"ysyxSoCFull asic chipMaster ferr monitor source_ok", false,-1);
        tracep->declBus(c+10337,"ysyxSoCFull asic chipMaster ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10495,"ysyxSoCFull asic chipMaster ferr monitor is_aligned", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10340,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10341,"ysyxSoCFull asic chipMaster ferr monitor mask_size", false,-1);
        tracep->declBit(c+10496,"ysyxSoCFull asic chipMaster ferr monitor mask_bit", false,-1);
        tracep->declBit(c+10497,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+10498,"ysyxSoCFull asic chipMaster ferr monitor mask_acc", false,-1);
        tracep->declBit(c+10499,"ysyxSoCFull asic chipMaster ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+10500,"ysyxSoCFull asic chipMaster ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+10501,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10502,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+10503,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10504,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+10505,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10506,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+10507,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10508,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+10509,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10510,"ysyxSoCFull asic chipMaster ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+10511,"ysyxSoCFull asic chipMaster ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10512,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10513,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10514,"ysyxSoCFull asic chipMaster ferr monitor a_first", false,-1);
        tracep->declBus(c+10515,"ysyxSoCFull asic chipMaster ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10516,"ysyxSoCFull asic chipMaster ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+10517,"ysyxSoCFull asic chipMaster ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+10518,"ysyxSoCFull asic chipMaster ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+10519,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10520,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10521,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10522,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10523,"ysyxSoCFull asic chipMaster ferr monitor d_first", false,-1);
        tracep->declBus(c+10524,"ysyxSoCFull asic chipMaster ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10525,"ysyxSoCFull asic chipMaster ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10526,"ysyxSoCFull asic chipMaster ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+10527,"ysyxSoCFull asic chipMaster ferr monitor denied", false,-1);
        tracep->declBus(c+10528,"ysyxSoCFull asic chipMaster ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10529,"ysyxSoCFull asic chipMaster ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10531,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10533,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10534,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10535,"ysyxSoCFull asic chipMaster ferr monitor a_first_1", false,-1);
        tracep->declBus(c+10536,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10537,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10538,"ysyxSoCFull asic chipMaster ferr monitor d_first_1", false,-1);
        tracep->declBus(c+10539,"ysyxSoCFull asic chipMaster ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+10540,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+10541,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+10542,"ysyxSoCFull asic chipMaster ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+10543,"ysyxSoCFull asic chipMaster ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17531,"ysyxSoCFull asic chipMaster ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+10544,"ysyxSoCFull asic chipMaster ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10545,"ysyxSoCFull asic chipMaster ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10546,"ysyxSoCFull asic chipMaster ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+10547,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19749,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+10549,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10551,"ysyxSoCFull asic chipMaster ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10552,"ysyxSoCFull asic chipMaster ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10553,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10555,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10556,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10557,"ysyxSoCFull asic chipMaster ferr monitor d_first_2", false,-1);
        tracep->declBus(c+17532,"ysyxSoCFull asic chipMaster ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+10558,"ysyxSoCFull asic chipMaster ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17533,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10559,"ysyxSoCFull asic chipMaster ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster ferr a clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster ferr a reset", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr a io_enq_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster ferr a io_enq_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19747,"ysyxSoCFull asic chipMaster ferr a io_deq_ready", false,-1);
        tracep->declBit(c+10468,"ysyxSoCFull asic chipMaster ferr a io_deq_valid", false,-1);
        tracep->declBus(c+10469,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10470,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10471,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10560+i*1,"ysyxSoCFull asic chipMaster ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+10469,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+10561,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10562+i*1,"ysyxSoCFull asic chipMaster ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+10470,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+10561,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10563+i*1,"ysyxSoCFull asic chipMaster ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+10471,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+10561,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+10468,"ysyxSoCFull asic chipMaster ferr a maybe_full", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr a empty", false,-1);
        tracep->declBit(c+10564,"ysyxSoCFull asic chipMaster ferr a do_enq", false,-1);
        tracep->declBit(c+17535,"ysyxSoCFull asic chipMaster ferr a do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga ferr clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga ferr reset", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20140,"ysyxSoCFull fpga ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+4720,"ysyxSoCFull fpga ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+4721,"ysyxSoCFull fpga ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4724,"ysyxSoCFull fpga ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4725,"ysyxSoCFull fpga ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga ferr monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga ferr monitor_reset", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20140,"ysyxSoCFull fpga ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+10565,"ysyxSoCFull fpga ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+10566,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10567,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+10568,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+10569,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10570,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga ferr a_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga ferr a_reset", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+20644,"ysyxSoCFull fpga ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+10571,"ysyxSoCFull fpga ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+10572,"ysyxSoCFull fpga ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10573,"ysyxSoCFull fpga ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10574,"ysyxSoCFull fpga ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+10575,"ysyxSoCFull fpga ferr idle", false,-1);
        tracep->declBus(c+10576,"ysyxSoCFull fpga ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10577,"ysyxSoCFull fpga ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+10578,"ysyxSoCFull fpga ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+10579,"ysyxSoCFull fpga ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+10580,"ysyxSoCFull fpga ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+10581,"ysyxSoCFull fpga ferr a_last_first", false,-1);
        tracep->declBit(c+10582,"ysyxSoCFull fpga ferr a_last", false,-1);
        tracep->declBus(c+10583,"ysyxSoCFull fpga ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+10584,"ysyxSoCFull fpga ferr idle_1", false,-1);
        tracep->declBit(c+10585,"ysyxSoCFull fpga ferr da_valid", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga ferr readys_1", false,-1);
        tracep->declBit(c+10586,"ysyxSoCFull fpga ferr state_1", false,-1);
        tracep->declBit(c+10587,"ysyxSoCFull fpga ferr allowed_1", false,-1);
        tracep->declBit(c+20645,"ysyxSoCFull fpga ferr out_1_ready", false,-1);
        tracep->declBus(c+10573,"ysyxSoCFull fpga ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+10576,"ysyxSoCFull fpga ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+10588,"ysyxSoCFull fpga ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+10589,"ysyxSoCFull fpga ferr beats1_opdata", false,-1);
        tracep->declBus(c+10590,"ysyxSoCFull fpga ferr beats1", false,-1, 3,0);
        tracep->declBus(c+10591,"ysyxSoCFull fpga ferr counter", false,-1, 3,0);
        tracep->declBus(c+10592,"ysyxSoCFull fpga ferr counter1", false,-1, 3,0);
        tracep->declBit(c+10593,"ysyxSoCFull fpga ferr da_first", false,-1);
        tracep->declBit(c+10594,"ysyxSoCFull fpga ferr da_last", false,-1);
        tracep->declBit(c+18248,"ysyxSoCFull fpga ferr latch", false,-1);
        tracep->declBit(c+10585,"ysyxSoCFull fpga ferr earlyWinner_1", false,-1);
        tracep->declBit(c+10595,"ysyxSoCFull fpga ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+10596,"ysyxSoCFull fpga ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+10574,"ysyxSoCFull fpga ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga ferr monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga ferr monitor reset", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20140,"ysyxSoCFull fpga ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+10565,"ysyxSoCFull fpga ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+10566,"ysyxSoCFull fpga ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10567,"ysyxSoCFull fpga ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+10568,"ysyxSoCFull fpga ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+10569,"ysyxSoCFull fpga ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+10570,"ysyxSoCFull fpga ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10597,"ysyxSoCFull fpga ferr monitor source_ok", false,-1);
        tracep->declBus(c+10405,"ysyxSoCFull fpga ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10598,"ysyxSoCFull fpga ferr monitor is_aligned", false,-1);
        tracep->declBit(c+10407,"ysyxSoCFull fpga ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10408,"ysyxSoCFull fpga ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10409,"ysyxSoCFull fpga ferr monitor mask_size", false,-1);
        tracep->declBit(c+10599,"ysyxSoCFull fpga ferr monitor mask_bit", false,-1);
        tracep->declBit(c+10600,"ysyxSoCFull fpga ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+10601,"ysyxSoCFull fpga ferr monitor mask_acc", false,-1);
        tracep->declBit(c+10602,"ysyxSoCFull fpga ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+10603,"ysyxSoCFull fpga ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+10604,"ysyxSoCFull fpga ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10605,"ysyxSoCFull fpga ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+10606,"ysyxSoCFull fpga ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10607,"ysyxSoCFull fpga ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+10608,"ysyxSoCFull fpga ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10609,"ysyxSoCFull fpga ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+10610,"ysyxSoCFull fpga ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10611,"ysyxSoCFull fpga ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+10612,"ysyxSoCFull fpga ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10613,"ysyxSoCFull fpga ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+10614,"ysyxSoCFull fpga ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10615,"ysyxSoCFull fpga ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10616,"ysyxSoCFull fpga ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10617,"ysyxSoCFull fpga ferr monitor a_first", false,-1);
        tracep->declBus(c+10618,"ysyxSoCFull fpga ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10619,"ysyxSoCFull fpga ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+10620,"ysyxSoCFull fpga ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+10621,"ysyxSoCFull fpga ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+10622,"ysyxSoCFull fpga ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10623,"ysyxSoCFull fpga ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10624,"ysyxSoCFull fpga ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10625,"ysyxSoCFull fpga ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10626,"ysyxSoCFull fpga ferr monitor d_first", false,-1);
        tracep->declBus(c+10627,"ysyxSoCFull fpga ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10628,"ysyxSoCFull fpga ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10629,"ysyxSoCFull fpga ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+10630,"ysyxSoCFull fpga ferr monitor denied", false,-1);
        tracep->declBus(c+10631,"ysyxSoCFull fpga ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10632,"ysyxSoCFull fpga ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10634,"ysyxSoCFull fpga ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10636,"ysyxSoCFull fpga ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10637,"ysyxSoCFull fpga ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10638,"ysyxSoCFull fpga ferr monitor a_first_1", false,-1);
        tracep->declBus(c+10639,"ysyxSoCFull fpga ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10640,"ysyxSoCFull fpga ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10641,"ysyxSoCFull fpga ferr monitor d_first_1", false,-1);
        tracep->declBus(c+10642,"ysyxSoCFull fpga ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+10643,"ysyxSoCFull fpga ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+10644,"ysyxSoCFull fpga ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+10645,"ysyxSoCFull fpga ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+10646,"ysyxSoCFull fpga ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+18249,"ysyxSoCFull fpga ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+10647,"ysyxSoCFull fpga ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+10648,"ysyxSoCFull fpga ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+10649,"ysyxSoCFull fpga ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+10650,"ysyxSoCFull fpga ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20646,"ysyxSoCFull fpga ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+10652,"ysyxSoCFull fpga ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10654,"ysyxSoCFull fpga ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10655,"ysyxSoCFull fpga ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10656,"ysyxSoCFull fpga ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10658,"ysyxSoCFull fpga ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10659,"ysyxSoCFull fpga ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10660,"ysyxSoCFull fpga ferr monitor d_first_2", false,-1);
        tracep->declBus(c+18250,"ysyxSoCFull fpga ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+10661,"ysyxSoCFull fpga ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18251,"ysyxSoCFull fpga ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10662,"ysyxSoCFull fpga ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga ferr a clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga ferr a reset", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr a io_enq_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga ferr a io_enq_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+20644,"ysyxSoCFull fpga ferr a io_deq_ready", false,-1);
        tracep->declBit(c+10571,"ysyxSoCFull fpga ferr a io_deq_valid", false,-1);
        tracep->declBus(c+10572,"ysyxSoCFull fpga ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+10573,"ysyxSoCFull fpga ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+10574,"ysyxSoCFull fpga ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10663+i*1,"ysyxSoCFull fpga ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+10572,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+10664,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10665+i*1,"ysyxSoCFull fpga ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+10573,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+10664,"ysyxSoCFull fpga ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10666+i*1,"ysyxSoCFull fpga ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+10574,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+10664,"ysyxSoCFull fpga ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+10571,"ysyxSoCFull fpga ferr a maybe_full", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr a empty", false,-1);
        tracep->declBit(c+10667,"ysyxSoCFull fpga ferr a do_enq", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull fpga ferr a do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer reset", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic chipMaster fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer monitor_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+10668,"ysyxSoCFull asic chipMaster fixer a_id", false,-1, 1,0);
        tracep->declBit(c+10669,"ysyxSoCFull asic chipMaster fixer a_noDomain", false,-1);
        tracep->declBit(c+10670,"ysyxSoCFull asic chipMaster fixer stalls_a_sel", false,-1);
        tracep->declBus(c+10671,"ysyxSoCFull asic chipMaster fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+10672,"ysyxSoCFull asic chipMaster fixer a_first", false,-1);
        tracep->declBit(c+10673,"ysyxSoCFull asic chipMaster fixer flight_0", false,-1);
        tracep->declBit(c+10674,"ysyxSoCFull asic chipMaster fixer flight_1", false,-1);
        tracep->declBit(c+10675,"ysyxSoCFull asic chipMaster fixer flight_2", false,-1);
        tracep->declBit(c+10676,"ysyxSoCFull asic chipMaster fixer flight_3", false,-1);
        tracep->declBit(c+10677,"ysyxSoCFull asic chipMaster fixer flight_4", false,-1);
        tracep->declBit(c+10678,"ysyxSoCFull asic chipMaster fixer flight_5", false,-1);
        tracep->declBit(c+10679,"ysyxSoCFull asic chipMaster fixer flight_6", false,-1);
        tracep->declBit(c+10680,"ysyxSoCFull asic chipMaster fixer flight_7", false,-1);
        tracep->declBus(c+10681,"ysyxSoCFull asic chipMaster fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+10682,"ysyxSoCFull asic chipMaster fixer stalls_0", false,-1);
        tracep->declBit(c+10683,"ysyxSoCFull asic chipMaster fixer flight_8", false,-1);
        tracep->declBit(c+10684,"ysyxSoCFull asic chipMaster fixer flight_9", false,-1);
        tracep->declBit(c+10685,"ysyxSoCFull asic chipMaster fixer flight_10", false,-1);
        tracep->declBit(c+10686,"ysyxSoCFull asic chipMaster fixer flight_11", false,-1);
        tracep->declBit(c+10687,"ysyxSoCFull asic chipMaster fixer flight_12", false,-1);
        tracep->declBit(c+10688,"ysyxSoCFull asic chipMaster fixer flight_13", false,-1);
        tracep->declBit(c+10689,"ysyxSoCFull asic chipMaster fixer flight_14", false,-1);
        tracep->declBit(c+10690,"ysyxSoCFull asic chipMaster fixer flight_15", false,-1);
        tracep->declBus(c+10691,"ysyxSoCFull asic chipMaster fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+10692,"ysyxSoCFull asic chipMaster fixer stalls_1", false,-1);
        tracep->declBit(c+10693,"ysyxSoCFull asic chipMaster fixer stall", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull asic chipMaster fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10694,"ysyxSoCFull asic chipMaster fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+19752,"ysyxSoCFull asic chipMaster fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19554,"ysyxSoCFull asic chipMaster fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10695,"ysyxSoCFull asic chipMaster fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10696,"ysyxSoCFull asic chipMaster fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10697,"ysyxSoCFull asic chipMaster fixer d_first_first", false,-1);
        tracep->declBit(c+19753,"ysyxSoCFull asic chipMaster fixer d_first", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer monitor reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10698,"ysyxSoCFull asic chipMaster fixer monitor source_ok", false,-1);
        tracep->declBus(c+10337,"ysyxSoCFull asic chipMaster fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10338,"ysyxSoCFull asic chipMaster fixer monitor is_aligned", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10340,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10341,"ysyxSoCFull asic chipMaster fixer monitor mask_size", false,-1);
        tracep->declBit(c+10342,"ysyxSoCFull asic chipMaster fixer monitor mask_bit", false,-1);
        tracep->declBit(c+10343,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+10699,"ysyxSoCFull asic chipMaster fixer monitor mask_acc", false,-1);
        tracep->declBit(c+10700,"ysyxSoCFull asic chipMaster fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+10346,"ysyxSoCFull asic chipMaster fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+10347,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10348,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+10701,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10350,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+10702,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10352,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+10703,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10354,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+10704,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10705,"ysyxSoCFull asic chipMaster fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+19754,"ysyxSoCFull asic chipMaster fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+19755,"ysyxSoCFull asic chipMaster fixer monitor sink_ok", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10706,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10707,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10708,"ysyxSoCFull asic chipMaster fixer monitor a_first", false,-1);
        tracep->declBus(c+10709,"ysyxSoCFull asic chipMaster fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10710,"ysyxSoCFull asic chipMaster fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+10711,"ysyxSoCFull asic chipMaster fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+10712,"ysyxSoCFull asic chipMaster fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+19752,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19554,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10713,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10714,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10715,"ysyxSoCFull asic chipMaster fixer monitor d_first", false,-1);
        tracep->declBus(c+10716,"ysyxSoCFull asic chipMaster fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10717,"ysyxSoCFull asic chipMaster fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10718,"ysyxSoCFull asic chipMaster fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10719,"ysyxSoCFull asic chipMaster fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10720,"ysyxSoCFull asic chipMaster fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+10721,"ysyxSoCFull asic chipMaster fixer monitor denied", false,-1);
        tracep->declBus(c+10722,"ysyxSoCFull asic chipMaster fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10723,"ysyxSoCFull asic chipMaster fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10725,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10727,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10728,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10729,"ysyxSoCFull asic chipMaster fixer monitor a_first_1", false,-1);
        tracep->declBus(c+10730,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10731,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10732,"ysyxSoCFull asic chipMaster fixer monitor d_first_1", false,-1);
        tracep->declBus(c+17537,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17538,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17539,"ysyxSoCFull asic chipMaster fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17540,"ysyxSoCFull asic chipMaster fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17541,"ysyxSoCFull asic chipMaster fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19756,"ysyxSoCFull asic chipMaster fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17542,"ysyxSoCFull asic chipMaster fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17543,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19757,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17545,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10733,"ysyxSoCFull asic chipMaster fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10734,"ysyxSoCFull asic chipMaster fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10735,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10737,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10738,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10739,"ysyxSoCFull asic chipMaster fixer monitor d_first_2", false,-1);
        tracep->declBus(c+17547,"ysyxSoCFull asic chipMaster fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17548,"ysyxSoCFull asic chipMaster fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17549,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10740,"ysyxSoCFull asic chipMaster fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer reset", false,-1);
        tracep->declBit(c+20167,"ysyxSoCFull fpga fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20129,"ysyxSoCFull fpga fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull fpga fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer monitor_reset", false,-1);
        tracep->declBit(c+20648,"ysyxSoCFull fpga fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+20139,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+10741,"ysyxSoCFull fpga fixer a_id", false,-1, 1,0);
        tracep->declBit(c+10742,"ysyxSoCFull fpga fixer a_noDomain", false,-1);
        tracep->declBit(c+10743,"ysyxSoCFull fpga fixer stalls_a_sel", false,-1);
        tracep->declBus(c+10744,"ysyxSoCFull fpga fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+10745,"ysyxSoCFull fpga fixer a_first", false,-1);
        tracep->declBit(c+10746,"ysyxSoCFull fpga fixer flight_0", false,-1);
        tracep->declBit(c+10747,"ysyxSoCFull fpga fixer flight_1", false,-1);
        tracep->declBit(c+10748,"ysyxSoCFull fpga fixer flight_2", false,-1);
        tracep->declBit(c+10749,"ysyxSoCFull fpga fixer flight_3", false,-1);
        tracep->declBit(c+10750,"ysyxSoCFull fpga fixer flight_4", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull fpga fixer flight_5", false,-1);
        tracep->declBit(c+10752,"ysyxSoCFull fpga fixer flight_6", false,-1);
        tracep->declBit(c+10753,"ysyxSoCFull fpga fixer flight_7", false,-1);
        tracep->declBus(c+10754,"ysyxSoCFull fpga fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+10755,"ysyxSoCFull fpga fixer stalls_0", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull fpga fixer flight_8", false,-1);
        tracep->declBit(c+10757,"ysyxSoCFull fpga fixer flight_9", false,-1);
        tracep->declBit(c+10758,"ysyxSoCFull fpga fixer flight_10", false,-1);
        tracep->declBit(c+10759,"ysyxSoCFull fpga fixer flight_11", false,-1);
        tracep->declBit(c+10760,"ysyxSoCFull fpga fixer flight_12", false,-1);
        tracep->declBit(c+10761,"ysyxSoCFull fpga fixer flight_13", false,-1);
        tracep->declBit(c+10762,"ysyxSoCFull fpga fixer flight_14", false,-1);
        tracep->declBit(c+10763,"ysyxSoCFull fpga fixer flight_15", false,-1);
        tracep->declBus(c+10764,"ysyxSoCFull fpga fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+10765,"ysyxSoCFull fpga fixer stalls_1", false,-1);
        tracep->declBit(c+10766,"ysyxSoCFull fpga fixer stall", false,-1);
        tracep->declBit(c+18254,"ysyxSoCFull fpga fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10767,"ysyxSoCFull fpga fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+20649,"ysyxSoCFull fpga fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20467,"ysyxSoCFull fpga fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10768,"ysyxSoCFull fpga fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10769,"ysyxSoCFull fpga fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10770,"ysyxSoCFull fpga fixer d_first_first", false,-1);
        tracep->declBit(c+20650,"ysyxSoCFull fpga fixer d_first", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer monitor reset", false,-1);
        tracep->declBit(c+20648,"ysyxSoCFull fpga fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+20139,"ysyxSoCFull fpga fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10771,"ysyxSoCFull fpga fixer monitor source_ok", false,-1);
        tracep->declBus(c+10405,"ysyxSoCFull fpga fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10406,"ysyxSoCFull fpga fixer monitor is_aligned", false,-1);
        tracep->declBit(c+10407,"ysyxSoCFull fpga fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10408,"ysyxSoCFull fpga fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10409,"ysyxSoCFull fpga fixer monitor mask_size", false,-1);
        tracep->declBit(c+10410,"ysyxSoCFull fpga fixer monitor mask_bit", false,-1);
        tracep->declBit(c+10411,"ysyxSoCFull fpga fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+10772,"ysyxSoCFull fpga fixer monitor mask_acc", false,-1);
        tracep->declBit(c+10773,"ysyxSoCFull fpga fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+10414,"ysyxSoCFull fpga fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+10415,"ysyxSoCFull fpga fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10416,"ysyxSoCFull fpga fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+10774,"ysyxSoCFull fpga fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10418,"ysyxSoCFull fpga fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+10775,"ysyxSoCFull fpga fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10420,"ysyxSoCFull fpga fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+10776,"ysyxSoCFull fpga fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10422,"ysyxSoCFull fpga fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+10777,"ysyxSoCFull fpga fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+10778,"ysyxSoCFull fpga fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+20651,"ysyxSoCFull fpga fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga fixer monitor sink_ok", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10779,"ysyxSoCFull fpga fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+10780,"ysyxSoCFull fpga fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10781,"ysyxSoCFull fpga fixer monitor a_first", false,-1);
        tracep->declBus(c+10782,"ysyxSoCFull fpga fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10783,"ysyxSoCFull fpga fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+10784,"ysyxSoCFull fpga fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+10785,"ysyxSoCFull fpga fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+20649,"ysyxSoCFull fpga fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20467,"ysyxSoCFull fpga fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10786,"ysyxSoCFull fpga fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+10787,"ysyxSoCFull fpga fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+10788,"ysyxSoCFull fpga fixer monitor d_first", false,-1);
        tracep->declBus(c+10789,"ysyxSoCFull fpga fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10790,"ysyxSoCFull fpga fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10791,"ysyxSoCFull fpga fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10792,"ysyxSoCFull fpga fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10793,"ysyxSoCFull fpga fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+10794,"ysyxSoCFull fpga fixer monitor denied", false,-1);
        tracep->declBus(c+10795,"ysyxSoCFull fpga fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10796,"ysyxSoCFull fpga fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10798,"ysyxSoCFull fpga fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10800,"ysyxSoCFull fpga fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10801,"ysyxSoCFull fpga fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10802,"ysyxSoCFull fpga fixer monitor a_first_1", false,-1);
        tracep->declBus(c+10803,"ysyxSoCFull fpga fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+10804,"ysyxSoCFull fpga fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+10805,"ysyxSoCFull fpga fixer monitor d_first_1", false,-1);
        tracep->declBus(c+18255,"ysyxSoCFull fpga fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18256,"ysyxSoCFull fpga fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18257,"ysyxSoCFull fpga fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18258,"ysyxSoCFull fpga fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18259,"ysyxSoCFull fpga fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20653,"ysyxSoCFull fpga fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18260,"ysyxSoCFull fpga fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18261,"ysyxSoCFull fpga fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20654,"ysyxSoCFull fpga fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18263,"ysyxSoCFull fpga fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10806,"ysyxSoCFull fpga fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10807,"ysyxSoCFull fpga fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10808,"ysyxSoCFull fpga fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10810,"ysyxSoCFull fpga fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+10811,"ysyxSoCFull fpga fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+10812,"ysyxSoCFull fpga fixer monitor d_first_2", false,-1);
        tracep->declBus(c+18265,"ysyxSoCFull fpga fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18266,"ysyxSoCFull fpga fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18267,"ysyxSoCFull fpga fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10813,"ysyxSoCFull fpga fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget reset", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster widget auto_in_a_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget auto_in_a_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+204,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster widget auto_in_d_ready", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull asic chipMaster widget auto_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19442,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster widget auto_out_a_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget auto_out_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster widget auto_out_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster widget auto_out_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget monitor_reset", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19759,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17551,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+10814,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+204,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+10815,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+10816,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10818,"ysyxSoCFull asic chipMaster widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+10819,"ysyxSoCFull asic chipMaster widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+10820,"ysyxSoCFull asic chipMaster widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster widget repeat_hasData", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+10822,"ysyxSoCFull asic chipMaster widget repeat_limit", false,-1);
        tracep->declBit(c+10823,"ysyxSoCFull asic chipMaster widget repeat_count", false,-1);
        tracep->declBit(c+10824,"ysyxSoCFull asic chipMaster widget repeat_last", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget cated_valid", false,-1);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+10825,"ysyxSoCFull asic chipMaster widget repeat_sel", false,-1);
        tracep->declBit(c+10826,"ysyxSoCFull asic chipMaster widget repeat_index", false,-1);
        tracep->declBus(c+10827,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+10828,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+10815,"ysyxSoCFull asic chipMaster widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+10829,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+10830,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+19554,"ysyxSoCFull asic chipMaster widget hasData", false,-1);
        tracep->declBit(c+19760,"ysyxSoCFull asic chipMaster widget limit", false,-1);
        tracep->declBit(c+10831,"ysyxSoCFull asic chipMaster widget count", false,-1);
        tracep->declBit(c+19761,"ysyxSoCFull asic chipMaster widget last", false,-1);
        tracep->declBit(c+17552,"ysyxSoCFull asic chipMaster widget enable_0", false,-1);
        tracep->declBit(c+10832,"ysyxSoCFull asic chipMaster widget corrupt_reg", false,-1);
        tracep->declBit(c+17551,"ysyxSoCFull asic chipMaster widget corrupt_out", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+10833,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+10834,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+17553,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget monitor reset", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19759,"ysyxSoCFull asic chipMaster widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17551,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10835,"ysyxSoCFull asic chipMaster widget monitor source_ok", false,-1);
        tracep->declBus(c+10836,"ysyxSoCFull asic chipMaster widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10837,"ysyxSoCFull asic chipMaster widget monitor is_aligned", false,-1);
        tracep->declBus(c+10838,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+10839,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+10840,"ysyxSoCFull asic chipMaster widget monitor mask_size", false,-1);
        tracep->declBit(c+10841,"ysyxSoCFull asic chipMaster widget monitor mask_bit", false,-1);
        tracep->declBit(c+10842,"ysyxSoCFull asic chipMaster widget monitor mask_nbit", false,-1);
        tracep->declBit(c+10843,"ysyxSoCFull asic chipMaster widget monitor mask_acc", false,-1);
        tracep->declBit(c+10844,"ysyxSoCFull asic chipMaster widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+10845,"ysyxSoCFull asic chipMaster widget monitor mask_size_1", false,-1);
        tracep->declBit(c+10846,"ysyxSoCFull asic chipMaster widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+10847,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10848,"ysyxSoCFull asic chipMaster widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+10849,"ysyxSoCFull asic chipMaster widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+10850,"ysyxSoCFull asic chipMaster widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+10851,"ysyxSoCFull asic chipMaster widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+10852,"ysyxSoCFull asic chipMaster widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+10853,"ysyxSoCFull asic chipMaster widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+10854,"ysyxSoCFull asic chipMaster widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+10855,"ysyxSoCFull asic chipMaster widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster widget monitor mask_size_2", false,-1);
        tracep->declBit(c+10856,"ysyxSoCFull asic chipMaster widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+10857,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+10858,"ysyxSoCFull asic chipMaster widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+10859,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+10860,"ysyxSoCFull asic chipMaster widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+10861,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+10862,"ysyxSoCFull asic chipMaster widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+10863,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+10864,"ysyxSoCFull asic chipMaster widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+10865,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+10866,"ysyxSoCFull asic chipMaster widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+10867,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+10868,"ysyxSoCFull asic chipMaster widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+10869,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+10870,"ysyxSoCFull asic chipMaster widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+10871,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+10872,"ysyxSoCFull asic chipMaster widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+10873,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+10874,"ysyxSoCFull asic chipMaster widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+19754,"ysyxSoCFull asic chipMaster widget monitor source_ok_1", false,-1);
        tracep->declBit(c+19755,"ysyxSoCFull asic chipMaster widget monitor sink_ok", false,-1);
        tracep->declBus(c+10875,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+10876,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10877,"ysyxSoCFull asic chipMaster widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+10878,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10879,"ysyxSoCFull asic chipMaster widget monitor a_first", false,-1);
        tracep->declBus(c+10880,"ysyxSoCFull asic chipMaster widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10881,"ysyxSoCFull asic chipMaster widget monitor size", false,-1, 2,0);
        tracep->declBus(c+10882,"ysyxSoCFull asic chipMaster widget monitor source", false,-1, 3,0);
        tracep->declBus(c+10883,"ysyxSoCFull asic chipMaster widget monitor address", false,-1, 31,0);
        tracep->declBus(c+19555,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19554,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10884,"ysyxSoCFull asic chipMaster widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+10885,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10886,"ysyxSoCFull asic chipMaster widget monitor d_first", false,-1);
        tracep->declBus(c+10887,"ysyxSoCFull asic chipMaster widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10888,"ysyxSoCFull asic chipMaster widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10889,"ysyxSoCFull asic chipMaster widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10890,"ysyxSoCFull asic chipMaster widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10891,"ysyxSoCFull asic chipMaster widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+10892,"ysyxSoCFull asic chipMaster widget monitor denied", false,-1);
        tracep->declBus(c+10893,"ysyxSoCFull asic chipMaster widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+10894,"ysyxSoCFull asic chipMaster widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+10896,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+10898,"ysyxSoCFull asic chipMaster widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10899,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10900,"ysyxSoCFull asic chipMaster widget monitor a_first_1", false,-1);
        tracep->declBus(c+10901,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+10902,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+10903,"ysyxSoCFull asic chipMaster widget monitor d_first_1", false,-1);
        tracep->declBus(c+17554,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17555,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17556,"ysyxSoCFull asic chipMaster widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17557,"ysyxSoCFull asic chipMaster widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17558,"ysyxSoCFull asic chipMaster widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19764,"ysyxSoCFull asic chipMaster widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17559,"ysyxSoCFull asic chipMaster widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17560,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19765,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17562,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+10904,"ysyxSoCFull asic chipMaster widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+10905,"ysyxSoCFull asic chipMaster widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+10906,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+10908,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+10909,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+10910,"ysyxSoCFull asic chipMaster widget monitor d_first_2", false,-1);
        tracep->declBus(c+17564,"ysyxSoCFull asic chipMaster widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17565,"ysyxSoCFull asic chipMaster widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17566,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+10911,"ysyxSoCFull asic chipMaster widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget repeated_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget repeated_repeater reset", false,-1);
        tracep->declBit(c+10814,"ysyxSoCFull asic chipMaster widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+204,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+10815,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+10816,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+10912,"ysyxSoCFull asic chipMaster widget repeated_repeater full", false,-1);
        tracep->declBus(c+10913,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+10914,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+10915,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+10916,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+10917,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+10918,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget reset", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga widget auto_in_a_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga widget auto_in_a_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4790,"ysyxSoCFull fpga widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+20169,"ysyxSoCFull fpga widget auto_in_d_ready", false,-1);
        tracep->declBit(c+20170,"ysyxSoCFull fpga widget auto_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+20173,"ysyxSoCFull fpga widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20167,"ysyxSoCFull fpga widget auto_out_a_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga widget auto_out_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga widget auto_out_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga widget auto_out_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget monitor_reset", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+20169,"ysyxSoCFull fpga widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20656,"ysyxSoCFull fpga widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull fpga widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+10920,"ysyxSoCFull fpga widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4790,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+20167,"ysyxSoCFull fpga widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+10921,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+10922,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+10924,"ysyxSoCFull fpga widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+10925,"ysyxSoCFull fpga widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+10926,"ysyxSoCFull fpga widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+4711,"ysyxSoCFull fpga widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga widget repeat_hasData", false,-1);
        tracep->declBus(c+4712,"ysyxSoCFull fpga widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+10928,"ysyxSoCFull fpga widget repeat_limit", false,-1);
        tracep->declBit(c+10929,"ysyxSoCFull fpga widget repeat_count", false,-1);
        tracep->declBit(c+10930,"ysyxSoCFull fpga widget repeat_last", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga widget cated_valid", false,-1);
        tracep->declBus(c+4714,"ysyxSoCFull fpga widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+10931,"ysyxSoCFull fpga widget repeat_sel", false,-1);
        tracep->declBit(c+10932,"ysyxSoCFull fpga widget repeat_index", false,-1);
        tracep->declBus(c+10933,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+10934,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+10921,"ysyxSoCFull fpga widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+10935,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+10936,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+20467,"ysyxSoCFull fpga widget hasData", false,-1);
        tracep->declBit(c+20657,"ysyxSoCFull fpga widget limit", false,-1);
        tracep->declBit(c+10937,"ysyxSoCFull fpga widget count", false,-1);
        tracep->declBit(c+20658,"ysyxSoCFull fpga widget last", false,-1);
        tracep->declBit(c+18270,"ysyxSoCFull fpga widget enable_0", false,-1);
        tracep->declBit(c+10938,"ysyxSoCFull fpga widget corrupt_reg", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull fpga widget corrupt_out", false,-1);
        tracep->declBit(c+20659,"ysyxSoCFull fpga widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+10939,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+20660,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+10940,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+18271,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget monitor reset", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+20169,"ysyxSoCFull fpga widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20656,"ysyxSoCFull fpga widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull fpga widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+10941,"ysyxSoCFull fpga widget monitor source_ok", false,-1);
        tracep->declBus(c+10942,"ysyxSoCFull fpga widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10943,"ysyxSoCFull fpga widget monitor is_aligned", false,-1);
        tracep->declBus(c+10944,"ysyxSoCFull fpga widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+10945,"ysyxSoCFull fpga widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+10946,"ysyxSoCFull fpga widget monitor mask_size", false,-1);
        tracep->declBit(c+10947,"ysyxSoCFull fpga widget monitor mask_bit", false,-1);
        tracep->declBit(c+10948,"ysyxSoCFull fpga widget monitor mask_nbit", false,-1);
        tracep->declBit(c+10949,"ysyxSoCFull fpga widget monitor mask_acc", false,-1);
        tracep->declBit(c+10950,"ysyxSoCFull fpga widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+10951,"ysyxSoCFull fpga widget monitor mask_size_1", false,-1);
        tracep->declBit(c+10952,"ysyxSoCFull fpga widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+10953,"ysyxSoCFull fpga widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10954,"ysyxSoCFull fpga widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+10955,"ysyxSoCFull fpga widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+10956,"ysyxSoCFull fpga widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+10957,"ysyxSoCFull fpga widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+10958,"ysyxSoCFull fpga widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+10959,"ysyxSoCFull fpga widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+10960,"ysyxSoCFull fpga widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+10961,"ysyxSoCFull fpga widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga widget monitor mask_size_2", false,-1);
        tracep->declBit(c+10962,"ysyxSoCFull fpga widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+10963,"ysyxSoCFull fpga widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+10964,"ysyxSoCFull fpga widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+10965,"ysyxSoCFull fpga widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+10966,"ysyxSoCFull fpga widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+10967,"ysyxSoCFull fpga widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+10968,"ysyxSoCFull fpga widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+10969,"ysyxSoCFull fpga widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+10970,"ysyxSoCFull fpga widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+10971,"ysyxSoCFull fpga widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+10972,"ysyxSoCFull fpga widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+10973,"ysyxSoCFull fpga widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+10974,"ysyxSoCFull fpga widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+10975,"ysyxSoCFull fpga widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+10976,"ysyxSoCFull fpga widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+10977,"ysyxSoCFull fpga widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+10978,"ysyxSoCFull fpga widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+10979,"ysyxSoCFull fpga widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+10980,"ysyxSoCFull fpga widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+20651,"ysyxSoCFull fpga widget monitor source_ok_1", false,-1);
        tracep->declBit(c+20652,"ysyxSoCFull fpga widget monitor sink_ok", false,-1);
        tracep->declBus(c+10981,"ysyxSoCFull fpga widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+10982,"ysyxSoCFull fpga widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+10983,"ysyxSoCFull fpga widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+10984,"ysyxSoCFull fpga widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10985,"ysyxSoCFull fpga widget monitor a_first", false,-1);
        tracep->declBus(c+10986,"ysyxSoCFull fpga widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+10987,"ysyxSoCFull fpga widget monitor size", false,-1, 2,0);
        tracep->declBus(c+10988,"ysyxSoCFull fpga widget monitor source", false,-1, 3,0);
        tracep->declBus(c+10989,"ysyxSoCFull fpga widget monitor address", false,-1, 31,0);
        tracep->declBus(c+20468,"ysyxSoCFull fpga widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+20467,"ysyxSoCFull fpga widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+10990,"ysyxSoCFull fpga widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+10991,"ysyxSoCFull fpga widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+10992,"ysyxSoCFull fpga widget monitor d_first", false,-1);
        tracep->declBus(c+10993,"ysyxSoCFull fpga widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+10994,"ysyxSoCFull fpga widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+10995,"ysyxSoCFull fpga widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+10996,"ysyxSoCFull fpga widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+10997,"ysyxSoCFull fpga widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+10998,"ysyxSoCFull fpga widget monitor denied", false,-1);
        tracep->declBus(c+10999,"ysyxSoCFull fpga widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+11000,"ysyxSoCFull fpga widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+11002,"ysyxSoCFull fpga widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+11004,"ysyxSoCFull fpga widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11005,"ysyxSoCFull fpga widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11006,"ysyxSoCFull fpga widget monitor a_first_1", false,-1);
        tracep->declBus(c+11007,"ysyxSoCFull fpga widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11008,"ysyxSoCFull fpga widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11009,"ysyxSoCFull fpga widget monitor d_first_1", false,-1);
        tracep->declBus(c+18272,"ysyxSoCFull fpga widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18273,"ysyxSoCFull fpga widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18274,"ysyxSoCFull fpga widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18275,"ysyxSoCFull fpga widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18276,"ysyxSoCFull fpga widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20661,"ysyxSoCFull fpga widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18277,"ysyxSoCFull fpga widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18278,"ysyxSoCFull fpga widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20662,"ysyxSoCFull fpga widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18280,"ysyxSoCFull fpga widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+11010,"ysyxSoCFull fpga widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+11011,"ysyxSoCFull fpga widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+11012,"ysyxSoCFull fpga widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+11014,"ysyxSoCFull fpga widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11015,"ysyxSoCFull fpga widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11016,"ysyxSoCFull fpga widget monitor d_first_2", false,-1);
        tracep->declBus(c+18282,"ysyxSoCFull fpga widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18283,"ysyxSoCFull fpga widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18284,"ysyxSoCFull fpga widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+11017,"ysyxSoCFull fpga widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget repeated_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget repeated_repeater reset", false,-1);
        tracep->declBit(c+10920,"ysyxSoCFull fpga widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4790,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+20167,"ysyxSoCFull fpga widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+10921,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+10922,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+11018,"ysyxSoCFull fpga widget repeated_repeater full", false,-1);
        tracep->declBus(c+11019,"ysyxSoCFull fpga widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+11020,"ysyxSoCFull fpga widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+11021,"ysyxSoCFull fpga widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+11022,"ysyxSoCFull fpga widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+11023,"ysyxSoCFull fpga widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+11024,"ysyxSoCFull fpga widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 reset", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+11026,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+11027,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+11028,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+11029,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+11030,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11031,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11032,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+11033,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+11034,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+11035,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11036,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11037,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+11038,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+11039,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11041,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+11043,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+11045,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11046,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11047,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+11048,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+11049,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+11050,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11051,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11052,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+11054,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+11055,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11056,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+11058,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+11059,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+21213,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+21216,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21217,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21218,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+11062,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+11063,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+21219,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21220,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21221,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+11064,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+11065,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+21222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21224,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+11066,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+11067,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+21225,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21226,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21227,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+11068,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+11069,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+21228,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21229,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+11070,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+11071,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+21231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+11072,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+11073,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+21234,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+11074,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+11075,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+21237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21238,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21239,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+11076,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+11077,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+11078,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+11079,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+11080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11082,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+11083,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+11084,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+11085,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11086,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11087,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+11088,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+11089,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+11090,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11091,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11092,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+11093,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+11094,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+11095,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11096,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11097,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+11098,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+11099,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+11100,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11101,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11102,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+11103,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+11104,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+11105,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11106,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11107,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+11108,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+11109,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+21240,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21241,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21242,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+11111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+21243,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21244,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21245,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+11112,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+21246,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21247,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21248,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+11115,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+21249,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21250,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21251,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+11116,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+21252,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21253,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21254,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+21255,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21256,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21257,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+11120,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+21258,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21259,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21260,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+11122,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+21261,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21262,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21263,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+11124,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+21264,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21265,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21266,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19767,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+19770,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+19771,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+19776,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+19777,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+19778,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+19779,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+19767,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+19770,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+19771,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+19776,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+19777,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+19778,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+19779,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+11026,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+11027,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21267+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11126,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11127,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21284+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11126,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11127,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21301+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11126,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11127,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11127,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11126,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11128,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+11129,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+11130,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+11131,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+11132,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+11133,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+11028,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+11029,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+11030,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11031,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11032,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21318+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11030,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11134,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11135,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21335+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11031,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11134,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11135,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21352+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11032,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11134,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11135,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11135,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11134,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11136,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+11137,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+11138,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+11139,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+11140,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+11141,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+11033,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+11034,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+11035,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11036,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11037,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21369+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11035,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11142,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11143,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21386+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11036,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11142,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11143,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21403+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11037,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11142,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11143,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11143,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11142,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11144,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+11145,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+11146,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+11147,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+11148,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+11149,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+11038,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+11039,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11041,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21420+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11040,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11150,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11151,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21437+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11041,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11150,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11151,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21454+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11042,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11150,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11151,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11151,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11150,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11152,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+11153,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+11154,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+11155,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+11156,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+11157,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+11043,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+11044,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+11045,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11046,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11047,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21471+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11045,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11158,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11159,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21488+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11046,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11158,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11159,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21505+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11047,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11158,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11159,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11159,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11158,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11160,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+11161,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+11162,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+11163,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+11164,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+11165,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+11048,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+11049,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+11050,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11051,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11052,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21522+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11050,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11166,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11167,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21539+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11051,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11166,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11167,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21556+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11052,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11166,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11167,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11167,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11166,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+11169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+11170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+11171,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+11172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+11173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+11054,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+11055,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11056,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21573+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11055,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11175,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21590+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11056,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11175,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21607+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11057,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11175,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11175,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11176,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+11177,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+11178,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+11179,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+11180,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+11181,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+11058,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+11059,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+21213,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21624+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21213,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21625+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21626+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11059,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+11058,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+21216,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21217,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21218,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21627+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21216,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21628+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21217,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21629+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21218,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11061,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+11060,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+11062,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+11063,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+21219,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21220,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21221,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21630+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21219,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21631+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21220,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21632+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21221,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11063,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+11062,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+11064,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+11065,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+21222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21224,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21633+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21634+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21635+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21224,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11065,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+11064,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+11066,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+11067,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+21225,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21226,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21227,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21636+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21225,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21637+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21226,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21638+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21227,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11067,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+11066,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+11068,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+11069,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+21228,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21229,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21639+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21228,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21640+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21229,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21641+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11069,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+11068,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+11070,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+11071,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+21231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21642+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21643+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21644+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11071,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+11070,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+11072,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+11073,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+21234,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21645+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21234,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21646+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21647+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11073,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+11072,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+11074,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+11075,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+21237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21238,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21239,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21648+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21649+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21238,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21650+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21239,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11075,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+11074,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+11076,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+11077,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21651+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11182,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11183,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21668+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11182,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11183,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21685+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11182,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11183,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11183,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11182,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11184,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+11185,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+11186,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+11187,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+11188,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+11189,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+11078,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+11079,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+11080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11082,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21702+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11190,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11191,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21719+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11190,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11191,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21736+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11082,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11190,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11191,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11191,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11190,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11192,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+11193,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+11194,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+11195,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+11196,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+11197,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+11083,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+11084,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+11085,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11086,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11087,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21753+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11085,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11198,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11199,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21770+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11086,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11198,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11199,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21787+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11087,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11198,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11199,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11199,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11198,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11200,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+11201,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+11202,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+11203,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+11204,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+11205,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+11088,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+11089,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+11090,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11091,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11092,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21804+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11090,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21821+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11091,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21838+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11092,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11207,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11206,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11208,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+11209,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+11210,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+11211,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+11212,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+11213,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+11093,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+11094,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+11095,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11096,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11097,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21855+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11095,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21872+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11096,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21889+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11097,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11215,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11214,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11216,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+11217,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+11218,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+11219,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+11220,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+11221,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+11098,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+11099,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+11100,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11101,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11102,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21906+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11100,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21923+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11101,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21940+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11102,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11223,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11222,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11224,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+11225,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+11226,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+11227,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+11228,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+11229,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+11103,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+11104,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+11105,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11106,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11107,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21957+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11105,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+21974+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11106,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+21991+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11107,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11231,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11230,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11232,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+11233,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+11234,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+11235,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+11236,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+11237,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+11108,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+11109,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+21240,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21241,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21242,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22008+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21240,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22009+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21241,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22010+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21242,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11109,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+11108,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+11111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+21243,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21244,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21245,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22011+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21243,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22012+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21244,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22013+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21245,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+11110,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+11112,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+21246,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21247,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21248,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22014+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21246,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22015+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21247,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22016+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21248,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+11112,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+11115,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+21249,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21250,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21251,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22017+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21249,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22018+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21250,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22019+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21251,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11115,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+11116,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+21252,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21253,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21254,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22020+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21252,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22021+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21253,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22022+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21254,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11117,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+11116,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+21255,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21256,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21257,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22023+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21255,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22024+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21256,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22025+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21257,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11119,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+11118,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+11120,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+21258,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21259,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21260,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22026+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21258,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22027+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21259,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22028+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21260,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11121,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+11120,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+11122,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+21261,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21262,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21263,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22029+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21261,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22030+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21262,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22031+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21263,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11123,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+11122,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+11124,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+21264,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+21265,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21266,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22032+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+21264,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+22033+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+21265,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+22034+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+21266,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11125,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+11124,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank reset", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga axi4yank auto_in_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4747,"ysyxSoCFull fpga axi4yank auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17688,"ysyxSoCFull fpga axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga axi4yank auto_in_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4750,"ysyxSoCFull fpga axi4yank auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull fpga axi4yank auto_out_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull fpga axi4yank auto_out_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+11238,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+20664,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11239,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+11240,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+11241,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11242,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11243,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+11244,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+20665,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11245,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+11246,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11248,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11249,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+11250,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+20666,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11251,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+11252,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+11253,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11254,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11255,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+11256,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+20667,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11257,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+11258,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+11259,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11260,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11261,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+11262,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+20668,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11263,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+11265,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11266,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11267,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+11268,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+20669,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11269,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+11270,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+11271,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11272,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11273,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+11274,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11275,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+11276,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+11277,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11278,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11279,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+11280,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11281,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+11282,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+11283,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11284,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11285,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+11286,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11287,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+11289,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11290,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11291,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+11292,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11293,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+11294,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+11295,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11296,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11297,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+11298,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+20674,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11299,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+11300,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+11301,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11302,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11303,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+11304,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+20675,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11305,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+11306,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+11307,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11308,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11309,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+11310,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+20676,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11311,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+11312,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+11313,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11314,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11315,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+11316,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+20677,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11317,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+11318,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+11319,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11320,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11321,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+11322,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+20678,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11323,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+11324,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+11325,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11326,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11327,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+11328,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+20679,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11329,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+11330,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+11331,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11332,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11333,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+11334,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11335,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+11336,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+11337,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11338,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11339,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+11340,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11341,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+11342,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11344,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11345,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+11346,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+20682,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11347,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+11348,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+11349,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11350,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11351,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+11352,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+20683,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11353,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+11354,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+11355,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11356,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11357,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+11358,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+20684,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11359,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+11360,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+11361,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11362,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11363,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+11364,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+20685,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11365,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+11366,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+11367,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11368,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11369,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+11370,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+20686,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11371,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+11372,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+11373,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11374,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11375,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+11376,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+20687,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11377,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+11378,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+11379,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11380,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11381,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+11382,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11383,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+11384,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+11385,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11386,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+11388,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11389,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+11390,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+11391,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11392,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11393,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+11394,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11395,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+11396,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+11397,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11398,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11399,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+11400,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11401,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11404,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11405,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+11406,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+20692,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11407,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+11408,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+11409,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11410,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11411,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+11412,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+20693,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11413,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+11414,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+11415,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11416,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11417,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+11418,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+20694,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11419,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+11420,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+11421,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11422,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11423,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+11424,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+20695,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11425,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+11426,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+11427,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11428,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11429,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20696,"ysyxSoCFull fpga axi4yank arsel_0", false,-1);
        tracep->declBit(c+20697,"ysyxSoCFull fpga axi4yank arsel_1", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga axi4yank arsel_2", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga axi4yank arsel_3", false,-1);
        tracep->declBit(c+20700,"ysyxSoCFull fpga axi4yank arsel_4", false,-1);
        tracep->declBit(c+20701,"ysyxSoCFull fpga axi4yank arsel_5", false,-1);
        tracep->declBit(c+20702,"ysyxSoCFull fpga axi4yank arsel_6", false,-1);
        tracep->declBit(c+20703,"ysyxSoCFull fpga axi4yank arsel_7", false,-1);
        tracep->declBit(c+20704,"ysyxSoCFull fpga axi4yank arsel_8", false,-1);
        tracep->declBit(c+20705,"ysyxSoCFull fpga axi4yank arsel_9", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull fpga axi4yank arsel_10", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull fpga axi4yank arsel_11", false,-1);
        tracep->declBit(c+20708,"ysyxSoCFull fpga axi4yank arsel_12", false,-1);
        tracep->declBit(c+20709,"ysyxSoCFull fpga axi4yank arsel_13", false,-1);
        tracep->declBit(c+20710,"ysyxSoCFull fpga axi4yank arsel_14", false,-1);
        tracep->declBit(c+20711,"ysyxSoCFull fpga axi4yank arsel_15", false,-1);
        tracep->declBit(c+11430,"ysyxSoCFull fpga axi4yank rsel_0", false,-1);
        tracep->declBit(c+11431,"ysyxSoCFull fpga axi4yank rsel_1", false,-1);
        tracep->declBit(c+11432,"ysyxSoCFull fpga axi4yank rsel_2", false,-1);
        tracep->declBit(c+11433,"ysyxSoCFull fpga axi4yank rsel_3", false,-1);
        tracep->declBit(c+11434,"ysyxSoCFull fpga axi4yank rsel_4", false,-1);
        tracep->declBit(c+11435,"ysyxSoCFull fpga axi4yank rsel_5", false,-1);
        tracep->declBit(c+11436,"ysyxSoCFull fpga axi4yank rsel_6", false,-1);
        tracep->declBit(c+11437,"ysyxSoCFull fpga axi4yank rsel_7", false,-1);
        tracep->declBit(c+11438,"ysyxSoCFull fpga axi4yank rsel_8", false,-1);
        tracep->declBit(c+11439,"ysyxSoCFull fpga axi4yank rsel_9", false,-1);
        tracep->declBit(c+11440,"ysyxSoCFull fpga axi4yank rsel_10", false,-1);
        tracep->declBit(c+11441,"ysyxSoCFull fpga axi4yank rsel_11", false,-1);
        tracep->declBit(c+11442,"ysyxSoCFull fpga axi4yank rsel_12", false,-1);
        tracep->declBit(c+11443,"ysyxSoCFull fpga axi4yank rsel_13", false,-1);
        tracep->declBit(c+11444,"ysyxSoCFull fpga axi4yank rsel_14", false,-1);
        tracep->declBit(c+11445,"ysyxSoCFull fpga axi4yank rsel_15", false,-1);
        tracep->declBit(c+20696,"ysyxSoCFull fpga axi4yank awsel_0", false,-1);
        tracep->declBit(c+20697,"ysyxSoCFull fpga axi4yank awsel_1", false,-1);
        tracep->declBit(c+20698,"ysyxSoCFull fpga axi4yank awsel_2", false,-1);
        tracep->declBit(c+20699,"ysyxSoCFull fpga axi4yank awsel_3", false,-1);
        tracep->declBit(c+20700,"ysyxSoCFull fpga axi4yank awsel_4", false,-1);
        tracep->declBit(c+20701,"ysyxSoCFull fpga axi4yank awsel_5", false,-1);
        tracep->declBit(c+20702,"ysyxSoCFull fpga axi4yank awsel_6", false,-1);
        tracep->declBit(c+20703,"ysyxSoCFull fpga axi4yank awsel_7", false,-1);
        tracep->declBit(c+20704,"ysyxSoCFull fpga axi4yank awsel_8", false,-1);
        tracep->declBit(c+20705,"ysyxSoCFull fpga axi4yank awsel_9", false,-1);
        tracep->declBit(c+20706,"ysyxSoCFull fpga axi4yank awsel_10", false,-1);
        tracep->declBit(c+20707,"ysyxSoCFull fpga axi4yank awsel_11", false,-1);
        tracep->declBit(c+20708,"ysyxSoCFull fpga axi4yank awsel_12", false,-1);
        tracep->declBit(c+20709,"ysyxSoCFull fpga axi4yank awsel_13", false,-1);
        tracep->declBit(c+20710,"ysyxSoCFull fpga axi4yank awsel_14", false,-1);
        tracep->declBit(c+20711,"ysyxSoCFull fpga axi4yank awsel_15", false,-1);
        tracep->declBit(c+11446,"ysyxSoCFull fpga axi4yank bsel_0", false,-1);
        tracep->declBit(c+11447,"ysyxSoCFull fpga axi4yank bsel_1", false,-1);
        tracep->declBit(c+11448,"ysyxSoCFull fpga axi4yank bsel_2", false,-1);
        tracep->declBit(c+11449,"ysyxSoCFull fpga axi4yank bsel_3", false,-1);
        tracep->declBit(c+11450,"ysyxSoCFull fpga axi4yank bsel_4", false,-1);
        tracep->declBit(c+11451,"ysyxSoCFull fpga axi4yank bsel_5", false,-1);
        tracep->declBit(c+11452,"ysyxSoCFull fpga axi4yank bsel_6", false,-1);
        tracep->declBit(c+11453,"ysyxSoCFull fpga axi4yank bsel_7", false,-1);
        tracep->declBit(c+11454,"ysyxSoCFull fpga axi4yank bsel_8", false,-1);
        tracep->declBit(c+11455,"ysyxSoCFull fpga axi4yank bsel_9", false,-1);
        tracep->declBit(c+11456,"ysyxSoCFull fpga axi4yank bsel_10", false,-1);
        tracep->declBit(c+11457,"ysyxSoCFull fpga axi4yank bsel_11", false,-1);
        tracep->declBit(c+11458,"ysyxSoCFull fpga axi4yank bsel_12", false,-1);
        tracep->declBit(c+11459,"ysyxSoCFull fpga axi4yank bsel_13", false,-1);
        tracep->declBit(c+11460,"ysyxSoCFull fpga axi4yank bsel_14", false,-1);
        tracep->declBit(c+11461,"ysyxSoCFull fpga axi4yank bsel_15", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+11238,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+20664,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11239,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+11240,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+11241,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11242,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11243,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11462+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11241,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11479,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11480,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11481+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11242,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11479,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11480,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11498+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11243,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11479,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11480,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11480,"ysyxSoCFull fpga axi4yank QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11479,"ysyxSoCFull fpga axi4yank QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11515,"ysyxSoCFull fpga axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+11516,"ysyxSoCFull fpga axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+11517,"ysyxSoCFull fpga axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+11518,"ysyxSoCFull fpga axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+20712,"ysyxSoCFull fpga axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+11519,"ysyxSoCFull fpga axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+11520,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap", false,-1);
        tracep->declBit(c+11521,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+11244,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+20665,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11245,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+11246,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11248,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11249,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11522+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11247,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11539,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11540,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11541+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11248,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11539,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11540,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11558+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11249,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11539,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11540,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11540,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11539,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11575,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+11576,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+11577,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+11578,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20713,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+11579,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+11580,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+11581,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+11250,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+20666,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11251,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+11252,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+11253,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11254,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11255,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11582+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11253,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11599,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11600,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11601+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11254,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11599,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11600,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11618+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11255,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11599,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11600,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11600,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11599,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11635,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+11636,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+11637,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+11638,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20714,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+11639,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+11640,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+11641,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+11256,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+20667,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11257,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+11258,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+11259,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11260,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11261,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11642+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11259,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11659,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11660,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11661+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11260,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11659,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11660,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11678+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11261,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11659,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11660,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11660,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11659,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11695,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+11696,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+11697,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+11698,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20715,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+11699,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+11700,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+11701,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+11262,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+20668,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11263,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+11264,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+11265,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11266,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11267,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11702+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11265,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11719,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11721+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11266,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11719,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11738+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11267,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11719,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11719,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11755,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+11756,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+11757,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+11758,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+20716,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+11759,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+11760,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+11761,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+11268,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+20669,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11269,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+11270,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+11271,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11272,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11273,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11762+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11271,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11779,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11780,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11781+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11272,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11779,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11780,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11798+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11273,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11779,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11780,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11780,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11779,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11815,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+11816,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+11817,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+11818,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+20717,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+11819,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+11820,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+11821,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+11274,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11275,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+11276,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+11277,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11278,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11279,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11822+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11277,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11839,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11840,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11841+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11278,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11839,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11840,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11858+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11279,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11839,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11840,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11840,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11839,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11875,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+11876,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+11877,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+11878,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+20718,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+11879,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+11880,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+11881,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+11280,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11281,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+11282,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+11283,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11284,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11285,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11882+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11283,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11883+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11284,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11884+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11285,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11282,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+11280,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+20719,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+11885,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+11286,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+20672,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11287,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+11289,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11290,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11291,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11886+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11289,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11887+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11290,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11888+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11291,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11288,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+11286,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+20720,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+11889,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+11292,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+20673,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11293,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+11294,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+11295,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11296,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11297,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11890+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11295,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11891+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11296,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11892+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11297,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11294,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+11292,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+20721,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+11893,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+11298,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+20674,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11299,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+11300,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+11301,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11302,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11303,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11894+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11301,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11895+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11302,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11896+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11303,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11300,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+11298,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+20722,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+11897,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+11304,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+20675,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11305,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+11306,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+11307,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11308,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11309,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11898+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11307,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11899+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11308,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11900+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11309,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11306,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+11304,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+20723,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+11901,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+11310,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+20676,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11311,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+11312,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+11313,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11314,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11315,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11902+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11313,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11903+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11314,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11904+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11315,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11312,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+11310,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+20724,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+11905,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+11316,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+20677,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11317,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+11318,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+11319,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11320,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11321,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11906+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11319,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11907+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11320,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11908+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11321,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11318,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+11316,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+20725,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+11909,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+11322,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+20678,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11323,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+11324,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+11325,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11326,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11327,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11910+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11325,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11911+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11326,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11912+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11327,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11324,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+11322,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+20726,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+11913,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+11328,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+20679,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11329,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+11330,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+11331,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11332,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11333,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11914+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11331,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11915+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11332,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11916+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11333,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11330,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+11328,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+20727,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+11917,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+11334,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+20680,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11335,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+11336,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+11337,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11338,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11339,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11918+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11337,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11935,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11936,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11937+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11338,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11935,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11936,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11954+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11339,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11935,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11936,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11936,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11935,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11971,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+11972,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+11973,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+11974,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+20728,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+11975,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+11976,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+11977,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+11340,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+20681,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11341,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+11342,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11344,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11345,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11978+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11343,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11996,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11997+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11344,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11996,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12014+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11345,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11996,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11996,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11995,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12031,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+12032,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+12033,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+12034,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+20729,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+12035,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+12036,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+12037,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+11346,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+20682,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11347,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+11348,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+11349,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11350,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11351,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12038+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11349,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12055,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12056,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12057+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11350,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12055,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12056,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12074+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11351,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12055,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12056,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12056,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12055,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12091,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+12092,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+12093,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+12094,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+20730,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+12095,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+12096,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+12097,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+11352,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+20683,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11353,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+11354,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+11355,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11356,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11357,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12098+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11355,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12116,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12117+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11356,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12116,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12134+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11357,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12116,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12116,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12115,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12151,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+12152,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+12153,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+12154,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+20731,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+12155,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+12156,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+12157,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+11358,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+20684,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11359,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+11360,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+11361,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11362,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11363,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12158+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11361,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12175,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12176,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12177+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11362,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12175,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12176,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12194+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11363,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12175,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12176,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12176,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12175,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12211,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+12212,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+12213,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+12214,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+20732,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+12215,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+12216,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+12217,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+11364,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+20685,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11365,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+11366,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+11367,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11368,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11369,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12218+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11367,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12235,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12236,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12237+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11368,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12235,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12236,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12254+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11369,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12235,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12236,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12236,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12235,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12271,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+12272,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+12273,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+12274,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+20733,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+12275,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+12276,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+12277,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+11370,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+20686,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11371,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+11372,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+11373,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11374,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11375,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12278+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11373,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12295,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12296,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+12297+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11374,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12295,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12296,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+12314+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11375,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12295,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12296,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18308,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+12296,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+12295,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+12331,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+12332,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+12333,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+12334,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+20734,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+12335,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+12336,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+12337,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+11376,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+20687,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11377,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+11378,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+11379,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11380,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11381,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12338+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11379,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12339+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11380,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12340+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11381,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11378,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+11376,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+20735,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+12341,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+11382,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11383,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+11384,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+11385,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11386,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12342+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11385,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12343+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11386,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12344+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11387,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11384,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+11382,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+20736,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+12345,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+11388,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11389,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+11390,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+11391,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11392,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11393,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12346+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11391,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12347+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11392,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12348+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11393,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11390,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+11388,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+20737,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+12349,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+11394,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+20690,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11395,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+11396,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+11397,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11398,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11399,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12350+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11397,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12351+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11398,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12352+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11399,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11396,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+11394,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+20738,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+12353,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+11400,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+20691,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11401,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11404,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11405,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12354+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11403,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12355+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11404,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12356+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11405,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11402,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+11400,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+20739,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+12357,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+11406,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+20692,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11407,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+11408,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+11409,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11410,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11411,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12358+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11409,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12359+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11410,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12360+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11411,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11408,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+11406,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+20740,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+12361,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+11412,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+20693,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11413,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+11414,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+11415,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11416,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11417,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12362+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11415,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12363+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11416,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12364+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11417,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11414,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+11412,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+20741,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+12365,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+11418,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+20694,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11419,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+11420,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+11421,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11422,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11423,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12366+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11421,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12367+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11422,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12368+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11423,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11420,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+11418,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+20742,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+12369,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+11424,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+20695,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+11425,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+11426,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+11427,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+11428,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+11429,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12370+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11427,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18317,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12371+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11428,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18317,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12372+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+11429,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+18317,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+11426,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+11424,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+20743,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+12373,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 reset", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+238,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12374,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+12375,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+12376,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+12377,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+12378,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19784,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19785,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19787,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19788,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19789,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19790,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+17568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17569,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+12380,"ysyxSoCFull asic chipMaster tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+12381,"ysyxSoCFull asic chipMaster tl2axi4 idle_6", false,-1);
        tracep->declBit(c+12382,"ysyxSoCFull asic chipMaster tl2axi4 write_6", false,-1);
        tracep->declBit(c+17570,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+12383,"ysyxSoCFull asic chipMaster tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+12384,"ysyxSoCFull asic chipMaster tl2axi4 idle_5", false,-1);
        tracep->declBit(c+12385,"ysyxSoCFull asic chipMaster tl2axi4 write_5", false,-1);
        tracep->declBit(c+17571,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+12386,"ysyxSoCFull asic chipMaster tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+12387,"ysyxSoCFull asic chipMaster tl2axi4 idle_4", false,-1);
        tracep->declBit(c+12388,"ysyxSoCFull asic chipMaster tl2axi4 write_4", false,-1);
        tracep->declBit(c+17572,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+12389,"ysyxSoCFull asic chipMaster tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+12390,"ysyxSoCFull asic chipMaster tl2axi4 idle_3", false,-1);
        tracep->declBit(c+12391,"ysyxSoCFull asic chipMaster tl2axi4 write_3", false,-1);
        tracep->declBit(c+17573,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+19794,"ysyxSoCFull asic chipMaster tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+12392,"ysyxSoCFull asic chipMaster tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+12393,"ysyxSoCFull asic chipMaster tl2axi4 idle_2", false,-1);
        tracep->declBit(c+12394,"ysyxSoCFull asic chipMaster tl2axi4 write_2", false,-1);
        tracep->declBit(c+17574,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+19795,"ysyxSoCFull asic chipMaster tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+12395,"ysyxSoCFull asic chipMaster tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+12396,"ysyxSoCFull asic chipMaster tl2axi4 idle_1", false,-1);
        tracep->declBit(c+12397,"ysyxSoCFull asic chipMaster tl2axi4 write_1", false,-1);
        tracep->declBit(c+17575,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+19796,"ysyxSoCFull asic chipMaster tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+12398,"ysyxSoCFull asic chipMaster tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+12399,"ysyxSoCFull asic chipMaster tl2axi4 idle", false,-1);
        tracep->declBit(c+12400,"ysyxSoCFull asic chipMaster tl2axi4 write", false,-1);
        tracep->declBit(c+17576,"ysyxSoCFull asic chipMaster tl2axi4 mismatch", false,-1);
        tracep->declBit(c+19797,"ysyxSoCFull asic chipMaster tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+12401,"ysyxSoCFull asic chipMaster tl2axi4 count_23", false,-1);
        tracep->declBit(c+12402,"ysyxSoCFull asic chipMaster tl2axi4 idle_22", false,-1);
        tracep->declBit(c+12403,"ysyxSoCFull asic chipMaster tl2axi4 count_22", false,-1);
        tracep->declBit(c+12404,"ysyxSoCFull asic chipMaster tl2axi4 idle_21", false,-1);
        tracep->declBit(c+12405,"ysyxSoCFull asic chipMaster tl2axi4 count_21", false,-1);
        tracep->declBit(c+12406,"ysyxSoCFull asic chipMaster tl2axi4 idle_20", false,-1);
        tracep->declBit(c+12407,"ysyxSoCFull asic chipMaster tl2axi4 count_20", false,-1);
        tracep->declBit(c+12408,"ysyxSoCFull asic chipMaster tl2axi4 idle_19", false,-1);
        tracep->declBit(c+12409,"ysyxSoCFull asic chipMaster tl2axi4 count_19", false,-1);
        tracep->declBit(c+12410,"ysyxSoCFull asic chipMaster tl2axi4 idle_18", false,-1);
        tracep->declBit(c+12411,"ysyxSoCFull asic chipMaster tl2axi4 count_18", false,-1);
        tracep->declBit(c+12412,"ysyxSoCFull asic chipMaster tl2axi4 idle_17", false,-1);
        tracep->declBit(c+12413,"ysyxSoCFull asic chipMaster tl2axi4 count_17", false,-1);
        tracep->declBit(c+12414,"ysyxSoCFull asic chipMaster tl2axi4 idle_16", false,-1);
        tracep->declBit(c+12415,"ysyxSoCFull asic chipMaster tl2axi4 count_16", false,-1);
        tracep->declBit(c+12416,"ysyxSoCFull asic chipMaster tl2axi4 idle_15", false,-1);
        tracep->declBit(c+12417,"ysyxSoCFull asic chipMaster tl2axi4 count_15", false,-1);
        tracep->declBit(c+12418,"ysyxSoCFull asic chipMaster tl2axi4 idle_14", false,-1);
        tracep->declBit(c+12419,"ysyxSoCFull asic chipMaster tl2axi4 count_14", false,-1);
        tracep->declBit(c+12420,"ysyxSoCFull asic chipMaster tl2axi4 idle_13", false,-1);
        tracep->declBit(c+12421,"ysyxSoCFull asic chipMaster tl2axi4 count_13", false,-1);
        tracep->declBit(c+12422,"ysyxSoCFull asic chipMaster tl2axi4 idle_12", false,-1);
        tracep->declBit(c+12423,"ysyxSoCFull asic chipMaster tl2axi4 count_12", false,-1);
        tracep->declBit(c+12424,"ysyxSoCFull asic chipMaster tl2axi4 idle_11", false,-1);
        tracep->declBit(c+12425,"ysyxSoCFull asic chipMaster tl2axi4 count_11", false,-1);
        tracep->declBit(c+12426,"ysyxSoCFull asic chipMaster tl2axi4 idle_10", false,-1);
        tracep->declBit(c+12427,"ysyxSoCFull asic chipMaster tl2axi4 count_10", false,-1);
        tracep->declBit(c+12428,"ysyxSoCFull asic chipMaster tl2axi4 idle_9", false,-1);
        tracep->declBit(c+12429,"ysyxSoCFull asic chipMaster tl2axi4 count_9", false,-1);
        tracep->declBit(c+12430,"ysyxSoCFull asic chipMaster tl2axi4 idle_8", false,-1);
        tracep->declBit(c+12431,"ysyxSoCFull asic chipMaster tl2axi4 count_8", false,-1);
        tracep->declBit(c+12432,"ysyxSoCFull asic chipMaster tl2axi4 idle_7", false,-1);
        tracep->declBus(c+12433,"ysyxSoCFull asic chipMaster tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+12434,"ysyxSoCFull asic chipMaster tl2axi4 a_first", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster tl2axi4 stall", false,-1);
        tracep->declBit(c+12435,"ysyxSoCFull asic chipMaster tl2axi4 doneAW", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+12378,"ysyxSoCFull asic chipMaster tl2axi4 out_wready", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19800,"ysyxSoCFull asic chipMaster tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+12436,"ysyxSoCFull asic chipMaster tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+17577,"ysyxSoCFull asic chipMaster tl2axi4 a_last", false,-1);
        tracep->declBit(c+17569,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+17568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+19801,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19802,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+12437,"ysyxSoCFull asic chipMaster tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+12438,"ysyxSoCFull asic chipMaster tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+12437,"ysyxSoCFull asic chipMaster tl2axi4 r_wins", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+12439,"ysyxSoCFull asic chipMaster tl2axi4 r_first", false,-1);
        tracep->declBit(c+12440,"ysyxSoCFull asic chipMaster tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 b_denied", false,-1);
        tracep->declBit(c+12441,"ysyxSoCFull asic chipMaster tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+12442,"ysyxSoCFull asic chipMaster tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+12443,"ysyxSoCFull asic chipMaster tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+19803,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+19804,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+19806,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+19807,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+19808,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+19809,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+19813,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+19815,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+19817,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+19818,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+19819,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+19820,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+12444,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+12445,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+12446,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+12447,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+12448,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+12449,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+12450,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+12451,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+12453,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+12454,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+12455,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+12456,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+12457,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+12458,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+12459,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+12460,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+12461,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+12462,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+12463,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+12464,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+12465,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+12466,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+12467,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+12468,"ysyxSoCFull asic chipMaster tl2axi4 d_last", false,-1);
        tracep->declBit(c+19826,"ysyxSoCFull asic chipMaster tl2axi4 inc", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec", false,-1);
        tracep->declBit(c+19827,"ysyxSoCFull asic chipMaster tl2axi4 inc_1", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_1", false,-1);
        tracep->declBit(c+19828,"ysyxSoCFull asic chipMaster tl2axi4 inc_2", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_2", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull asic chipMaster tl2axi4 inc_3", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_3", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull asic chipMaster tl2axi4 inc_4", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_4", false,-1);
        tracep->declBit(c+19831,"ysyxSoCFull asic chipMaster tl2axi4 inc_5", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_5", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull asic chipMaster tl2axi4 inc_6", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_6", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster tl2axi4 inc_7", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_7", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster tl2axi4 inc_8", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_8", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster tl2axi4 inc_9", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_9", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster tl2axi4 inc_10", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_10", false,-1);
        tracep->declBit(c+19837,"ysyxSoCFull asic chipMaster tl2axi4 inc_11", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_11", false,-1);
        tracep->declBit(c+19838,"ysyxSoCFull asic chipMaster tl2axi4 inc_12", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_12", false,-1);
        tracep->declBit(c+19839,"ysyxSoCFull asic chipMaster tl2axi4 inc_13", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_13", false,-1);
        tracep->declBit(c+19840,"ysyxSoCFull asic chipMaster tl2axi4 inc_14", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_14", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull asic chipMaster tl2axi4 inc_15", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_15", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull asic chipMaster tl2axi4 inc_16", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_16", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull asic chipMaster tl2axi4 inc_17", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_17", false,-1);
        tracep->declBit(c+19844,"ysyxSoCFull asic chipMaster tl2axi4 inc_18", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_18", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 inc_19", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_19", false,-1);
        tracep->declBit(c+19846,"ysyxSoCFull asic chipMaster tl2axi4 inc_20", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_20", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 inc_21", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_21", false,-1);
        tracep->declBit(c+19848,"ysyxSoCFull asic chipMaster tl2axi4 inc_22", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 dec_22", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12374,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+12375,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+12376,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+12377,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19644,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+19476,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19477,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+19478,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19479,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19480,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+19481,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+19482,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+19849,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+19850,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19487,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19851,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19852,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19857,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+19496,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19497,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19860,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19865,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19866,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19867,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19870,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19871,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19873,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19874,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19875,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+12469,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12470,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+12471,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12472,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+12473,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12474,"ysyxSoCFull asic chipMaster tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+12475,"ysyxSoCFull asic chipMaster tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+12476,"ysyxSoCFull asic chipMaster tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+12477,"ysyxSoCFull asic chipMaster tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+12478,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+292,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12479,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+12480,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12481,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+22035,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+22036,"ysyxSoCFull asic chipMaster tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+22037,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+22038,"ysyxSoCFull asic chipMaster tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+12482,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+12486,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+12502,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+12518,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12519,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12520,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+12521,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12522,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12523,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+19876,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17578,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17579,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17580,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17584,"ysyxSoCFull asic chipMaster tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+12524,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+12525,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17585,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+22039,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17601,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+12526,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+12527,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+12531,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+12547,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+12548,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+12549,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+12550,"ysyxSoCFull asic chipMaster tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+22039,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+12551,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 deq reset", false,-1);
        tracep->declBit(c+12378,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+19784,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19785,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+12552+i*2,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+12554,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12556+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+12557,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12558+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+12559,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19785,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+12560,"ysyxSoCFull asic chipMaster tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+12378,"ysyxSoCFull asic chipMaster tl2axi4 deq empty", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull asic chipMaster tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19787,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19788,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19789,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19790,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+17568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17569,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12561+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+12562,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19787,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12563+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+12564,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12565+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+12566,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19788,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12567+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+12568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19789,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12569+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+12570,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12571+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12572,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19790,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12573+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12574,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12575+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+12576,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+12577,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 reset", false,-1);
        tracep->declBit(c+20127,"ysyxSoCFull fpga tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull fpga tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+4704,"ysyxSoCFull fpga tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+4705,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4706,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4707,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4708,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4709,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+4751,"ysyxSoCFull fpga tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17688,"ysyxSoCFull fpga tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+4752,"ysyxSoCFull fpga tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+20744,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+12578,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4705,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12579,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+12580,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+12581,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+12582,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+12583,"ysyxSoCFull fpga tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+20745,"ysyxSoCFull fpga tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20746,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+12584,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+20747,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+20748,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20749,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20750,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20751,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+20752,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+20753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+12585,"ysyxSoCFull fpga tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+12586,"ysyxSoCFull fpga tl2axi4 idle_6", false,-1);
        tracep->declBit(c+12587,"ysyxSoCFull fpga tl2axi4 write_6", false,-1);
        tracep->declBit(c+18318,"ysyxSoCFull fpga tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+20755,"ysyxSoCFull fpga tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+12588,"ysyxSoCFull fpga tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+12589,"ysyxSoCFull fpga tl2axi4 idle_5", false,-1);
        tracep->declBit(c+12590,"ysyxSoCFull fpga tl2axi4 write_5", false,-1);
        tracep->declBit(c+18319,"ysyxSoCFull fpga tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+20756,"ysyxSoCFull fpga tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+12591,"ysyxSoCFull fpga tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+12592,"ysyxSoCFull fpga tl2axi4 idle_4", false,-1);
        tracep->declBit(c+12593,"ysyxSoCFull fpga tl2axi4 write_4", false,-1);
        tracep->declBit(c+18320,"ysyxSoCFull fpga tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+20757,"ysyxSoCFull fpga tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+12594,"ysyxSoCFull fpga tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+12595,"ysyxSoCFull fpga tl2axi4 idle_3", false,-1);
        tracep->declBit(c+12596,"ysyxSoCFull fpga tl2axi4 write_3", false,-1);
        tracep->declBit(c+18321,"ysyxSoCFull fpga tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+20758,"ysyxSoCFull fpga tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+12597,"ysyxSoCFull fpga tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+12598,"ysyxSoCFull fpga tl2axi4 idle_2", false,-1);
        tracep->declBit(c+12599,"ysyxSoCFull fpga tl2axi4 write_2", false,-1);
        tracep->declBit(c+18322,"ysyxSoCFull fpga tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+20759,"ysyxSoCFull fpga tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+12600,"ysyxSoCFull fpga tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+12601,"ysyxSoCFull fpga tl2axi4 idle_1", false,-1);
        tracep->declBit(c+12602,"ysyxSoCFull fpga tl2axi4 write_1", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull fpga tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull fpga tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+12603,"ysyxSoCFull fpga tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+12604,"ysyxSoCFull fpga tl2axi4 idle", false,-1);
        tracep->declBit(c+12605,"ysyxSoCFull fpga tl2axi4 write", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull fpga tl2axi4 mismatch", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull fpga tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+12606,"ysyxSoCFull fpga tl2axi4 count_23", false,-1);
        tracep->declBit(c+12607,"ysyxSoCFull fpga tl2axi4 idle_22", false,-1);
        tracep->declBit(c+12608,"ysyxSoCFull fpga tl2axi4 count_22", false,-1);
        tracep->declBit(c+12609,"ysyxSoCFull fpga tl2axi4 idle_21", false,-1);
        tracep->declBit(c+12610,"ysyxSoCFull fpga tl2axi4 count_21", false,-1);
        tracep->declBit(c+12611,"ysyxSoCFull fpga tl2axi4 idle_20", false,-1);
        tracep->declBit(c+12612,"ysyxSoCFull fpga tl2axi4 count_20", false,-1);
        tracep->declBit(c+12613,"ysyxSoCFull fpga tl2axi4 idle_19", false,-1);
        tracep->declBit(c+12614,"ysyxSoCFull fpga tl2axi4 count_19", false,-1);
        tracep->declBit(c+12615,"ysyxSoCFull fpga tl2axi4 idle_18", false,-1);
        tracep->declBit(c+12616,"ysyxSoCFull fpga tl2axi4 count_18", false,-1);
        tracep->declBit(c+12617,"ysyxSoCFull fpga tl2axi4 idle_17", false,-1);
        tracep->declBit(c+12618,"ysyxSoCFull fpga tl2axi4 count_17", false,-1);
        tracep->declBit(c+12619,"ysyxSoCFull fpga tl2axi4 idle_16", false,-1);
        tracep->declBit(c+12620,"ysyxSoCFull fpga tl2axi4 count_16", false,-1);
        tracep->declBit(c+12621,"ysyxSoCFull fpga tl2axi4 idle_15", false,-1);
        tracep->declBit(c+12622,"ysyxSoCFull fpga tl2axi4 count_15", false,-1);
        tracep->declBit(c+12623,"ysyxSoCFull fpga tl2axi4 idle_14", false,-1);
        tracep->declBit(c+12624,"ysyxSoCFull fpga tl2axi4 count_14", false,-1);
        tracep->declBit(c+12625,"ysyxSoCFull fpga tl2axi4 idle_13", false,-1);
        tracep->declBit(c+12626,"ysyxSoCFull fpga tl2axi4 count_13", false,-1);
        tracep->declBit(c+12627,"ysyxSoCFull fpga tl2axi4 idle_12", false,-1);
        tracep->declBit(c+12628,"ysyxSoCFull fpga tl2axi4 count_12", false,-1);
        tracep->declBit(c+12629,"ysyxSoCFull fpga tl2axi4 idle_11", false,-1);
        tracep->declBit(c+12630,"ysyxSoCFull fpga tl2axi4 count_11", false,-1);
        tracep->declBit(c+12631,"ysyxSoCFull fpga tl2axi4 idle_10", false,-1);
        tracep->declBit(c+12632,"ysyxSoCFull fpga tl2axi4 count_10", false,-1);
        tracep->declBit(c+12633,"ysyxSoCFull fpga tl2axi4 idle_9", false,-1);
        tracep->declBit(c+12634,"ysyxSoCFull fpga tl2axi4 count_9", false,-1);
        tracep->declBit(c+12635,"ysyxSoCFull fpga tl2axi4 idle_8", false,-1);
        tracep->declBit(c+12636,"ysyxSoCFull fpga tl2axi4 count_8", false,-1);
        tracep->declBit(c+12637,"ysyxSoCFull fpga tl2axi4 idle_7", false,-1);
        tracep->declBus(c+12638,"ysyxSoCFull fpga tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+12639,"ysyxSoCFull fpga tl2axi4 a_first", false,-1);
        tracep->declBit(c+20762,"ysyxSoCFull fpga tl2axi4 stall", false,-1);
        tracep->declBit(c+12640,"ysyxSoCFull fpga tl2axi4 doneAW", false,-1);
        tracep->declBit(c+12584,"ysyxSoCFull fpga tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+12583,"ysyxSoCFull fpga tl2axi4 out_wready", false,-1);
        tracep->declBit(c+20763,"ysyxSoCFull fpga tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+20579,"ysyxSoCFull fpga tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+20764,"ysyxSoCFull fpga tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+12641,"ysyxSoCFull fpga tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+18325,"ysyxSoCFull fpga tl2axi4 a_last", false,-1);
        tracep->declBit(c+20754,"ysyxSoCFull fpga tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+20753,"ysyxSoCFull fpga tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+20765,"ysyxSoCFull fpga tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+20766,"ysyxSoCFull fpga tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+12642,"ysyxSoCFull fpga tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+12643,"ysyxSoCFull fpga tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+12644,"ysyxSoCFull fpga tl2axi4 r_wins", false,-1);
        tracep->declBit(c+12645,"ysyxSoCFull fpga tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+12646,"ysyxSoCFull fpga tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+12647,"ysyxSoCFull fpga tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+12648,"ysyxSoCFull fpga tl2axi4 r_first", false,-1);
        tracep->declBit(c+12649,"ysyxSoCFull fpga tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+12650,"ysyxSoCFull fpga tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+12651,"ysyxSoCFull fpga tl2axi4 b_denied", false,-1);
        tracep->declBit(c+12652,"ysyxSoCFull fpga tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+12653,"ysyxSoCFull fpga tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+12654,"ysyxSoCFull fpga tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+20767,"ysyxSoCFull fpga tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+20768,"ysyxSoCFull fpga tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+20769,"ysyxSoCFull fpga tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+20770,"ysyxSoCFull fpga tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+20771,"ysyxSoCFull fpga tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+20774,"ysyxSoCFull fpga tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+20775,"ysyxSoCFull fpga tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+20776,"ysyxSoCFull fpga tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+20777,"ysyxSoCFull fpga tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+20778,"ysyxSoCFull fpga tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+20779,"ysyxSoCFull fpga tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+20780,"ysyxSoCFull fpga tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+20781,"ysyxSoCFull fpga tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+20782,"ysyxSoCFull fpga tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+20783,"ysyxSoCFull fpga tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+20788,"ysyxSoCFull fpga tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+20789,"ysyxSoCFull fpga tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+12655,"ysyxSoCFull fpga tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+12656,"ysyxSoCFull fpga tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+12657,"ysyxSoCFull fpga tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+12658,"ysyxSoCFull fpga tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+12659,"ysyxSoCFull fpga tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+12660,"ysyxSoCFull fpga tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+12661,"ysyxSoCFull fpga tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+12662,"ysyxSoCFull fpga tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+12663,"ysyxSoCFull fpga tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+12664,"ysyxSoCFull fpga tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+12665,"ysyxSoCFull fpga tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+12666,"ysyxSoCFull fpga tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+12667,"ysyxSoCFull fpga tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+12668,"ysyxSoCFull fpga tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+12669,"ysyxSoCFull fpga tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+12670,"ysyxSoCFull fpga tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+12672,"ysyxSoCFull fpga tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+12673,"ysyxSoCFull fpga tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+12674,"ysyxSoCFull fpga tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+12675,"ysyxSoCFull fpga tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+12676,"ysyxSoCFull fpga tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+12677,"ysyxSoCFull fpga tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+12678,"ysyxSoCFull fpga tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+12679,"ysyxSoCFull fpga tl2axi4 d_last", false,-1);
        tracep->declBit(c+20790,"ysyxSoCFull fpga tl2axi4 inc", false,-1);
        tracep->declBit(c+12680,"ysyxSoCFull fpga tl2axi4 dec", false,-1);
        tracep->declBit(c+20791,"ysyxSoCFull fpga tl2axi4 inc_1", false,-1);
        tracep->declBit(c+12681,"ysyxSoCFull fpga tl2axi4 dec_1", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull fpga tl2axi4 inc_2", false,-1);
        tracep->declBit(c+12682,"ysyxSoCFull fpga tl2axi4 dec_2", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull fpga tl2axi4 inc_3", false,-1);
        tracep->declBit(c+12683,"ysyxSoCFull fpga tl2axi4 dec_3", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga tl2axi4 inc_4", false,-1);
        tracep->declBit(c+12684,"ysyxSoCFull fpga tl2axi4 dec_4", false,-1);
        tracep->declBit(c+20795,"ysyxSoCFull fpga tl2axi4 inc_5", false,-1);
        tracep->declBit(c+12685,"ysyxSoCFull fpga tl2axi4 dec_5", false,-1);
        tracep->declBit(c+20796,"ysyxSoCFull fpga tl2axi4 inc_6", false,-1);
        tracep->declBit(c+12686,"ysyxSoCFull fpga tl2axi4 dec_6", false,-1);
        tracep->declBit(c+20797,"ysyxSoCFull fpga tl2axi4 inc_7", false,-1);
        tracep->declBit(c+12687,"ysyxSoCFull fpga tl2axi4 dec_7", false,-1);
        tracep->declBit(c+20798,"ysyxSoCFull fpga tl2axi4 inc_8", false,-1);
        tracep->declBit(c+12688,"ysyxSoCFull fpga tl2axi4 dec_8", false,-1);
        tracep->declBit(c+20799,"ysyxSoCFull fpga tl2axi4 inc_9", false,-1);
        tracep->declBit(c+12689,"ysyxSoCFull fpga tl2axi4 dec_9", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga tl2axi4 inc_10", false,-1);
        tracep->declBit(c+12690,"ysyxSoCFull fpga tl2axi4 dec_10", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga tl2axi4 inc_11", false,-1);
        tracep->declBit(c+12691,"ysyxSoCFull fpga tl2axi4 dec_11", false,-1);
        tracep->declBit(c+20802,"ysyxSoCFull fpga tl2axi4 inc_12", false,-1);
        tracep->declBit(c+12692,"ysyxSoCFull fpga tl2axi4 dec_12", false,-1);
        tracep->declBit(c+20803,"ysyxSoCFull fpga tl2axi4 inc_13", false,-1);
        tracep->declBit(c+12693,"ysyxSoCFull fpga tl2axi4 dec_13", false,-1);
        tracep->declBit(c+20804,"ysyxSoCFull fpga tl2axi4 inc_14", false,-1);
        tracep->declBit(c+12694,"ysyxSoCFull fpga tl2axi4 dec_14", false,-1);
        tracep->declBit(c+20805,"ysyxSoCFull fpga tl2axi4 inc_15", false,-1);
        tracep->declBit(c+12695,"ysyxSoCFull fpga tl2axi4 dec_15", false,-1);
        tracep->declBit(c+20806,"ysyxSoCFull fpga tl2axi4 inc_16", false,-1);
        tracep->declBit(c+12696,"ysyxSoCFull fpga tl2axi4 dec_16", false,-1);
        tracep->declBit(c+20807,"ysyxSoCFull fpga tl2axi4 inc_17", false,-1);
        tracep->declBit(c+12697,"ysyxSoCFull fpga tl2axi4 dec_17", false,-1);
        tracep->declBit(c+20808,"ysyxSoCFull fpga tl2axi4 inc_18", false,-1);
        tracep->declBit(c+12698,"ysyxSoCFull fpga tl2axi4 dec_18", false,-1);
        tracep->declBit(c+20809,"ysyxSoCFull fpga tl2axi4 inc_19", false,-1);
        tracep->declBit(c+12699,"ysyxSoCFull fpga tl2axi4 dec_19", false,-1);
        tracep->declBit(c+20810,"ysyxSoCFull fpga tl2axi4 inc_20", false,-1);
        tracep->declBit(c+12700,"ysyxSoCFull fpga tl2axi4 dec_20", false,-1);
        tracep->declBit(c+20811,"ysyxSoCFull fpga tl2axi4 inc_21", false,-1);
        tracep->declBit(c+12701,"ysyxSoCFull fpga tl2axi4 dec_21", false,-1);
        tracep->declBit(c+20812,"ysyxSoCFull fpga tl2axi4 inc_22", false,-1);
        tracep->declBit(c+12702,"ysyxSoCFull fpga tl2axi4 dec_22", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+20744,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+12578,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4705,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12579,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+12580,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+12581,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+12582,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+20202,"ysyxSoCFull fpga tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+20546,"ysyxSoCFull fpga tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+20813,"ysyxSoCFull fpga tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+20548,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+20549,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+20550,"ysyxSoCFull fpga tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+20208,"ysyxSoCFull fpga tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+20209,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+20814,"ysyxSoCFull fpga tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20553,"ysyxSoCFull fpga tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+20213,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+20214,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20816,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+20818,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+20819,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+20820,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+20821,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+20822,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+20823,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+20223,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+20224,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20824,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+20825,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20826,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+20827,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20828,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+20829,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20830,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+20831,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20832,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+20833,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20834,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+20835,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20836,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+20837,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20838,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+20839,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20840,"ysyxSoCFull fpga tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+12703,"ysyxSoCFull fpga tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+20579,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12704,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+12705,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12706,"ysyxSoCFull fpga tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+12707,"ysyxSoCFull fpga tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12708,"ysyxSoCFull fpga tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+12709,"ysyxSoCFull fpga tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+12710,"ysyxSoCFull fpga tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+12711,"ysyxSoCFull fpga tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+12712,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4874,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12713,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+12714,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+12715,"ysyxSoCFull fpga tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+12716,"ysyxSoCFull fpga tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12717,"ysyxSoCFull fpga tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12718,"ysyxSoCFull fpga tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+12719,"ysyxSoCFull fpga tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+12720,"ysyxSoCFull fpga tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+12724,"ysyxSoCFull fpga tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+12740,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+12756,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12757,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12758,"ysyxSoCFull fpga tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+12759,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+12760,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+12761,"ysyxSoCFull fpga tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+20841,"ysyxSoCFull fpga tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+18326,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18327,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+18328,"ysyxSoCFull fpga tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+12762,"ysyxSoCFull fpga tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+12766,"ysyxSoCFull fpga tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+18332,"ysyxSoCFull fpga tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+12770,"ysyxSoCFull fpga tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+12771,"ysyxSoCFull fpga tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+18333,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+12772,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+18349,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+12788,"ysyxSoCFull fpga tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+12789,"ysyxSoCFull fpga tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+12793,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+12809,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+12810,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+12811,"ysyxSoCFull fpga tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+12812,"ysyxSoCFull fpga tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+12816,"ysyxSoCFull fpga tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+12817,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+12833,"ysyxSoCFull fpga tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 deq reset", false,-1);
        tracep->declBit(c+12583,"ysyxSoCFull fpga tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+20745,"ysyxSoCFull fpga tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20746,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+12834+i*2,"ysyxSoCFull fpga tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+12836,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12838+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+12839,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12840+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+12841,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20746,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+12842,"ysyxSoCFull fpga tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+12583,"ysyxSoCFull fpga tl2axi4 deq empty", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull fpga tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+18366,"ysyxSoCFull fpga tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+12584,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+20747,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+20748,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20749,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20750,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20751,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+20752,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+20753,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12843+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+12844,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20748,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12845+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+12846,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12847+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+12848,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20749,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12849+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+12850,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20750,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12851+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+12852,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21114,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12853+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+12854,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20751,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+12855+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+12856,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+12857+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+12858,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+12859,"ysyxSoCFull fpga tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+12584,"ysyxSoCFull fpga tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+18368,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_0 reset", false,-1);
        tracep->declBit(c+7171,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_ready", false,-1);
        tracep->declBit(c+7172,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_last", false,-1);
        tracep->declBit(c+7173,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_ready", false,-1);
        tracep->declBit(c+7174,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_valid", false,-1);
        tracep->declBus(c+7175,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7176,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7178,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7179,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7180,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7181,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7182,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12860+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7175,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12871+i*2,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7176,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12887+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7178,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12895+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7179,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12903+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7180,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12911+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7181,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12919+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last", true,(i+0));}}
        tracep->declBit(c+7182,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12870,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12869,"ysyxSoCFull fpga axi4deint qs_queue_0 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12868,"ysyxSoCFull fpga axi4deint qs_queue_0 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12927,"ysyxSoCFull fpga axi4deint qs_queue_0 maybe_full", false,-1);
        tracep->declBit(c+12928,"ysyxSoCFull fpga axi4deint qs_queue_0 ptr_match", false,-1);
        tracep->declBit(c+12929,"ysyxSoCFull fpga axi4deint qs_queue_0 empty", false,-1);
        tracep->declBit(c+12930,"ysyxSoCFull fpga axi4deint qs_queue_0 full", false,-1);
        tracep->declBit(c+12931,"ysyxSoCFull fpga axi4deint qs_queue_0 do_enq", false,-1);
        tracep->declBit(c+12932,"ysyxSoCFull fpga axi4deint qs_queue_0 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_1 reset", false,-1);
        tracep->declBit(c+7183,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+7184,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_last", false,-1);
        tracep->declBit(c+7185,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+7186,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+7187,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7188,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7190,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7191,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7192,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7193,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7194,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12933+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7187,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12944+i*2,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7188,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12960+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7190,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12968+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7191,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12976+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7192,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12984+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7193,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12992+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last", true,(i+0));}}
        tracep->declBit(c+7194,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12943,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12942,"ysyxSoCFull fpga axi4deint qs_queue_1 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga axi4deint qs_queue_1 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13000,"ysyxSoCFull fpga axi4deint qs_queue_1 maybe_full", false,-1);
        tracep->declBit(c+13001,"ysyxSoCFull fpga axi4deint qs_queue_1 ptr_match", false,-1);
        tracep->declBit(c+13002,"ysyxSoCFull fpga axi4deint qs_queue_1 empty", false,-1);
        tracep->declBit(c+13003,"ysyxSoCFull fpga axi4deint qs_queue_1 full", false,-1);
        tracep->declBit(c+13004,"ysyxSoCFull fpga axi4deint qs_queue_1 do_enq", false,-1);
        tracep->declBit(c+13005,"ysyxSoCFull fpga axi4deint qs_queue_1 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_2 reset", false,-1);
        tracep->declBit(c+7195,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+7196,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_last", false,-1);
        tracep->declBit(c+7197,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+7198,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+7199,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7200,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7202,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7203,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7204,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7205,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7206,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13006+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7199,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13017+i*2,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7200,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13033+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7202,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13041+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7203,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13049+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7204,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13057+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7205,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13065+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last", true,(i+0));}}
        tracep->declBit(c+7206,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13016,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13015,"ysyxSoCFull fpga axi4deint qs_queue_2 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13014,"ysyxSoCFull fpga axi4deint qs_queue_2 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13073,"ysyxSoCFull fpga axi4deint qs_queue_2 maybe_full", false,-1);
        tracep->declBit(c+13074,"ysyxSoCFull fpga axi4deint qs_queue_2 ptr_match", false,-1);
        tracep->declBit(c+13075,"ysyxSoCFull fpga axi4deint qs_queue_2 empty", false,-1);
        tracep->declBit(c+13076,"ysyxSoCFull fpga axi4deint qs_queue_2 full", false,-1);
        tracep->declBit(c+13077,"ysyxSoCFull fpga axi4deint qs_queue_2 do_enq", false,-1);
        tracep->declBit(c+13078,"ysyxSoCFull fpga axi4deint qs_queue_2 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_3 reset", false,-1);
        tracep->declBit(c+7207,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+7208,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_last", false,-1);
        tracep->declBit(c+7209,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+7210,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+7211,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7212,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7214,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7215,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7216,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7217,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7218,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13079+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7211,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13090+i*2,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7212,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13106+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7214,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13114+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7215,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13122+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7216,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13130+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7217,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13138+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last", true,(i+0));}}
        tracep->declBit(c+7218,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13088,"ysyxSoCFull fpga axi4deint qs_queue_3 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13087,"ysyxSoCFull fpga axi4deint qs_queue_3 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13146,"ysyxSoCFull fpga axi4deint qs_queue_3 maybe_full", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull fpga axi4deint qs_queue_3 ptr_match", false,-1);
        tracep->declBit(c+13148,"ysyxSoCFull fpga axi4deint qs_queue_3 empty", false,-1);
        tracep->declBit(c+13149,"ysyxSoCFull fpga axi4deint qs_queue_3 full", false,-1);
        tracep->declBit(c+13150,"ysyxSoCFull fpga axi4deint qs_queue_3 do_enq", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull fpga axi4deint qs_queue_3 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_4 reset", false,-1);
        tracep->declBit(c+7219,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+7220,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_last", false,-1);
        tracep->declBit(c+7221,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+7222,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+7223,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7224,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7226,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7227,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7228,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7229,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13152+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7223,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13163+i*2,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7224,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13179+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7226,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13187+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7227,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13195+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7228,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13203+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7229,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13211+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last", true,(i+0));}}
        tracep->declBit(c+7230,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13162,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13161,"ysyxSoCFull fpga axi4deint qs_queue_4 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13160,"ysyxSoCFull fpga axi4deint qs_queue_4 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13219,"ysyxSoCFull fpga axi4deint qs_queue_4 maybe_full", false,-1);
        tracep->declBit(c+13220,"ysyxSoCFull fpga axi4deint qs_queue_4 ptr_match", false,-1);
        tracep->declBit(c+13221,"ysyxSoCFull fpga axi4deint qs_queue_4 empty", false,-1);
        tracep->declBit(c+13222,"ysyxSoCFull fpga axi4deint qs_queue_4 full", false,-1);
        tracep->declBit(c+13223,"ysyxSoCFull fpga axi4deint qs_queue_4 do_enq", false,-1);
        tracep->declBit(c+13224,"ysyxSoCFull fpga axi4deint qs_queue_4 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_5 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_5 reset", false,-1);
        tracep->declBit(c+7231,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+7232,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_last", false,-1);
        tracep->declBit(c+7233,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+7234,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+7235,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7236,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7238,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7239,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7240,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7241,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7242,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13225+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13236+i*2,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7236,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13252+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7238,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13260+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7239,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13268+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7240,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13276+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7241,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13284+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last", true,(i+0));}}
        tracep->declBit(c+7242,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13235,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13234,"ysyxSoCFull fpga axi4deint qs_queue_5 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13233,"ysyxSoCFull fpga axi4deint qs_queue_5 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13292,"ysyxSoCFull fpga axi4deint qs_queue_5 maybe_full", false,-1);
        tracep->declBit(c+13293,"ysyxSoCFull fpga axi4deint qs_queue_5 ptr_match", false,-1);
        tracep->declBit(c+13294,"ysyxSoCFull fpga axi4deint qs_queue_5 empty", false,-1);
        tracep->declBit(c+13295,"ysyxSoCFull fpga axi4deint qs_queue_5 full", false,-1);
        tracep->declBit(c+13296,"ysyxSoCFull fpga axi4deint qs_queue_5 do_enq", false,-1);
        tracep->declBit(c+13297,"ysyxSoCFull fpga axi4deint qs_queue_5 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_6 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_6 reset", false,-1);
        tracep->declBit(c+7243,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+7244,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_last", false,-1);
        tracep->declBit(c+7245,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+7246,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+7247,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7248,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7250,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7251,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7252,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7253,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7254,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13298+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7247,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13309+i*2,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7248,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13325+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7250,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13333+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7251,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13341+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7252,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13349+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7253,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13357+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last", true,(i+0));}}
        tracep->declBit(c+7254,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13308,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13307,"ysyxSoCFull fpga axi4deint qs_queue_6 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13306,"ysyxSoCFull fpga axi4deint qs_queue_6 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13365,"ysyxSoCFull fpga axi4deint qs_queue_6 maybe_full", false,-1);
        tracep->declBit(c+13366,"ysyxSoCFull fpga axi4deint qs_queue_6 ptr_match", false,-1);
        tracep->declBit(c+13367,"ysyxSoCFull fpga axi4deint qs_queue_6 empty", false,-1);
        tracep->declBit(c+13368,"ysyxSoCFull fpga axi4deint qs_queue_6 full", false,-1);
        tracep->declBit(c+13369,"ysyxSoCFull fpga axi4deint qs_queue_6 do_enq", false,-1);
        tracep->declBit(c+13370,"ysyxSoCFull fpga axi4deint qs_queue_6 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_7 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_7 reset", false,-1);
        tracep->declBit(c+7255,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+7256,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_last", false,-1);
        tracep->declBit(c+7257,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+7258,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+7259,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7260,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7262,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7263,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7264,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7265,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7266,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13371+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7259,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13382+i*2,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7260,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13398+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7262,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13406+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7263,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13414+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7264,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13422+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7265,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13430+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last", true,(i+0));}}
        tracep->declBit(c+7266,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13381,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13380,"ysyxSoCFull fpga axi4deint qs_queue_7 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13379,"ysyxSoCFull fpga axi4deint qs_queue_7 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13438,"ysyxSoCFull fpga axi4deint qs_queue_7 maybe_full", false,-1);
        tracep->declBit(c+13439,"ysyxSoCFull fpga axi4deint qs_queue_7 ptr_match", false,-1);
        tracep->declBit(c+13440,"ysyxSoCFull fpga axi4deint qs_queue_7 empty", false,-1);
        tracep->declBit(c+13441,"ysyxSoCFull fpga axi4deint qs_queue_7 full", false,-1);
        tracep->declBit(c+13442,"ysyxSoCFull fpga axi4deint qs_queue_7 do_enq", false,-1);
        tracep->declBit(c+13443,"ysyxSoCFull fpga axi4deint qs_queue_7 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_8 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_8 reset", false,-1);
        tracep->declBit(c+7267,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+7268,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_last", false,-1);
        tracep->declBit(c+7269,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+7270,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+7271,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7272,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7274,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7275,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7276,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7277,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7278,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13444+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7271,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13455+i*2,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7272,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13471+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7274,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13479+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7275,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13487+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7276,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13495+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7277,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13503+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last", true,(i+0));}}
        tracep->declBit(c+7278,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga axi4deint qs_queue_8 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13452,"ysyxSoCFull fpga axi4deint qs_queue_8 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13511,"ysyxSoCFull fpga axi4deint qs_queue_8 maybe_full", false,-1);
        tracep->declBit(c+13512,"ysyxSoCFull fpga axi4deint qs_queue_8 ptr_match", false,-1);
        tracep->declBit(c+13513,"ysyxSoCFull fpga axi4deint qs_queue_8 empty", false,-1);
        tracep->declBit(c+13514,"ysyxSoCFull fpga axi4deint qs_queue_8 full", false,-1);
        tracep->declBit(c+13515,"ysyxSoCFull fpga axi4deint qs_queue_8 do_enq", false,-1);
        tracep->declBit(c+13516,"ysyxSoCFull fpga axi4deint qs_queue_8 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_9 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_9 reset", false,-1);
        tracep->declBit(c+7279,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+7280,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_last", false,-1);
        tracep->declBit(c+7281,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+7282,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+7283,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7284,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7286,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7287,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7288,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7289,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7290,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13517+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7283,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13528+i*2,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7284,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13544+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7286,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13552+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7287,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13560+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7288,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13568+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7289,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13576+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last", true,(i+0));}}
        tracep->declBit(c+7290,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13527,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13526,"ysyxSoCFull fpga axi4deint qs_queue_9 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13525,"ysyxSoCFull fpga axi4deint qs_queue_9 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13584,"ysyxSoCFull fpga axi4deint qs_queue_9 maybe_full", false,-1);
        tracep->declBit(c+13585,"ysyxSoCFull fpga axi4deint qs_queue_9 ptr_match", false,-1);
        tracep->declBit(c+13586,"ysyxSoCFull fpga axi4deint qs_queue_9 empty", false,-1);
        tracep->declBit(c+13587,"ysyxSoCFull fpga axi4deint qs_queue_9 full", false,-1);
        tracep->declBit(c+13588,"ysyxSoCFull fpga axi4deint qs_queue_9 do_enq", false,-1);
        tracep->declBit(c+13589,"ysyxSoCFull fpga axi4deint qs_queue_9 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_10 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_10 reset", false,-1);
        tracep->declBit(c+7291,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+7292,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_last", false,-1);
        tracep->declBit(c+7293,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_ready", false,-1);
        tracep->declBit(c+7294,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+7295,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7296,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7298,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7299,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7300,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7301,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7302,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13590+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7295,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13601+i*2,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7296,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13617+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7298,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13625+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7299,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13633+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7300,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13641+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7301,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13649+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last", true,(i+0));}}
        tracep->declBit(c+7302,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13600,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13599,"ysyxSoCFull fpga axi4deint qs_queue_10 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13598,"ysyxSoCFull fpga axi4deint qs_queue_10 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13657,"ysyxSoCFull fpga axi4deint qs_queue_10 maybe_full", false,-1);
        tracep->declBit(c+13658,"ysyxSoCFull fpga axi4deint qs_queue_10 ptr_match", false,-1);
        tracep->declBit(c+13659,"ysyxSoCFull fpga axi4deint qs_queue_10 empty", false,-1);
        tracep->declBit(c+13660,"ysyxSoCFull fpga axi4deint qs_queue_10 full", false,-1);
        tracep->declBit(c+13661,"ysyxSoCFull fpga axi4deint qs_queue_10 do_enq", false,-1);
        tracep->declBit(c+13662,"ysyxSoCFull fpga axi4deint qs_queue_10 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_11 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_11 reset", false,-1);
        tracep->declBit(c+7303,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+7304,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_last", false,-1);
        tracep->declBit(c+7305,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+7306,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+7307,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7308,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7310,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7311,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7312,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7313,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7314,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13663+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7307,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13674+i*2,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7308,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13690+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7310,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13698+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7311,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13706+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7312,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13714+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7313,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13722+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last", true,(i+0));}}
        tracep->declBit(c+7314,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13672,"ysyxSoCFull fpga axi4deint qs_queue_11 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13671,"ysyxSoCFull fpga axi4deint qs_queue_11 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13730,"ysyxSoCFull fpga axi4deint qs_queue_11 maybe_full", false,-1);
        tracep->declBit(c+13731,"ysyxSoCFull fpga axi4deint qs_queue_11 ptr_match", false,-1);
        tracep->declBit(c+13732,"ysyxSoCFull fpga axi4deint qs_queue_11 empty", false,-1);
        tracep->declBit(c+13733,"ysyxSoCFull fpga axi4deint qs_queue_11 full", false,-1);
        tracep->declBit(c+13734,"ysyxSoCFull fpga axi4deint qs_queue_11 do_enq", false,-1);
        tracep->declBit(c+13735,"ysyxSoCFull fpga axi4deint qs_queue_11 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_12 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_12 reset", false,-1);
        tracep->declBit(c+7315,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+7316,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_last", false,-1);
        tracep->declBit(c+7317,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+7318,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+7319,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7320,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7322,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7323,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7324,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7325,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7326,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13736+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7319,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13747+i*2,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7320,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13763+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7322,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13771+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7323,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13779+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7324,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13787+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7325,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13795+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last", true,(i+0));}}
        tracep->declBit(c+7326,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13746,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13745,"ysyxSoCFull fpga axi4deint qs_queue_12 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13744,"ysyxSoCFull fpga axi4deint qs_queue_12 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13803,"ysyxSoCFull fpga axi4deint qs_queue_12 maybe_full", false,-1);
        tracep->declBit(c+13804,"ysyxSoCFull fpga axi4deint qs_queue_12 ptr_match", false,-1);
        tracep->declBit(c+13805,"ysyxSoCFull fpga axi4deint qs_queue_12 empty", false,-1);
        tracep->declBit(c+13806,"ysyxSoCFull fpga axi4deint qs_queue_12 full", false,-1);
        tracep->declBit(c+13807,"ysyxSoCFull fpga axi4deint qs_queue_12 do_enq", false,-1);
        tracep->declBit(c+13808,"ysyxSoCFull fpga axi4deint qs_queue_12 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_13 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_13 reset", false,-1);
        tracep->declBit(c+7327,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+7328,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_last", false,-1);
        tracep->declBit(c+7329,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+7330,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+7331,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7332,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7334,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7335,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7336,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7337,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7338,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13809+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7331,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13820+i*2,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7332,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13836+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7334,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13844+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7335,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13852+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7336,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13860+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7337,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13868+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last", true,(i+0));}}
        tracep->declBit(c+7338,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13819,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13818,"ysyxSoCFull fpga axi4deint qs_queue_13 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13817,"ysyxSoCFull fpga axi4deint qs_queue_13 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13876,"ysyxSoCFull fpga axi4deint qs_queue_13 maybe_full", false,-1);
        tracep->declBit(c+13877,"ysyxSoCFull fpga axi4deint qs_queue_13 ptr_match", false,-1);
        tracep->declBit(c+13878,"ysyxSoCFull fpga axi4deint qs_queue_13 empty", false,-1);
        tracep->declBit(c+13879,"ysyxSoCFull fpga axi4deint qs_queue_13 full", false,-1);
        tracep->declBit(c+13880,"ysyxSoCFull fpga axi4deint qs_queue_13 do_enq", false,-1);
        tracep->declBit(c+13881,"ysyxSoCFull fpga axi4deint qs_queue_13 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_14 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_14 reset", false,-1);
        tracep->declBit(c+7339,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+7340,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_last", false,-1);
        tracep->declBit(c+7341,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+7342,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+7343,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7344,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7346,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7347,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7348,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7349,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7350,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13882+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7343,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13893+i*2,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7344,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13909+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7346,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13917+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7347,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13925+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7348,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13933+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7349,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+13941+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last", true,(i+0));}}
        tracep->declBit(c+7350,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13892,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13891,"ysyxSoCFull fpga axi4deint qs_queue_14 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13890,"ysyxSoCFull fpga axi4deint qs_queue_14 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+13949,"ysyxSoCFull fpga axi4deint qs_queue_14 maybe_full", false,-1);
        tracep->declBit(c+13950,"ysyxSoCFull fpga axi4deint qs_queue_14 ptr_match", false,-1);
        tracep->declBit(c+13951,"ysyxSoCFull fpga axi4deint qs_queue_14 empty", false,-1);
        tracep->declBit(c+13952,"ysyxSoCFull fpga axi4deint qs_queue_14 full", false,-1);
        tracep->declBit(c+13953,"ysyxSoCFull fpga axi4deint qs_queue_14 do_enq", false,-1);
        tracep->declBit(c+13954,"ysyxSoCFull fpga axi4deint qs_queue_14 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_15 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_15 reset", false,-1);
        tracep->declBit(c+7351,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+7352,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_last", false,-1);
        tracep->declBit(c+7353,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+7354,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_valid", false,-1);
        tracep->declBus(c+7355,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7356,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7358,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7359,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7360,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7361,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7362,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13955+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+7355,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+13966+i*2,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7356,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13982+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7358,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13990+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7359,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+13998+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7360,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14006+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+7361,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+14014+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last", true,(i+0));}}
        tracep->declBit(c+7362,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+13965,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+13964,"ysyxSoCFull fpga axi4deint qs_queue_15 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+13963,"ysyxSoCFull fpga axi4deint qs_queue_15 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+14022,"ysyxSoCFull fpga axi4deint qs_queue_15 maybe_full", false,-1);
        tracep->declBit(c+14023,"ysyxSoCFull fpga axi4deint qs_queue_15 ptr_match", false,-1);
        tracep->declBit(c+14024,"ysyxSoCFull fpga axi4deint qs_queue_15 empty", false,-1);
        tracep->declBit(c+14025,"ysyxSoCFull fpga axi4deint qs_queue_15 full", false,-1);
        tracep->declBit(c+14026,"ysyxSoCFull fpga axi4deint qs_queue_15 do_enq", false,-1);
        tracep->declBit(c+14027,"ysyxSoCFull fpga axi4deint qs_queue_15 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull asic chipMaster chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14028,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14029,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19883,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19884,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19885,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19886,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19887,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19888,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull asic chipMaster chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14028,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14029,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19883,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+19884,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+19885,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19886,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19887,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19888,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14028,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14029,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19883,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19884,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19885,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19886,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19887,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19888,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull asic chipMaster chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19891,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19892,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19894,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19895,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19896,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19897,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14033,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+14034,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+19898,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+14035,"ysyxSoCFull asic chipMaster chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+14036,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+14037,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+14038,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+14039,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+14040,"ysyxSoCFull asic chipMaster chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+21103,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+19901,"ysyxSoCFull asic chipMaster chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+19902,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19903,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+19904,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+19906,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+14041,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+14042,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+14043,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+19908,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+17622,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+17623,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+19909,"ysyxSoCFull asic chipMaster chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+14044,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19891,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19892,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19894,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19895,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19896,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19897,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14045,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+10337,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10338,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10340,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10341,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+10342,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+10343,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+14046,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+14047,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+10346,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+10347,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10348,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+14048,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10350,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+14049,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10352,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+14050,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10354,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+14051,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14052,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+19910,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14053,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+14054,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14055,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+14056,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14057,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+14058,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+14059,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+19911,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19912,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14060,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+14061,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14062,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+14063,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14064,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14065,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14066,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+14067,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+14068,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+14069,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14070,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+14072,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+14074,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14075,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14076,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+14077,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14078,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14079,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+17624,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17625,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17626,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17627,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17628,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17629,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17630,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19914,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17632,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+14080,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14081,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+14082,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+14084,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+14085,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+14086,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+17634,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17635,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17636,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+14087,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass error clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass error reset", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14028,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14029,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19883,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+19884,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+19885,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19886,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19887,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19888,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14028,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14029,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19883,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19918,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19919,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19920,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19921,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17638,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull asic chipMaster chiplink sbypass error idle", false,-1);
        tracep->declBus(c+14089,"ysyxSoCFull asic chipMaster chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+14090,"ysyxSoCFull asic chipMaster chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+14092,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+14093,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+14094,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+19922,"ysyxSoCFull asic chipMaster chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+14095,"ysyxSoCFull asic chipMaster chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+14096,"ysyxSoCFull asic chipMaster chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull asic chipMaster chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+14097,"ysyxSoCFull asic chipMaster chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+14098,"ysyxSoCFull asic chipMaster chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+14099,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+14100,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+14101,"ysyxSoCFull asic chipMaster chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+14102,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+14103,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+14104,"ysyxSoCFull asic chipMaster chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+14105,"ysyxSoCFull asic chipMaster chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+17639,"ysyxSoCFull asic chipMaster chiplink sbypass error latch", false,-1);
        tracep->declBit(c+19922,"ysyxSoCFull asic chipMaster chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull asic chipMaster chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+17640,"ysyxSoCFull asic chipMaster chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14028,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14029,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19883,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19918,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19919,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19920,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19921,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17638,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14106,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+14107,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+14108,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+14109,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+14110,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+14111,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+14112,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+14113,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+14114,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+14115,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+14116,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+14117,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14118,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+14119,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+14120,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+14121,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+14122,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+14123,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+14124,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+14125,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14126,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+19925,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+14092,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14127,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+14128,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14129,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+14130,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14131,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+14132,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+14133,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+19926,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+19927,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14137,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+14138,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14139,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+14140,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14141,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14142,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+14143,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+14144,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14145,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+14147,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+14151,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14152,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14153,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+14154,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14155,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14156,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+17641,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17642,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+17643,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17644,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17645,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19928,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+17646,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+17647,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+17649,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+17651,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+17655,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+14157,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14158,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+14159,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+14163,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+14164,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+14165,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+17659,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+17660,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17661,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+14166,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20250,"ysyxSoCFull fpga chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
    }
}

void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+17684,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+20845,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14168,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20846,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20847,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+20848,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20849,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20850,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20851,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+20852,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20250,"ysyxSoCFull fpga chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+20845,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14168,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20846,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+20847,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+20848,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20849,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20850,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20851,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+20852,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+20845,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14168,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20846,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20847,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+20848,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20849,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20850,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20851,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+20852,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20250,"ysyxSoCFull fpga chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+20853,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20854,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20855,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20856,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20857,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20858,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20859,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20860,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18370,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14172,"ysyxSoCFull fpga chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+14173,"ysyxSoCFull fpga chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+20861,"ysyxSoCFull fpga chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+14174,"ysyxSoCFull fpga chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+14175,"ysyxSoCFull fpga chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+14176,"ysyxSoCFull fpga chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+20862,"ysyxSoCFull fpga chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+20863,"ysyxSoCFull fpga chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+14177,"ysyxSoCFull fpga chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+14178,"ysyxSoCFull fpga chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+14179,"ysyxSoCFull fpga chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+21104,"ysyxSoCFull fpga chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+20864,"ysyxSoCFull fpga chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+20865,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20866,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+20867,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+20868,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+20869,"ysyxSoCFull fpga chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+14180,"ysyxSoCFull fpga chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+14181,"ysyxSoCFull fpga chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+14182,"ysyxSoCFull fpga chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+18371,"ysyxSoCFull fpga chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+20870,"ysyxSoCFull fpga chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+18372,"ysyxSoCFull fpga chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull fpga chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+20871,"ysyxSoCFull fpga chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+18374,"ysyxSoCFull fpga chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+18375,"ysyxSoCFull fpga chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+20872,"ysyxSoCFull fpga chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+14183,"ysyxSoCFull fpga chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+20853,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20854,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20855,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20856,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20857,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20858,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20859,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20860,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18370,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14184,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+10405,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10406,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+10407,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10408,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10409,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+10410,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+10411,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+14185,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+14186,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+10414,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+10415,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10416,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+14187,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10418,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+14188,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10420,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+14189,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10422,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+14190,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14191,"ysyxSoCFull fpga chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+20873,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14192,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+14193,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14194,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+14195,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14196,"ysyxSoCFull fpga chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+14197,"ysyxSoCFull fpga chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+14198,"ysyxSoCFull fpga chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+20874,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20875,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14199,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+14200,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14201,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+14202,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14203,"ysyxSoCFull fpga chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14204,"ysyxSoCFull fpga chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14205,"ysyxSoCFull fpga chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+14206,"ysyxSoCFull fpga chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+14207,"ysyxSoCFull fpga chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14209,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+14211,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+14213,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14214,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14215,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+14216,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14217,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14218,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+18376,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18377,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18378,"ysyxSoCFull fpga chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18379,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18380,"ysyxSoCFull fpga chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20876,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18381,"ysyxSoCFull fpga chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18382,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20877,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18384,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+14219,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14220,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+14221,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+14223,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+14224,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+14225,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18387,"ysyxSoCFull fpga chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18388,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+14226,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass error clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass error reset", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+20845,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14168,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20846,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+20847,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+20848,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20849,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20850,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20851,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+20852,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+20879,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20845,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14168,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20846,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+20880,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+20881,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20882,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20883,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20884,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18390,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+14227,"ysyxSoCFull fpga chiplink sbypass error idle", false,-1);
        tracep->declBus(c+14228,"ysyxSoCFull fpga chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+14229,"ysyxSoCFull fpga chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+14230,"ysyxSoCFull fpga chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+14231,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+14232,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+14233,"ysyxSoCFull fpga chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+20885,"ysyxSoCFull fpga chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+14234,"ysyxSoCFull fpga chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+14235,"ysyxSoCFull fpga chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+20886,"ysyxSoCFull fpga chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+14236,"ysyxSoCFull fpga chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+14237,"ysyxSoCFull fpga chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+14238,"ysyxSoCFull fpga chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+14239,"ysyxSoCFull fpga chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+14240,"ysyxSoCFull fpga chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull fpga chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+14241,"ysyxSoCFull fpga chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+14242,"ysyxSoCFull fpga chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+14243,"ysyxSoCFull fpga chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+14244,"ysyxSoCFull fpga chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+18391,"ysyxSoCFull fpga chiplink sbypass error latch", false,-1);
        tracep->declBit(c+20885,"ysyxSoCFull fpga chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+20887,"ysyxSoCFull fpga chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+18392,"ysyxSoCFull fpga chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+20879,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20845,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+14168,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20846,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+20880,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+20881,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20882,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+20883,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20884,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18390,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14245,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+14246,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+14247,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+14248,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+14249,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+14250,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+14251,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+14252,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+14253,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+14254,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+14255,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+14256,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+14257,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+14258,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+14259,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+14260,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+14261,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+14262,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+14263,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+14264,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14265,"ysyxSoCFull fpga chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+20888,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+14231,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14266,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+14267,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14268,"ysyxSoCFull fpga chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+14269,"ysyxSoCFull fpga chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14270,"ysyxSoCFull fpga chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+14271,"ysyxSoCFull fpga chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+14272,"ysyxSoCFull fpga chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+20889,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+20890,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14276,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+14277,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+14278,"ysyxSoCFull fpga chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+14279,"ysyxSoCFull fpga chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14280,"ysyxSoCFull fpga chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+14281,"ysyxSoCFull fpga chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+14282,"ysyxSoCFull fpga chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+14283,"ysyxSoCFull fpga chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14284,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+14286,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+14290,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14291,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14292,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+14293,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+14294,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+14295,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+18393,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18394,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+18395,"ysyxSoCFull fpga chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+18396,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18397,"ysyxSoCFull fpga chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+20891,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+18398,"ysyxSoCFull fpga chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+18399,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18401,"ysyxSoCFull fpga chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+18403,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+18407,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+14296,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14297,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+14298,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+14302,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+14304,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+18411,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+18412,"ysyxSoCFull fpga chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+18413,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink monitor reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14306,"ysyxSoCFull asic chipMaster chiplink monitor source_ok", false,-1);
        tracep->declBus(c+10337,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10338,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+10339,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10340,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10341,"ysyxSoCFull asic chipMaster chiplink monitor mask_size", false,-1);
        tracep->declBit(c+10342,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+10343,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+14307,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+14308,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+10346,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+10347,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10348,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+14309,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10350,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+14310,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10352,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+14311,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10354,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+14312,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14313,"ysyxSoCFull asic chipMaster chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+14314,"ysyxSoCFull asic chipMaster chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+10357,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10358,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14315,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+14316,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14317,"ysyxSoCFull asic chipMaster chiplink monitor a_first", false,-1);
        tracep->declBus(c+14318,"ysyxSoCFull asic chipMaster chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14319,"ysyxSoCFull asic chipMaster chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+14320,"ysyxSoCFull asic chipMaster chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+14321,"ysyxSoCFull asic chipMaster chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+14322,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1243,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14323,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+14324,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14325,"ysyxSoCFull asic chipMaster chiplink monitor d_first", false,-1);
        tracep->declBus(c+14326,"ysyxSoCFull asic chipMaster chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14327,"ysyxSoCFull asic chipMaster chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14328,"ysyxSoCFull asic chipMaster chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14329,"ysyxSoCFull asic chipMaster chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+14330,"ysyxSoCFull asic chipMaster chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+14331,"ysyxSoCFull asic chipMaster chiplink monitor denied", false,-1);
        tracep->declBus(c+14332,"ysyxSoCFull asic chipMaster chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14333,"ysyxSoCFull asic chipMaster chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+14335,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+14337,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14338,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14339,"ysyxSoCFull asic chipMaster chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+14340,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14341,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14342,"ysyxSoCFull asic chipMaster chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+19929,"ysyxSoCFull asic chipMaster chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17665,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17666,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17667,"ysyxSoCFull asic chipMaster chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17093,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+17668,"ysyxSoCFull asic chipMaster chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+17669,"ysyxSoCFull asic chipMaster chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+14343,"ysyxSoCFull asic chipMaster chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14344,"ysyxSoCFull asic chipMaster chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17670,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19930,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+17672,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+14345,"ysyxSoCFull asic chipMaster chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14346,"ysyxSoCFull asic chipMaster chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+14347,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+14349,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+14350,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+14351,"ysyxSoCFull asic chipMaster chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+17674,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+14352,"ysyxSoCFull asic chipMaster chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+17675,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+14353,"ysyxSoCFull asic chipMaster chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink monitor reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+14354,"ysyxSoCFull fpga chiplink monitor source_ok", false,-1);
        tracep->declBus(c+10405,"ysyxSoCFull fpga chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+10406,"ysyxSoCFull fpga chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+10407,"ysyxSoCFull fpga chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+10408,"ysyxSoCFull fpga chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+10409,"ysyxSoCFull fpga chiplink monitor mask_size", false,-1);
        tracep->declBit(c+10410,"ysyxSoCFull fpga chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+10411,"ysyxSoCFull fpga chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+14355,"ysyxSoCFull fpga chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+14356,"ysyxSoCFull fpga chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+10414,"ysyxSoCFull fpga chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+10415,"ysyxSoCFull fpga chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+10416,"ysyxSoCFull fpga chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+14357,"ysyxSoCFull fpga chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+10418,"ysyxSoCFull fpga chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+14358,"ysyxSoCFull fpga chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+10420,"ysyxSoCFull fpga chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+14359,"ysyxSoCFull fpga chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+10422,"ysyxSoCFull fpga chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+14360,"ysyxSoCFull fpga chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+14361,"ysyxSoCFull fpga chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+14362,"ysyxSoCFull fpga chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+10425,"ysyxSoCFull fpga chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+10426,"ysyxSoCFull fpga chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+14363,"ysyxSoCFull fpga chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+14364,"ysyxSoCFull fpga chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14365,"ysyxSoCFull fpga chiplink monitor a_first", false,-1);
        tracep->declBus(c+14366,"ysyxSoCFull fpga chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+14367,"ysyxSoCFull fpga chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+14368,"ysyxSoCFull fpga chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+14369,"ysyxSoCFull fpga chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+14370,"ysyxSoCFull fpga chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+5955,"ysyxSoCFull fpga chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+14371,"ysyxSoCFull fpga chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+14372,"ysyxSoCFull fpga chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+14373,"ysyxSoCFull fpga chiplink monitor d_first", false,-1);
        tracep->declBus(c+14374,"ysyxSoCFull fpga chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+14375,"ysyxSoCFull fpga chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+14376,"ysyxSoCFull fpga chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+14377,"ysyxSoCFull fpga chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+14378,"ysyxSoCFull fpga chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+14379,"ysyxSoCFull fpga chiplink monitor denied", false,-1);
        tracep->declBus(c+14380,"ysyxSoCFull fpga chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+14381,"ysyxSoCFull fpga chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+14383,"ysyxSoCFull fpga chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+14385,"ysyxSoCFull fpga chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14386,"ysyxSoCFull fpga chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14387,"ysyxSoCFull fpga chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+14388,"ysyxSoCFull fpga chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+14389,"ysyxSoCFull fpga chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+14390,"ysyxSoCFull fpga chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+20892,"ysyxSoCFull fpga chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+18417,"ysyxSoCFull fpga chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18418,"ysyxSoCFull fpga chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18419,"ysyxSoCFull fpga chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+18420,"ysyxSoCFull fpga chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+18421,"ysyxSoCFull fpga chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+14391,"ysyxSoCFull fpga chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+14392,"ysyxSoCFull fpga chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18422,"ysyxSoCFull fpga chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+20893,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+18424,"ysyxSoCFull fpga chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+14393,"ysyxSoCFull fpga chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+14394,"ysyxSoCFull fpga chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+14395,"ysyxSoCFull fpga chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+14397,"ysyxSoCFull fpga chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+14398,"ysyxSoCFull fpga chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+14399,"ysyxSoCFull fpga chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+18426,"ysyxSoCFull fpga chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+14400,"ysyxSoCFull fpga chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+18427,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+14401,"ysyxSoCFull fpga chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+14402,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+14403,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18873,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+14407,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+14408,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18874,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+14412,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+14415,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18876,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+14420,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18877,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+18873,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+18877,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+18878,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+14423,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14424,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14426,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+18879,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+14428,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14429,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14430,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14432,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+14433,"ysyxSoCFull asic chipMaster chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+14434,"ysyxSoCFull asic chipMaster chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+14435,"ysyxSoCFull asic chipMaster chiplink rx b2c_send", false,-1);
        tracep->declBus(c+14436,"ysyxSoCFull asic chipMaster chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+14437,"ysyxSoCFull asic chipMaster chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+14438,"ysyxSoCFull asic chipMaster chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+14439,"ysyxSoCFull asic chipMaster chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+14440,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+14441,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+14442,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+14443,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+14444,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+14445,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+14446,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+14447,"ysyxSoCFull asic chipMaster chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+14448,"ysyxSoCFull asic chipMaster chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+14449,"ysyxSoCFull asic chipMaster chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+14450,"ysyxSoCFull asic chipMaster chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+14451,"ysyxSoCFull asic chipMaster chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+14452,"ysyxSoCFull asic chipMaster chiplink rx first", false,-1);
        tracep->declBit(c+14453,"ysyxSoCFull asic chipMaster chiplink rx formatValid", false,-1);
        tracep->declBus(c+14454,"ysyxSoCFull asic chipMaster chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+14455,"ysyxSoCFull asic chipMaster chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+14423,"ysyxSoCFull asic chipMaster chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+14424,"ysyxSoCFull asic chipMaster chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+14426,"ysyxSoCFull asic chipMaster chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+14428,"ysyxSoCFull asic chipMaster chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+14429,"ysyxSoCFull asic chipMaster chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+14430,"ysyxSoCFull asic chipMaster chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+14432,"ysyxSoCFull asic chipMaster chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+14456,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14457,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+14458,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+14459,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+14460,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14461,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+14462,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14463,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+14464,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14465,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+14466,"ysyxSoCFull asic chipMaster chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+14467,"ysyxSoCFull asic chipMaster chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+14468,"ysyxSoCFull asic chipMaster chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+14469,"ysyxSoCFull asic chipMaster chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+14470,"ysyxSoCFull asic chipMaster chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+14471,"ysyxSoCFull asic chipMaster chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+14472,"ysyxSoCFull asic chipMaster chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+14473,"ysyxSoCFull asic chipMaster chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+14474,"ysyxSoCFull asic chipMaster chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+14475,"ysyxSoCFull asic chipMaster chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+18880,"ysyxSoCFull asic chipMaster chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+18881,"ysyxSoCFull asic chipMaster chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+18882,"ysyxSoCFull asic chipMaster chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+18883,"ysyxSoCFull asic chipMaster chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18884,"ysyxSoCFull asic chipMaster chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+18885,"ysyxSoCFull asic chipMaster chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18886,"ysyxSoCFull asic chipMaster chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+18887,"ysyxSoCFull asic chipMaster chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18888,"ysyxSoCFull asic chipMaster chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+18889,"ysyxSoCFull asic chipMaster chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+18878,"ysyxSoCFull asic chipMaster chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+14476,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+14477,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+14478,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+14479,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+14480,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+18879,"ysyxSoCFull asic chipMaster chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+18890,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+18891,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+18892,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+18893,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+18894,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqa reset", false,-1);
        tracep->declBit(c+14402,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+14403,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18873,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+14402,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+14403,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18895,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+14481,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+14482,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14481,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14482,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18873,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+14402,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+14403,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18895,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+14481,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+14482,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17095,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18896,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+14483,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14484,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14484,"ysyxSoCFull asic chipMaster chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14485,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14486,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+14487,"ysyxSoCFull asic chipMaster chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+18897,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+18898,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+18899,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+14489,"ysyxSoCFull asic chipMaster chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+17097,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+14490,"ysyxSoCFull asic chipMaster chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+14491,"ysyxSoCFull asic chipMaster chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+14492,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+17095,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18896,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+14483,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14484,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17095,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18896,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14483,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14484,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14484,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17096,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17095,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18896,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14483,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14493,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14494,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14495+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22055,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14481,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14482,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18873,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14527+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14482,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17098,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14528,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+18900,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+17099,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqb reset", false,-1);
        tracep->declBit(c+14407,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+14408,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18874,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+14407,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+14408,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18901,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+14529,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+14530,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14529,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14530,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18874,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+14407,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+14408,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18901,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+14529,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+14530,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18902,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+14531,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14532,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17101,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14532,"ysyxSoCFull asic chipMaster chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14533,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14534,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+14535,"ysyxSoCFull asic chipMaster chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+14536,"ysyxSoCFull asic chipMaster chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+14537,"ysyxSoCFull asic chipMaster chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+17102,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+14538,"ysyxSoCFull asic chipMaster chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+14539,"ysyxSoCFull asic chipMaster chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+14540,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18902,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+14531,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14532,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17101,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18902,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14531,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14532,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17101,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14532,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17101,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17100,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18902,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14531,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14541,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14542,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14543+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22056,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14529,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14530,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18874,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14575+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14530,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14576,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+17104,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqc reset", false,-1);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+14412,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+14412,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18907,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+14577,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+14578,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14577,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14578,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+14411,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+14412,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18907,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+14577,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+14578,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18908,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+14579,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14580,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14580,"ysyxSoCFull asic chipMaster chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14581,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14582,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+14583,"ysyxSoCFull asic chipMaster chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+14584,"ysyxSoCFull asic chipMaster chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+18909,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+18910,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+18911,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+14585,"ysyxSoCFull asic chipMaster chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+14586,"ysyxSoCFull asic chipMaster chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+14587,"ysyxSoCFull asic chipMaster chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+14588,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18908,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+14579,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14580,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18908,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14579,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14580,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14580,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17106,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17105,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18908,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14579,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14589,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14590,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14591+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22057,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14577,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14578,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14623+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14578,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17108,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14624,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+18912,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+17109,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqd reset", false,-1);
        tracep->declBit(c+14415,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18876,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+14415,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18913,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+14625,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+14626,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14625,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14626,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18876,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+14415,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+14416,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18913,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+14625,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+14626,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17110,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18914,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+14627,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14628,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14628,"ysyxSoCFull asic chipMaster chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14629,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14630,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+14631,"ysyxSoCFull asic chipMaster chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+14632,"ysyxSoCFull asic chipMaster chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+18915,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+18916,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+18917,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+14633,"ysyxSoCFull asic chipMaster chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+14634,"ysyxSoCFull asic chipMaster chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+14635,"ysyxSoCFull asic chipMaster chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+14636,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+17110,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18914,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+14627,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14628,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17110,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18914,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14627,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14628,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14628,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17111,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17110,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18914,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14627,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14637,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14638,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14639+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22058,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14625,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14626,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18876,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14671+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14626,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14672,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+18918,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqe reset", false,-1);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+14420,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18877,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+14420,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18919,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+14673,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+14674,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+18919,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14673,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14674,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18877,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+14419,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+14420,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18919,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+14673,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+14674,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18920,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+14675,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14676,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17116,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14676,"ysyxSoCFull asic chipMaster chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14677,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14678,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+14679,"ysyxSoCFull asic chipMaster chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+14680,"ysyxSoCFull asic chipMaster chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+18921,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+18922,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+18923,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+14681,"ysyxSoCFull asic chipMaster chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+17117,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+14682,"ysyxSoCFull asic chipMaster chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+14683,"ysyxSoCFull asic chipMaster chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+14684,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+18920,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+14675,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14676,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17116,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+18920,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14675,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14676,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17116,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14676,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17116,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17115,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+18920,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14675,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14685,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14686,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14687+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22059,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+18919,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14673,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14674,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+18877,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14719+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14674,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17118,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14720,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+18924,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+17119,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+18878,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+14423,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14424,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14425,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14426,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14427,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+18927,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+18929,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18930,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21059,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21060,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21058,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21061,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21062,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20096,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20097,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18932,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+18879,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+14428,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14429,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14430,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14431,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14432,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+18936,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18940,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21064,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21065,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21063,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21066,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21067,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20099,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20100,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18941,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18942,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+14721,"ysyxSoCFull fpga chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+14726,"ysyxSoCFull fpga chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+14731,"ysyxSoCFull fpga chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+14735,"ysyxSoCFull fpga chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+19094,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+14742,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14743,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14744,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14745,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14746,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14748,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14749,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14750,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14751,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+14752,"ysyxSoCFull fpga chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+14753,"ysyxSoCFull fpga chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+14754,"ysyxSoCFull fpga chiplink rx b2c_send", false,-1);
        tracep->declBus(c+14755,"ysyxSoCFull fpga chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+14756,"ysyxSoCFull fpga chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+14757,"ysyxSoCFull fpga chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+14758,"ysyxSoCFull fpga chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+14759,"ysyxSoCFull fpga chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+14760,"ysyxSoCFull fpga chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+14761,"ysyxSoCFull fpga chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+14762,"ysyxSoCFull fpga chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+14763,"ysyxSoCFull fpga chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+14764,"ysyxSoCFull fpga chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+14765,"ysyxSoCFull fpga chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+14766,"ysyxSoCFull fpga chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+14767,"ysyxSoCFull fpga chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+14768,"ysyxSoCFull fpga chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+14769,"ysyxSoCFull fpga chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+14770,"ysyxSoCFull fpga chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+14771,"ysyxSoCFull fpga chiplink rx first", false,-1);
        tracep->declBit(c+14772,"ysyxSoCFull fpga chiplink rx formatValid", false,-1);
        tracep->declBus(c+14773,"ysyxSoCFull fpga chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+14774,"ysyxSoCFull fpga chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+14742,"ysyxSoCFull fpga chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+14743,"ysyxSoCFull fpga chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+14744,"ysyxSoCFull fpga chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+14745,"ysyxSoCFull fpga chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+14746,"ysyxSoCFull fpga chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+14747,"ysyxSoCFull fpga chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+14748,"ysyxSoCFull fpga chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+14749,"ysyxSoCFull fpga chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+14750,"ysyxSoCFull fpga chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+14751,"ysyxSoCFull fpga chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+14775,"ysyxSoCFull fpga chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14776,"ysyxSoCFull fpga chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+14777,"ysyxSoCFull fpga chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+14778,"ysyxSoCFull fpga chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+14779,"ysyxSoCFull fpga chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14780,"ysyxSoCFull fpga chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+14781,"ysyxSoCFull fpga chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14782,"ysyxSoCFull fpga chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+14783,"ysyxSoCFull fpga chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+14784,"ysyxSoCFull fpga chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+14785,"ysyxSoCFull fpga chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+14786,"ysyxSoCFull fpga chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+14787,"ysyxSoCFull fpga chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+14788,"ysyxSoCFull fpga chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+14789,"ysyxSoCFull fpga chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+14790,"ysyxSoCFull fpga chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+14791,"ysyxSoCFull fpga chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+14792,"ysyxSoCFull fpga chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+14793,"ysyxSoCFull fpga chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+14794,"ysyxSoCFull fpga chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+19096,"ysyxSoCFull fpga chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+19097,"ysyxSoCFull fpga chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+19098,"ysyxSoCFull fpga chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+19099,"ysyxSoCFull fpga chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+19100,"ysyxSoCFull fpga chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+19101,"ysyxSoCFull fpga chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+19102,"ysyxSoCFull fpga chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+19103,"ysyxSoCFull fpga chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+19104,"ysyxSoCFull fpga chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+19105,"ysyxSoCFull fpga chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+19094,"ysyxSoCFull fpga chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+14795,"ysyxSoCFull fpga chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+14796,"ysyxSoCFull fpga chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+14797,"ysyxSoCFull fpga chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+14798,"ysyxSoCFull fpga chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+14799,"ysyxSoCFull fpga chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19095,"ysyxSoCFull fpga chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull fpga chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+19107,"ysyxSoCFull fpga chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+19108,"ysyxSoCFull fpga chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+19109,"ysyxSoCFull fpga chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+19110,"ysyxSoCFull fpga chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqa reset", false,-1);
        tracep->declBit(c+14721,"ysyxSoCFull fpga chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+14721,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19111,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+14800,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+14801,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14800,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14801,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+14721,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19111,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+14800,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+14801,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17120,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19112,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+14802,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14803,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17121,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14803,"ysyxSoCFull fpga chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14804,"ysyxSoCFull fpga chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14805,"ysyxSoCFull fpga chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+14806,"ysyxSoCFull fpga chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+14807,"ysyxSoCFull fpga chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+19113,"ysyxSoCFull fpga chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+19114,"ysyxSoCFull fpga chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+19115,"ysyxSoCFull fpga chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+14808,"ysyxSoCFull fpga chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+17122,"ysyxSoCFull fpga chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+14809,"ysyxSoCFull fpga chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+14810,"ysyxSoCFull fpga chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+14811,"ysyxSoCFull fpga chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+17120,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+19112,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+14802,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14803,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17121,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17120,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19112,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14802,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14803,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17121,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14803,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17121,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17120,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+19112,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14802,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14812,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14813,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14814+i*1,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22060,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14800,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14801,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14846+i*1,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14801,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14847,"ysyxSoCFull fpga chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+19116,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+17124,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqb reset", false,-1);
        tracep->declBit(c+14726,"ysyxSoCFull fpga chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+14726,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19117,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+14848,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+14849,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14848,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14849,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+14726,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+14727,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19117,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+14848,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+14849,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17125,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19118,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+14850,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14851,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14851,"ysyxSoCFull fpga chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14852,"ysyxSoCFull fpga chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14853,"ysyxSoCFull fpga chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+14854,"ysyxSoCFull fpga chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+14855,"ysyxSoCFull fpga chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull fpga chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull fpga chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+19121,"ysyxSoCFull fpga chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+14856,"ysyxSoCFull fpga chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull fpga chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+14857,"ysyxSoCFull fpga chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+14858,"ysyxSoCFull fpga chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+14859,"ysyxSoCFull fpga chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+17125,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+19118,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+14850,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14851,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17125,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19118,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14850,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14851,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14851,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17125,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+19118,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14850,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14860,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14861,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14862+i*1,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22061,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14848,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14849,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14894+i*1,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14849,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17128,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14895,"ysyxSoCFull fpga chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqc reset", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+14731,"ysyxSoCFull fpga chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+14731,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+14896,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+14897,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14896,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14897,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+14730,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+14731,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+14896,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+14897,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17130,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+14898,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14899,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17131,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14899,"ysyxSoCFull fpga chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14900,"ysyxSoCFull fpga chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14901,"ysyxSoCFull fpga chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+14902,"ysyxSoCFull fpga chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+14903,"ysyxSoCFull fpga chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+19125,"ysyxSoCFull fpga chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull fpga chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull fpga chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+14904,"ysyxSoCFull fpga chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull fpga chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+14905,"ysyxSoCFull fpga chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+14906,"ysyxSoCFull fpga chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+14907,"ysyxSoCFull fpga chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+17130,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+14898,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14899,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17131,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17130,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14898,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14899,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17131,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14899,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17131,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17130,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+19124,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14898,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14908,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14909,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14910+i*1,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22062,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+19123,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14896,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14897,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14942+i*1,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14897,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14943,"ysyxSoCFull fpga chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqd reset", false,-1);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+14735,"ysyxSoCFull fpga chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+14735,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+14944,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+14945,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14944,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14945,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+14734,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+14735,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+14944,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+14945,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17135,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19130,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+14946,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14947,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14947,"ysyxSoCFull fpga chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14948,"ysyxSoCFull fpga chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14949,"ysyxSoCFull fpga chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+14950,"ysyxSoCFull fpga chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+14951,"ysyxSoCFull fpga chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+19132,"ysyxSoCFull fpga chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull fpga chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+14952,"ysyxSoCFull fpga chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+17137,"ysyxSoCFull fpga chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+14953,"ysyxSoCFull fpga chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+14954,"ysyxSoCFull fpga chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+14955,"ysyxSoCFull fpga chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+17135,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+19130,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+14946,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14947,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17135,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19130,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14946,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14947,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14947,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17135,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+19130,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14946,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+14956,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+14957,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+14958+i*1,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22063,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14944,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14945,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+14990+i*1,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14945,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+14991,"ysyxSoCFull fpga chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqe reset", false,-1);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19135,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+14992,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+14993,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+14992,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+14993,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+14738,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+14739,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19135,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+14992,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+14993,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+17140,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19136,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+14994,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+14995,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+14995,"ysyxSoCFull fpga chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+14996,"ysyxSoCFull fpga chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+14997,"ysyxSoCFull fpga chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+14998,"ysyxSoCFull fpga chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+14999,"ysyxSoCFull fpga chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull fpga chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+19138,"ysyxSoCFull fpga chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+19139,"ysyxSoCFull fpga chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+15000,"ysyxSoCFull fpga chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+17142,"ysyxSoCFull fpga chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+15001,"ysyxSoCFull fpga chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+15002,"ysyxSoCFull fpga chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+15003,"ysyxSoCFull fpga chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+17140,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+19136,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+14994,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+14995,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+17140,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+19136,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+14994,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+14995,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+14995,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+14723,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+17140,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+19136,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+14994,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+15004,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+15005,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+15006+i*1,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+22064,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+14992,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+14993,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+15038+i*1,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+14993,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+15039,"ysyxSoCFull fpga chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+19140,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+19094,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+14742,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14743,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14744,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14745,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14746,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull fpga chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+19144,"ysyxSoCFull fpga chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+19145,"ysyxSoCFull fpga chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19146,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19147,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21071,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21072,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21070,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21073,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21074,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20949,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20950,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20948,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19148,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+14747,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14748,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14749,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14750,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14751,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull fpga chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19155,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19156,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21076,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21077,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21075,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21078,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21079,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20952,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20953,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20951,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19157,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19158,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18636,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+21105,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+21106,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20960,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20961,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18636,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20962,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18639,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18636,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18943,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18944,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18945,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18644,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18645,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18943,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18647,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18944,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18648,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18945,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18650,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18651,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+21105,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+21106,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20956,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20957,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20958,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20959,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19358,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19359,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17677,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18852,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18658,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19957,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19958,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19959,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18659,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18949,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18950,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18663,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18664,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18663,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18665,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18660,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18666,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18949,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18670,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18671,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18950,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18663,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18663,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17677,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18852,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21004,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21005,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21003,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21006,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21007,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19361,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19362,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18853,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19960,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19961,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19962,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18683,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18684,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18683,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18685,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18680,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18686,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18687,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18690,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18691,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18683,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18683,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18692,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18693,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18853,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21010,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21011,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21009,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21012,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21013,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19365,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18694,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18695,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18696,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+21107,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+21108,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18698,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20963,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20964,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18696,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20965,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18699,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18696,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18957,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18702,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18703,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18704,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18703,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18702,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18705,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18700,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18706,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18707,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18701,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18708,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18957,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18702,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18702,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18710,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18711,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18703,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18703,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18712,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18713,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+21107,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+21108,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21016,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21017,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21015,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21018,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21019,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19318,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19367,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19368,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18714,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18715,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18716,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17679,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18854,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18718,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19963,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18716,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19965,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18719,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18716,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18725,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18726,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18727,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18728,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18730,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18731,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18732,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18733,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17679,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18854,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21022,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21023,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21021,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21024,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21025,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19370,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18717,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18734,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18735,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+20255,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18736,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+21109,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18738,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20895,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20896,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18736,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20897,"ysyxSoCFull fpga chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18739,"ysyxSoCFull fpga chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18736,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19159,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18740,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19160,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19161,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19162,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18740,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18744,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18745,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19159,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18740,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18740,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18746,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19160,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18741,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18748,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19161,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18751,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19162,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18752,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18753,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+18429,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+21109,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21028,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21029,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21027,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21030,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21031,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19373,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19374,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18737,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+5177,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18756,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17680,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18855,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18758,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19966,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19967,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18756,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19968,"ysyxSoCFull fpga chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18759,"ysyxSoCFull fpga chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18756,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19163,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19164,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19165,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19166,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18765,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19163,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19164,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19165,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18770,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19166,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17680,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18855,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21034,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21035,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21033,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21036,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21037,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19376,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19377,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+5179,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18776,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17681,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18856,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18778,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19969,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19970,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18776,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19971,"ysyxSoCFull fpga chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18779,"ysyxSoCFull fpga chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18776,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19167,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19170,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19167,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18786,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18788,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18790,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18791,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19170,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17681,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18856,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21040,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21041,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21039,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21042,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21043,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19322,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19379,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19380,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18795,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+20256,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18796,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+21110,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18798,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+20898,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+20899,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18796,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+20900,"ysyxSoCFull fpga chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18799,"ysyxSoCFull fpga chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18796,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19171,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19172,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19173,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19174,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18804,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18805,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19171,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18807,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19172,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18808,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19173,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19174,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+21110,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21046,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21047,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21045,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21048,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21049,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19382,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19383,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18816,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+17682,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+18818,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19972,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19973,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+18816,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19974,"ysyxSoCFull fpga chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+18819,"ysyxSoCFull fpga chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18816,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19175,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+19176,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+19177,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+19178,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+18824,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+18825,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19175,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18826,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18827,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+19176,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+19177,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18830,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+19178,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+17682,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21052,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21053,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21051,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21054,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21055,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19385,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19386,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19975,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15042,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15043,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15046,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15047,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15048,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15050,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+15051,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+15052,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15053,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15054,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15055,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+15056,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+15057,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15058,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15059,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15060,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+15061,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+15062,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15063,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15064,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15065,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+15066,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+15067,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15068,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15069,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+15070,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15071,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+15072,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+15073,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15074,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15075,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+15076,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+15077,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+15052,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15053,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+15054,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15078,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+15079,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+15080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+15082,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+15083,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+15084,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+15057,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15058,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+15059,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15085,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+15086,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+15087,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15088,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+15090,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+15091,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+15062,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15063,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+15064,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15092,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+15093,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+15094,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15095,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+15096,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+15097,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+15098,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+15067,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15068,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+15069,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15099,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+15100,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+15101,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15102,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+15103,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+15104,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+15105,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+15073,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15074,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+15075,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15106,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+15107,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+15108,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15109,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+15110,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+15111,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+15112,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15113,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+15115,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+15118,"ysyxSoCFull asic chipMaster chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+15119,"ysyxSoCFull asic chipMaster chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+15120,"ysyxSoCFull asic chipMaster chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+15121,"ysyxSoCFull asic chipMaster chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+15122,"ysyxSoCFull asic chipMaster chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+15123,"ysyxSoCFull asic chipMaster chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+15124,"ysyxSoCFull asic chipMaster chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+15125,"ysyxSoCFull asic chipMaster chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+15126,"ysyxSoCFull asic chipMaster chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+15127,"ysyxSoCFull asic chipMaster chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+15128,"ysyxSoCFull asic chipMaster chiplink tx ioX_first", false,-1);
        tracep->declBus(c+15129,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+15130,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+15131,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+15132,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+15133,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+15134,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+15135,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+15136,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+15137,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+15138,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+15139,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+15140,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+15141,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+15142,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+15143,"ysyxSoCFull asic chipMaster chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+15144,"ysyxSoCFull asic chipMaster chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+15145,"ysyxSoCFull asic chipMaster chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+15146,"ysyxSoCFull asic chipMaster chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+15147,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+15148,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+15149,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+15150,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+15151,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+15152,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+15153,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+15154,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+15155,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+15156,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+15157,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+15158,"ysyxSoCFull asic chipMaster chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+15159,"ysyxSoCFull asic chipMaster chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+15160,"ysyxSoCFull asic chipMaster chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+15161,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+15162,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+15163,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+15164,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+15165,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+15166,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+15167,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+15168,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+15169,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+15170,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+15171,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+15172,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+15173,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+15174,"ysyxSoCFull asic chipMaster chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+15175,"ysyxSoCFull asic chipMaster chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+15176,"ysyxSoCFull asic chipMaster chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+15177,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+15178,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+15179,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+15180,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+15181,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+15182,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+15183,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+15184,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+15185,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+15186,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+15187,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+15188,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+15189,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+15190,"ysyxSoCFull asic chipMaster chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+15191,"ysyxSoCFull asic chipMaster chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+15192,"ysyxSoCFull asic chipMaster chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+15193,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+15194,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+15195,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+15196,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+15197,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+15198,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+15199,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+15200,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+15201,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+15202,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+15203,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+15204,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+15205,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+15206,"ysyxSoCFull asic chipMaster chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+15207,"ysyxSoCFull asic chipMaster chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+15208,"ysyxSoCFull asic chipMaster chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+15209,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+15210,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+15211,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+15212,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+15213,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+15214,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+15215,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+15216,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+15217,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+15218,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+15219,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+15220,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+15221,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+15222,"ysyxSoCFull asic chipMaster chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+15223,"ysyxSoCFull asic chipMaster chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+15224,"ysyxSoCFull asic chipMaster chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+15225,"ysyxSoCFull asic chipMaster chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+15226,"ysyxSoCFull asic chipMaster chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+19977,"ysyxSoCFull asic chipMaster chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+19978,"ysyxSoCFull asic chipMaster chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+19980,"ysyxSoCFull asic chipMaster chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+19981,"ysyxSoCFull asic chipMaster chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+15227,"ysyxSoCFull asic chipMaster chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+15228,"ysyxSoCFull asic chipMaster chiplink tx forceXmit", false,-1);
        tracep->declBit(c+15229,"ysyxSoCFull asic chipMaster chiplink tx allowReturn", false,-1);
        tracep->declBit(c+15230,"ysyxSoCFull asic chipMaster chiplink tx f_valid", false,-1);
        tracep->declBus(c+15231,"ysyxSoCFull asic chipMaster chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+15232,"ysyxSoCFull asic chipMaster chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+15233,"ysyxSoCFull asic chipMaster chiplink tx first", false,-1);
        tracep->declBus(c+15234,"ysyxSoCFull asic chipMaster chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+15235,"ysyxSoCFull asic chipMaster chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+15236,"ysyxSoCFull asic chipMaster chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+15237,"ysyxSoCFull asic chipMaster chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+15238,"ysyxSoCFull asic chipMaster chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+15239,"ysyxSoCFull asic chipMaster chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+15240,"ysyxSoCFull asic chipMaster chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+15241,"ysyxSoCFull asic chipMaster chiplink tx f_ready", false,-1);
        tracep->declBus(c+15242,"ysyxSoCFull asic chipMaster chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+15243,"ysyxSoCFull asic chipMaster chiplink tx send", false,-1);
        tracep->declBit(c+15244,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+15245,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+15246,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+15247,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+15248,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+15249,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+15250,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+15251,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+19983,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+19984,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+19986,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19975,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+15040,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15041,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15042,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15043,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15044,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+15252,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+15256,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18858,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+19988,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+19989,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+15260,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+15262,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18837,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18836,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+15252,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+15256,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18858,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+15256,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20970,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20971,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20968,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20972,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20973,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20974,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20975,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20969,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19990,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19991,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+15045,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15046,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15047,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15048,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15049,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+15264,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+15268,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18859,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+19993,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+19994,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+15272,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+15274,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18841,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18840,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18842,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+15264,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+15268,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18859,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+15268,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20978,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20979,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20976,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20980,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20981,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20982,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20983,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20977,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19995,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19996,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15050,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+15051,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+15052,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15053,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15054,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15051,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+15276,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+15052,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15053,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+15054,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15277,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15278,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+15279,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+19932,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+19933,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15055,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+15056,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+15057,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15058,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15059,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15056,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+15280,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+15057,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15058,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+15059,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+22067,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+22068,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+22069,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15281,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15060,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+15061,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+15062,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15063,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15064,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15061,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+15282,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+15062,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15063,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+15064,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+22070,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+22071,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+22072,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15283,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15065,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+15066,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+15067,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15068,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15069,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15066,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+15284,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+15067,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15068,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+15069,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15285,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15286,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+15287,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15288,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+15289,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+15070,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15071,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+15072,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+15073,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15074,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15075,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15072,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+15290,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+15073,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15074,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+15075,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+22073,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+22074,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+22075,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15291,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+15076,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+15077,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+15052,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15053,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+15054,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15078,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+15079,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+15080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+15082,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15079,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+15292,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+15080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+15082,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15293,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15294,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+15295,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15296,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+15297,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+15083,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+15084,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+15057,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15058,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+15059,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15085,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+15086,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+15087,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15088,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15086,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+15298,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+15087,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15088,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+15089,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15299,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15300,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+15301,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15302,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+15303,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+15090,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+15091,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+15062,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15063,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+15064,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15092,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+15093,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+15094,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15095,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+15096,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15093,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+15304,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+15094,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15095,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+15096,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15305,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15306,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+15307,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15308,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+15309,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+15097,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+15098,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+15067,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15068,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+15069,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15099,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+15100,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+15101,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15102,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+15103,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15100,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+15310,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+15101,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15102,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+15103,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15311,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15312,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+15313,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15314,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+15315,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+15104,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+15105,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+15073,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15074,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+15075,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15106,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+15107,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+15108,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15109,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+15110,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15107,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+15316,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+15108,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15109,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+15110,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15317,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15318,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+15319,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15320,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+15321,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+15111,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+15112,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15113,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+15115,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15114,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+15322,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+15115,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15116,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+15117,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15323,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15324,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+15325,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15326,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+15327,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+5159,"ysyxSoCFull fpga chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+5161,"ysyxSoCFull fpga chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+5162,"ysyxSoCFull fpga chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5163,"ysyxSoCFull fpga chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+5164,"ysyxSoCFull fpga chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+5165,"ysyxSoCFull fpga chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+5166,"ysyxSoCFull fpga chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+5167,"ysyxSoCFull fpga chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+5169,"ysyxSoCFull fpga chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+20254,"ysyxSoCFull fpga chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+5171,"ysyxSoCFull fpga chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+17763,"ysyxSoCFull fpga chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19997,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+15328,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15329,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15330,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15331,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15332,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+19998,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+15333,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15334,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15335,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15336,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15337,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+5159,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5161,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+5162,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15338,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+15339,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15341,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15342,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+5163,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+5164,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5165,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15343,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+15344,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+15345,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15346,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15347,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+5166,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+5167,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15348,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+15349,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+15350,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15351,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15352,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+5169,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+20254,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5171,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15353,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+15354,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+15355,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15356,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15357,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+15358,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+17763,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15359,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+15360,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+15361,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15362,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+15363,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+15364,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+15365,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15341,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+15342,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15366,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+15367,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+15368,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15369,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+15370,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+15371,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+15372,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+15345,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15346,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+15347,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15373,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+15374,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+15375,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15376,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+15378,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+15379,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+15350,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15351,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+15352,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15380,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+15381,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+15382,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15383,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+15384,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+15385,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+15386,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+15355,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15356,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+15357,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15387,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+15388,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+15389,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15390,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+15391,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+15392,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+15393,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+15361,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15362,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+15363,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15394,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+15395,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+15396,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15397,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+15398,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+15399,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+15400,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15401,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+15402,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+15403,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15404,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+15405,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+15406,"ysyxSoCFull fpga chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+15407,"ysyxSoCFull fpga chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+15408,"ysyxSoCFull fpga chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+15409,"ysyxSoCFull fpga chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+15410,"ysyxSoCFull fpga chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+15411,"ysyxSoCFull fpga chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+15412,"ysyxSoCFull fpga chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+15413,"ysyxSoCFull fpga chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+15414,"ysyxSoCFull fpga chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+15415,"ysyxSoCFull fpga chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+15416,"ysyxSoCFull fpga chiplink tx ioX_first", false,-1);
        tracep->declBus(c+15417,"ysyxSoCFull fpga chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+15418,"ysyxSoCFull fpga chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+15419,"ysyxSoCFull fpga chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+15420,"ysyxSoCFull fpga chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+15421,"ysyxSoCFull fpga chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+15422,"ysyxSoCFull fpga chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+15423,"ysyxSoCFull fpga chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+15424,"ysyxSoCFull fpga chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull fpga chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull fpga chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+15427,"ysyxSoCFull fpga chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+15428,"ysyxSoCFull fpga chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+15429,"ysyxSoCFull fpga chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+15430,"ysyxSoCFull fpga chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+15431,"ysyxSoCFull fpga chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+15432,"ysyxSoCFull fpga chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+15433,"ysyxSoCFull fpga chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+15434,"ysyxSoCFull fpga chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+15435,"ysyxSoCFull fpga chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+15436,"ysyxSoCFull fpga chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+15437,"ysyxSoCFull fpga chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+15438,"ysyxSoCFull fpga chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+15439,"ysyxSoCFull fpga chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+15440,"ysyxSoCFull fpga chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+15441,"ysyxSoCFull fpga chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+15442,"ysyxSoCFull fpga chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+15443,"ysyxSoCFull fpga chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+15444,"ysyxSoCFull fpga chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+15445,"ysyxSoCFull fpga chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+15446,"ysyxSoCFull fpga chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+15447,"ysyxSoCFull fpga chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+15448,"ysyxSoCFull fpga chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+15449,"ysyxSoCFull fpga chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+15450,"ysyxSoCFull fpga chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+15451,"ysyxSoCFull fpga chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+15452,"ysyxSoCFull fpga chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+15453,"ysyxSoCFull fpga chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+15454,"ysyxSoCFull fpga chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+15455,"ysyxSoCFull fpga chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+15456,"ysyxSoCFull fpga chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+15457,"ysyxSoCFull fpga chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+15458,"ysyxSoCFull fpga chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+15459,"ysyxSoCFull fpga chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+15460,"ysyxSoCFull fpga chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+15461,"ysyxSoCFull fpga chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+15462,"ysyxSoCFull fpga chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+15463,"ysyxSoCFull fpga chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+15464,"ysyxSoCFull fpga chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+15465,"ysyxSoCFull fpga chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+15466,"ysyxSoCFull fpga chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+15467,"ysyxSoCFull fpga chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+15468,"ysyxSoCFull fpga chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+15469,"ysyxSoCFull fpga chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+15470,"ysyxSoCFull fpga chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+15471,"ysyxSoCFull fpga chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+15472,"ysyxSoCFull fpga chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+15473,"ysyxSoCFull fpga chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+15474,"ysyxSoCFull fpga chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+15475,"ysyxSoCFull fpga chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+15476,"ysyxSoCFull fpga chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+15477,"ysyxSoCFull fpga chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+15478,"ysyxSoCFull fpga chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+15479,"ysyxSoCFull fpga chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+15480,"ysyxSoCFull fpga chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+15481,"ysyxSoCFull fpga chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+15482,"ysyxSoCFull fpga chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+15483,"ysyxSoCFull fpga chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+15484,"ysyxSoCFull fpga chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+15485,"ysyxSoCFull fpga chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+15486,"ysyxSoCFull fpga chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+15487,"ysyxSoCFull fpga chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+15488,"ysyxSoCFull fpga chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+15489,"ysyxSoCFull fpga chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+15490,"ysyxSoCFull fpga chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+15491,"ysyxSoCFull fpga chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+15492,"ysyxSoCFull fpga chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+15493,"ysyxSoCFull fpga chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+15494,"ysyxSoCFull fpga chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+15495,"ysyxSoCFull fpga chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+15496,"ysyxSoCFull fpga chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+15497,"ysyxSoCFull fpga chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+15498,"ysyxSoCFull fpga chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+15499,"ysyxSoCFull fpga chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+15500,"ysyxSoCFull fpga chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+15501,"ysyxSoCFull fpga chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+15502,"ysyxSoCFull fpga chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+15503,"ysyxSoCFull fpga chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+15504,"ysyxSoCFull fpga chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+15505,"ysyxSoCFull fpga chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+15506,"ysyxSoCFull fpga chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+15507,"ysyxSoCFull fpga chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+15508,"ysyxSoCFull fpga chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+15509,"ysyxSoCFull fpga chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+15510,"ysyxSoCFull fpga chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+15511,"ysyxSoCFull fpga chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+15512,"ysyxSoCFull fpga chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+15513,"ysyxSoCFull fpga chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+15514,"ysyxSoCFull fpga chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+19999,"ysyxSoCFull fpga chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+20000,"ysyxSoCFull fpga chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+20001,"ysyxSoCFull fpga chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+20002,"ysyxSoCFull fpga chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+15515,"ysyxSoCFull fpga chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+15516,"ysyxSoCFull fpga chiplink tx forceXmit", false,-1);
        tracep->declBit(c+15517,"ysyxSoCFull fpga chiplink tx allowReturn", false,-1);
        tracep->declBit(c+15518,"ysyxSoCFull fpga chiplink tx f_valid", false,-1);
        tracep->declBus(c+15519,"ysyxSoCFull fpga chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+15404,"ysyxSoCFull fpga chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+15520,"ysyxSoCFull fpga chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+15521,"ysyxSoCFull fpga chiplink tx first", false,-1);
        tracep->declBus(c+15522,"ysyxSoCFull fpga chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+15523,"ysyxSoCFull fpga chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+15524,"ysyxSoCFull fpga chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+15525,"ysyxSoCFull fpga chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+15526,"ysyxSoCFull fpga chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+15527,"ysyxSoCFull fpga chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+15528,"ysyxSoCFull fpga chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+15529,"ysyxSoCFull fpga chiplink tx f_ready", false,-1);
        tracep->declBus(c+15530,"ysyxSoCFull fpga chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+15531,"ysyxSoCFull fpga chiplink tx send", false,-1);
        tracep->declBit(c+15532,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+15533,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+15534,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+15535,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+15536,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+15537,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+15538,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+15539,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+20004,"ysyxSoCFull fpga chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+20005,"ysyxSoCFull fpga chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+20006,"ysyxSoCFull fpga chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+20007,"ysyxSoCFull fpga chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+20008,"ysyxSoCFull fpga chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19997,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+15328,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15329,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15330,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15331,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15332,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+15540,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+15544,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+20010,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+20011,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+15548,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+15550,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18845,"ysyxSoCFull fpga chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18844,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18846,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18847,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+15540,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+15544,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+15544,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20988,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20989,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20986,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20990,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20991,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20992,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20993,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20987,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20012,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20013,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+19998,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+15333,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+15334,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+15335,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+15336,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+15337,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+15552,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+15556,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+18861,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+20015,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+20016,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+15560,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+15562,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+18849,"ysyxSoCFull fpga chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18848,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18850,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+15552,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+15556,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+18861,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+15556,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20996,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20997,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20994,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20998,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20999,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+21000,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+21001,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20995,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20017,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20018,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+5159,"ysyxSoCFull fpga chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5161,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+5162,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15338,"ysyxSoCFull fpga chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+15339,"ysyxSoCFull fpga chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15341,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15342,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15339,"ysyxSoCFull fpga chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+15564,"ysyxSoCFull fpga chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull fpga chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15341,"ysyxSoCFull fpga chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+15342,"ysyxSoCFull fpga chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15565,"ysyxSoCFull fpga chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15566,"ysyxSoCFull fpga chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+15567,"ysyxSoCFull fpga chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+20901,"ysyxSoCFull fpga chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+20902,"ysyxSoCFull fpga chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+5163,"ysyxSoCFull fpga chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+5164,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5165,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15343,"ysyxSoCFull fpga chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+15344,"ysyxSoCFull fpga chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+15345,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15346,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15347,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15344,"ysyxSoCFull fpga chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+15568,"ysyxSoCFull fpga chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+15345,"ysyxSoCFull fpga chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15346,"ysyxSoCFull fpga chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+15347,"ysyxSoCFull fpga chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+22076,"ysyxSoCFull fpga chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+22077,"ysyxSoCFull fpga chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+22078,"ysyxSoCFull fpga chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15569,"ysyxSoCFull fpga chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+5166,"ysyxSoCFull fpga chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+5167,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+22065,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15348,"ysyxSoCFull fpga chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+15349,"ysyxSoCFull fpga chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+15350,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15351,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15352,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15349,"ysyxSoCFull fpga chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+15570,"ysyxSoCFull fpga chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+15350,"ysyxSoCFull fpga chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15351,"ysyxSoCFull fpga chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+15352,"ysyxSoCFull fpga chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+22079,"ysyxSoCFull fpga chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+22080,"ysyxSoCFull fpga chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+22081,"ysyxSoCFull fpga chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15571,"ysyxSoCFull fpga chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+5169,"ysyxSoCFull fpga chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+20254,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5171,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15353,"ysyxSoCFull fpga chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+15354,"ysyxSoCFull fpga chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+15355,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15356,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15357,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15354,"ysyxSoCFull fpga chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+15572,"ysyxSoCFull fpga chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+15355,"ysyxSoCFull fpga chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15356,"ysyxSoCFull fpga chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+15357,"ysyxSoCFull fpga chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15573,"ysyxSoCFull fpga chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15574,"ysyxSoCFull fpga chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+15575,"ysyxSoCFull fpga chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15576,"ysyxSoCFull fpga chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+15577,"ysyxSoCFull fpga chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+15358,"ysyxSoCFull fpga chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+17763,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15359,"ysyxSoCFull fpga chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+15360,"ysyxSoCFull fpga chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+15361,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15362,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+15363,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15360,"ysyxSoCFull fpga chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+15578,"ysyxSoCFull fpga chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+15361,"ysyxSoCFull fpga chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15362,"ysyxSoCFull fpga chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+15363,"ysyxSoCFull fpga chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+22082,"ysyxSoCFull fpga chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+22083,"ysyxSoCFull fpga chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+22084,"ysyxSoCFull fpga chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15579,"ysyxSoCFull fpga chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+15364,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+15365,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15341,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+15342,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15366,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+15367,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+15368,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15369,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+15370,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15367,"ysyxSoCFull fpga chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+15580,"ysyxSoCFull fpga chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+15368,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15369,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+15370,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15581,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15582,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+15583,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15584,"ysyxSoCFull fpga chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+15585,"ysyxSoCFull fpga chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+15371,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+15372,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+15345,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15346,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+15347,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15373,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+15374,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+15375,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15376,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15374,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+15586,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+15375,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15376,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+15377,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15587,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15588,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+15589,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15590,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+15591,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+15378,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+15379,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+15350,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15351,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+15352,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15380,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+15381,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+15382,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15383,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+15384,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15381,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+15592,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+15382,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15383,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+15384,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15593,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15594,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+15595,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15596,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+15597,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+15385,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+15386,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+15355,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15356,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+15357,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15387,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+15388,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+15389,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15390,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+15391,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15388,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+15598,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+15389,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15390,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+15391,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15599,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15600,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+15601,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15602,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+15603,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+15392,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+15393,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+15361,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15362,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+15363,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15394,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+15395,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+15396,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15397,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+15398,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15395,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+15604,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+15396,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15397,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+15398,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15605,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15606,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15608,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+15609,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+15399,"ysyxSoCFull fpga chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+15400,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+22066,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15401,"ysyxSoCFull fpga chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+15402,"ysyxSoCFull fpga chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+15403,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+15404,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+15405,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+15402,"ysyxSoCFull fpga chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+15610,"ysyxSoCFull fpga chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+15403,"ysyxSoCFull fpga chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+15404,"ysyxSoCFull fpga chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+15405,"ysyxSoCFull fpga chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+15611,"ysyxSoCFull fpga chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+15612,"ysyxSoCFull fpga chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+15613,"ysyxSoCFull fpga chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+15614,"ysyxSoCFull fpga chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+15615,"ysyxSoCFull fpga chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+18873,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+14405,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+14406,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+18965,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18966,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18967,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+18968,"ysyxSoCFull asic chipMaster chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+18969,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20019,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20020,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20021,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20022,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18974,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18973,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18975,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20019,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20020,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+18979,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20021,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+18980,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20022,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19937,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19938,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19940,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19942,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18964,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+14409,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+14410,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+18986,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+18986,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+18991,"ysyxSoCFull asic chipMaster chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+18992,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+18986,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20023,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20024,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20025,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20026,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+18997,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+18996,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+18998,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20023,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20024,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20025,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20026,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20062,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20063,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20064,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20065,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20066,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20067,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+14413,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+14414,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+19011,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19012,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19013,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+19014,"ysyxSoCFull asic chipMaster chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+19015,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19009,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20027,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19019,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19021,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20027,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19025,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20071,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20072,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20073,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20074,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20075,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20076,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19031,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+14417,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+14418,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19032,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+19034,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19035,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19036,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+19032,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+19037,"ysyxSoCFull asic chipMaster chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+19038,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19032,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20031,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20032,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20034,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19043,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19044,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20031,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19046,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20032,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19047,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19049,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19050,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20034,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19052,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20081,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20082,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20083,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20084,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20085,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19053,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+18877,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+14421,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+14422,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19055,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+19057,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19058,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19059,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+19055,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+19060,"ysyxSoCFull asic chipMaster chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+19061,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19055,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20035,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20036,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20037,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20038,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19066,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19065,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19067,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20035,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20036,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20037,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20038,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20089,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20090,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20091,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20092,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20093,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20094,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19076,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19179,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+19181,"ysyxSoCFull fpga chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19182,"ysyxSoCFull fpga chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19183,"ysyxSoCFull fpga chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+19179,"ysyxSoCFull fpga chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+19184,"ysyxSoCFull fpga chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+19185,"ysyxSoCFull fpga chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19179,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20039,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20040,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20041,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20042,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19190,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19191,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20039,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19192,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19193,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20040,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20041,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19196,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19197,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20042,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20906,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20907,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20904,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20908,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20909,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20910,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20911,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20905,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19201,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+14728,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+14729,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19202,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+19204,"ysyxSoCFull fpga chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19205,"ysyxSoCFull fpga chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19206,"ysyxSoCFull fpga chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+19202,"ysyxSoCFull fpga chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+19207,"ysyxSoCFull fpga chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+19208,"ysyxSoCFull fpga chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19202,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20043,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20044,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20045,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20046,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19213,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19212,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19214,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20043,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19215,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20044,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20045,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19219,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19220,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20046,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19221,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19222,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20915,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20916,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20913,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20917,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20918,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20919,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20920,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20914,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19223,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19224,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+14732,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+14733,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19225,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+19227,"ysyxSoCFull fpga chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19228,"ysyxSoCFull fpga chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19229,"ysyxSoCFull fpga chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+19225,"ysyxSoCFull fpga chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+19230,"ysyxSoCFull fpga chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+19231,"ysyxSoCFull fpga chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19225,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20047,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20048,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20049,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20050,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19235,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19236,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19235,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19237,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20047,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19238,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19239,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20048,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20049,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20050,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19235,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19235,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19244,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19245,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20924,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20925,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20922,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20926,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20927,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20928,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20929,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20923,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19247,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+14736,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+14737,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19248,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+19250,"ysyxSoCFull fpga chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19251,"ysyxSoCFull fpga chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19252,"ysyxSoCFull fpga chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+19248,"ysyxSoCFull fpga chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+19253,"ysyxSoCFull fpga chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+19254,"ysyxSoCFull fpga chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19248,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20051,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20052,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20053,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20054,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19259,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19260,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20051,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19262,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20052,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19263,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19264,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20053,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19265,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19266,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20054,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19267,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20933,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20934,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20931,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20935,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20936,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20937,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20938,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20932,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19270,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+14740,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+14741,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+19271,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+19273,"ysyxSoCFull fpga chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+19274,"ysyxSoCFull fpga chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+19275,"ysyxSoCFull fpga chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+19271,"ysyxSoCFull fpga chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+19276,"ysyxSoCFull fpga chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+19277,"ysyxSoCFull fpga chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+19271,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+20055,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+20056,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+20057,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+20058,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+19281,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+19282,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+19281,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+19283,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+20055,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+19284,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+19285,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+20056,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+19287,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+20057,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+20058,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+19281,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+19281,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+19290,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+19291,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20942,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20943,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20940,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20944,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20945,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+20946,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+20947,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+20941,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19292,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19293,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_0 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_0 reset", false,-1);
        tracep->declBus(c+3746,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_idx", false,-1, 5,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_tag_wen", false,-1);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_dirty_r", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_dirty_w", false,-1);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_dirty_wen", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_valid_r", false,-1);
        tracep->declBit(c+3754,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_invalidate", false,-1);
        tracep->declBit(c+3755,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_dirty_r_async", false,-1);
        tracep->declBit(c+3756,"ysyxSoCFull asic cpu cpu core icache cache meta_0 io_valid_r_async", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+15616,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+3746,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_MPORT_mask", false,-1);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_MPORT_en", false,-1);
        tracep->declBus(c+15616,"ysyxSoCFull asic cpu cpu core icache cache meta_0 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+15617,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_0", false,-1);
        tracep->declBit(c+15618,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_1", false,-1);
        tracep->declBit(c+15619,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_2", false,-1);
        tracep->declBit(c+15620,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_3", false,-1);
        tracep->declBit(c+15621,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_4", false,-1);
        tracep->declBit(c+15622,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_5", false,-1);
        tracep->declBit(c+15623,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_6", false,-1);
        tracep->declBit(c+15624,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_7", false,-1);
        tracep->declBit(c+15625,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_8", false,-1);
        tracep->declBit(c+15626,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_9", false,-1);
        tracep->declBit(c+15627,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_10", false,-1);
        tracep->declBit(c+15628,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_11", false,-1);
        tracep->declBit(c+15629,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_12", false,-1);
        tracep->declBit(c+15630,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_13", false,-1);
        tracep->declBit(c+15631,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_14", false,-1);
        tracep->declBit(c+15632,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_15", false,-1);
        tracep->declBit(c+15633,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_16", false,-1);
        tracep->declBit(c+15634,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_17", false,-1);
        tracep->declBit(c+15635,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_18", false,-1);
        tracep->declBit(c+15636,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_19", false,-1);
        tracep->declBit(c+15637,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_20", false,-1);
        tracep->declBit(c+15638,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_21", false,-1);
        tracep->declBit(c+15639,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_22", false,-1);
        tracep->declBit(c+15640,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_23", false,-1);
        tracep->declBit(c+15641,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_24", false,-1);
        tracep->declBit(c+15642,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_25", false,-1);
        tracep->declBit(c+15643,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_26", false,-1);
        tracep->declBit(c+15644,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_27", false,-1);
        tracep->declBit(c+15645,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_28", false,-1);
        tracep->declBit(c+15646,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_29", false,-1);
        tracep->declBit(c+15647,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_30", false,-1);
        tracep->declBit(c+15648,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_31", false,-1);
        tracep->declBit(c+15649,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_32", false,-1);
        tracep->declBit(c+15650,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_33", false,-1);
        tracep->declBit(c+15651,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_34", false,-1);
        tracep->declBit(c+15652,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_35", false,-1);
        tracep->declBit(c+15653,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_36", false,-1);
        tracep->declBit(c+15654,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_37", false,-1);
        tracep->declBit(c+15655,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_38", false,-1);
        tracep->declBit(c+15656,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_39", false,-1);
        tracep->declBit(c+15657,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_40", false,-1);
        tracep->declBit(c+15658,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_41", false,-1);
        tracep->declBit(c+15659,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_42", false,-1);
        tracep->declBit(c+15660,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_43", false,-1);
        tracep->declBit(c+15661,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_44", false,-1);
        tracep->declBit(c+15662,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_45", false,-1);
        tracep->declBit(c+15663,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_46", false,-1);
        tracep->declBit(c+15664,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_47", false,-1);
        tracep->declBit(c+15665,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_48", false,-1);
        tracep->declBit(c+15666,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_49", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_50", false,-1);
        tracep->declBit(c+15668,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_51", false,-1);
        tracep->declBit(c+15669,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_52", false,-1);
        tracep->declBit(c+15670,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_53", false,-1);
        tracep->declBit(c+15671,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_54", false,-1);
        tracep->declBit(c+15672,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_55", false,-1);
        tracep->declBit(c+15673,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_56", false,-1);
        tracep->declBit(c+15674,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_57", false,-1);
        tracep->declBit(c+15675,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_58", false,-1);
        tracep->declBit(c+15676,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_59", false,-1);
        tracep->declBit(c+15677,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_60", false,-1);
        tracep->declBit(c+15678,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_61", false,-1);
        tracep->declBit(c+15679,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_62", false,-1);
        tracep->declBit(c+15680,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_63", false,-1);
        tracep->declBit(c+15681,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_0", false,-1);
        tracep->declBit(c+15682,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_1", false,-1);
        tracep->declBit(c+15683,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_2", false,-1);
        tracep->declBit(c+15684,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_3", false,-1);
        tracep->declBit(c+15685,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_4", false,-1);
        tracep->declBit(c+15686,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_5", false,-1);
        tracep->declBit(c+15687,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_6", false,-1);
        tracep->declBit(c+15688,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_7", false,-1);
        tracep->declBit(c+15689,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_8", false,-1);
        tracep->declBit(c+15690,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_9", false,-1);
        tracep->declBit(c+15691,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_10", false,-1);
        tracep->declBit(c+15692,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_11", false,-1);
        tracep->declBit(c+15693,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_12", false,-1);
        tracep->declBit(c+15694,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_13", false,-1);
        tracep->declBit(c+15695,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_14", false,-1);
        tracep->declBit(c+15696,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_15", false,-1);
        tracep->declBit(c+15697,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_16", false,-1);
        tracep->declBit(c+15698,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_17", false,-1);
        tracep->declBit(c+15699,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_18", false,-1);
        tracep->declBit(c+15700,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_19", false,-1);
        tracep->declBit(c+15701,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_20", false,-1);
        tracep->declBit(c+15702,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_21", false,-1);
        tracep->declBit(c+15703,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_22", false,-1);
        tracep->declBit(c+15704,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_23", false,-1);
        tracep->declBit(c+15705,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_24", false,-1);
        tracep->declBit(c+15706,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_25", false,-1);
        tracep->declBit(c+15707,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_26", false,-1);
        tracep->declBit(c+15708,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_27", false,-1);
        tracep->declBit(c+15709,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_28", false,-1);
        tracep->declBit(c+15710,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_29", false,-1);
        tracep->declBit(c+15711,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_30", false,-1);
        tracep->declBit(c+15712,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_31", false,-1);
        tracep->declBit(c+15713,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_32", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_33", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_34", false,-1);
        tracep->declBit(c+15716,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_35", false,-1);
        tracep->declBit(c+15717,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_36", false,-1);
        tracep->declBit(c+15718,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_37", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_38", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_39", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_40", false,-1);
        tracep->declBit(c+15722,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_41", false,-1);
        tracep->declBit(c+15723,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_42", false,-1);
        tracep->declBit(c+15724,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_43", false,-1);
        tracep->declBit(c+15725,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_44", false,-1);
        tracep->declBit(c+15726,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_45", false,-1);
        tracep->declBit(c+15727,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_46", false,-1);
        tracep->declBit(c+15728,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_47", false,-1);
        tracep->declBit(c+15729,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_48", false,-1);
        tracep->declBit(c+15730,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_49", false,-1);
        tracep->declBit(c+15731,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_50", false,-1);
        tracep->declBit(c+15732,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_51", false,-1);
        tracep->declBit(c+15733,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_52", false,-1);
        tracep->declBit(c+15734,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_53", false,-1);
        tracep->declBit(c+15735,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_54", false,-1);
        tracep->declBit(c+15736,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_55", false,-1);
        tracep->declBit(c+15737,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_56", false,-1);
        tracep->declBit(c+15738,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_57", false,-1);
        tracep->declBit(c+15739,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_58", false,-1);
        tracep->declBit(c+15740,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_59", false,-1);
        tracep->declBit(c+15741,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_60", false,-1);
        tracep->declBit(c+15742,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_61", false,-1);
        tracep->declBit(c+15743,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_62", false,-1);
        tracep->declBit(c+15744,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_63", false,-1);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu core icache cache meta_0 dirty_r", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu core icache cache meta_0 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_1 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_1 reset", false,-1);
        tracep->declBus(c+3757,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_idx", false,-1, 5,0);
        tracep->declBus(c+3758,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3759,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3760,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_tag_wen", false,-1);
        tracep->declBit(c+3761,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_dirty_r", false,-1);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_dirty_w", false,-1);
        tracep->declBit(c+3763,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_dirty_wen", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_valid_r", false,-1);
        tracep->declBit(c+3765,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_invalidate", false,-1);
        tracep->declBit(c+3766,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_dirty_r_async", false,-1);
        tracep->declBit(c+3767,"ysyxSoCFull asic cpu cpu core icache cache meta_1 io_valid_r_async", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+15745,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+3759,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+3757,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_MPORT_mask", false,-1);
        tracep->declBit(c+3760,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_MPORT_en", false,-1);
        tracep->declBus(c+15745,"ysyxSoCFull asic cpu cpu core icache cache meta_1 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+15746,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_0", false,-1);
        tracep->declBit(c+15747,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_1", false,-1);
        tracep->declBit(c+15748,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_2", false,-1);
        tracep->declBit(c+15749,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_3", false,-1);
        tracep->declBit(c+15750,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_4", false,-1);
        tracep->declBit(c+15751,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_5", false,-1);
        tracep->declBit(c+15752,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_6", false,-1);
        tracep->declBit(c+15753,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_7", false,-1);
        tracep->declBit(c+15754,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_8", false,-1);
        tracep->declBit(c+15755,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_9", false,-1);
        tracep->declBit(c+15756,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_10", false,-1);
        tracep->declBit(c+15757,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_11", false,-1);
        tracep->declBit(c+15758,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_12", false,-1);
        tracep->declBit(c+15759,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_13", false,-1);
        tracep->declBit(c+15760,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_14", false,-1);
        tracep->declBit(c+15761,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_15", false,-1);
        tracep->declBit(c+15762,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_16", false,-1);
        tracep->declBit(c+15763,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_17", false,-1);
        tracep->declBit(c+15764,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_18", false,-1);
        tracep->declBit(c+15765,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_19", false,-1);
        tracep->declBit(c+15766,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_20", false,-1);
        tracep->declBit(c+15767,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_21", false,-1);
        tracep->declBit(c+15768,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_22", false,-1);
        tracep->declBit(c+15769,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_23", false,-1);
        tracep->declBit(c+15770,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_24", false,-1);
        tracep->declBit(c+15771,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_25", false,-1);
        tracep->declBit(c+15772,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_26", false,-1);
        tracep->declBit(c+15773,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_27", false,-1);
        tracep->declBit(c+15774,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_28", false,-1);
        tracep->declBit(c+15775,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_29", false,-1);
        tracep->declBit(c+15776,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_30", false,-1);
        tracep->declBit(c+15777,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_31", false,-1);
        tracep->declBit(c+15778,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_32", false,-1);
        tracep->declBit(c+15779,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_33", false,-1);
        tracep->declBit(c+15780,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_34", false,-1);
        tracep->declBit(c+15781,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_35", false,-1);
        tracep->declBit(c+15782,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_36", false,-1);
        tracep->declBit(c+15783,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_37", false,-1);
        tracep->declBit(c+15784,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_38", false,-1);
        tracep->declBit(c+15785,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_39", false,-1);
        tracep->declBit(c+15786,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_40", false,-1);
        tracep->declBit(c+15787,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_41", false,-1);
        tracep->declBit(c+15788,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_42", false,-1);
        tracep->declBit(c+15789,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_43", false,-1);
        tracep->declBit(c+15790,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_44", false,-1);
        tracep->declBit(c+15791,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_45", false,-1);
        tracep->declBit(c+15792,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_46", false,-1);
        tracep->declBit(c+15793,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_47", false,-1);
        tracep->declBit(c+15794,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_48", false,-1);
        tracep->declBit(c+15795,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_49", false,-1);
        tracep->declBit(c+15796,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_50", false,-1);
        tracep->declBit(c+15797,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_51", false,-1);
        tracep->declBit(c+15798,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_52", false,-1);
        tracep->declBit(c+15799,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_53", false,-1);
        tracep->declBit(c+15800,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_54", false,-1);
        tracep->declBit(c+15801,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_55", false,-1);
        tracep->declBit(c+15802,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_56", false,-1);
        tracep->declBit(c+15803,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_57", false,-1);
        tracep->declBit(c+15804,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_58", false,-1);
        tracep->declBit(c+15805,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_59", false,-1);
        tracep->declBit(c+15806,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_60", false,-1);
        tracep->declBit(c+15807,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_61", false,-1);
        tracep->declBit(c+15808,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_62", false,-1);
        tracep->declBit(c+15809,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_63", false,-1);
        tracep->declBit(c+15810,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_0", false,-1);
        tracep->declBit(c+15811,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_1", false,-1);
        tracep->declBit(c+15812,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_2", false,-1);
        tracep->declBit(c+15813,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_3", false,-1);
        tracep->declBit(c+15814,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_4", false,-1);
        tracep->declBit(c+15815,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_5", false,-1);
        tracep->declBit(c+15816,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_6", false,-1);
        tracep->declBit(c+15817,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_7", false,-1);
        tracep->declBit(c+15818,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_8", false,-1);
        tracep->declBit(c+15819,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_9", false,-1);
        tracep->declBit(c+15820,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_10", false,-1);
        tracep->declBit(c+15821,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_11", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_12", false,-1);
        tracep->declBit(c+15823,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_13", false,-1);
        tracep->declBit(c+15824,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_14", false,-1);
        tracep->declBit(c+15825,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_15", false,-1);
        tracep->declBit(c+15826,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_16", false,-1);
        tracep->declBit(c+15827,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_17", false,-1);
        tracep->declBit(c+15828,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_18", false,-1);
        tracep->declBit(c+15829,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_19", false,-1);
        tracep->declBit(c+15830,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_20", false,-1);
        tracep->declBit(c+15831,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_21", false,-1);
        tracep->declBit(c+15832,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_22", false,-1);
        tracep->declBit(c+15833,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_23", false,-1);
        tracep->declBit(c+15834,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_24", false,-1);
        tracep->declBit(c+15835,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_25", false,-1);
        tracep->declBit(c+15836,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_26", false,-1);
        tracep->declBit(c+15837,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_27", false,-1);
        tracep->declBit(c+15838,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_28", false,-1);
        tracep->declBit(c+15839,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_29", false,-1);
        tracep->declBit(c+15840,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_30", false,-1);
        tracep->declBit(c+15841,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_31", false,-1);
        tracep->declBit(c+15842,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_32", false,-1);
        tracep->declBit(c+15843,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_33", false,-1);
        tracep->declBit(c+15844,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_34", false,-1);
        tracep->declBit(c+15845,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_35", false,-1);
        tracep->declBit(c+15846,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_36", false,-1);
        tracep->declBit(c+15847,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_37", false,-1);
        tracep->declBit(c+15848,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_38", false,-1);
        tracep->declBit(c+15849,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_39", false,-1);
        tracep->declBit(c+15850,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_40", false,-1);
        tracep->declBit(c+15851,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_41", false,-1);
        tracep->declBit(c+15852,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_42", false,-1);
        tracep->declBit(c+15853,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_43", false,-1);
        tracep->declBit(c+15854,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_44", false,-1);
        tracep->declBit(c+15855,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_45", false,-1);
        tracep->declBit(c+15856,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_46", false,-1);
        tracep->declBit(c+15857,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_47", false,-1);
        tracep->declBit(c+15858,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_48", false,-1);
        tracep->declBit(c+15859,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_49", false,-1);
        tracep->declBit(c+15860,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_50", false,-1);
        tracep->declBit(c+15861,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_51", false,-1);
        tracep->declBit(c+15862,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_52", false,-1);
        tracep->declBit(c+15863,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_53", false,-1);
        tracep->declBit(c+15864,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_54", false,-1);
        tracep->declBit(c+15865,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_55", false,-1);
        tracep->declBit(c+15866,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_56", false,-1);
        tracep->declBit(c+15867,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_57", false,-1);
        tracep->declBit(c+15868,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_58", false,-1);
        tracep->declBit(c+15869,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_59", false,-1);
        tracep->declBit(c+15870,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_60", false,-1);
        tracep->declBit(c+15871,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_61", false,-1);
        tracep->declBit(c+15872,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_62", false,-1);
        tracep->declBit(c+15873,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_63", false,-1);
        tracep->declBit(c+3761,"ysyxSoCFull asic cpu cpu core icache cache meta_1 dirty_r", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu core icache cache meta_1 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_2 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_2 reset", false,-1);
        tracep->declBus(c+3768,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_idx", false,-1, 5,0);
        tracep->declBus(c+3769,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3770,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3771,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_tag_wen", false,-1);
        tracep->declBit(c+3772,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_dirty_r", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_dirty_w", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_dirty_wen", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_valid_r", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_invalidate", false,-1);
        tracep->declBit(c+3777,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_dirty_r_async", false,-1);
        tracep->declBit(c+3778,"ysyxSoCFull asic cpu cpu core icache cache meta_2 io_valid_r_async", false,-1);
        tracep->declBus(c+3769,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+15874,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+3770,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+3768,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_MPORT_mask", false,-1);
        tracep->declBit(c+3771,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_MPORT_en", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic cpu cpu core icache cache meta_2 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+15875,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_0", false,-1);
        tracep->declBit(c+15876,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_1", false,-1);
        tracep->declBit(c+15877,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_2", false,-1);
        tracep->declBit(c+15878,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_3", false,-1);
        tracep->declBit(c+15879,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_4", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_5", false,-1);
        tracep->declBit(c+15881,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_6", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_7", false,-1);
        tracep->declBit(c+15883,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_8", false,-1);
        tracep->declBit(c+15884,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_9", false,-1);
        tracep->declBit(c+15885,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_10", false,-1);
        tracep->declBit(c+15886,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_11", false,-1);
        tracep->declBit(c+15887,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_12", false,-1);
        tracep->declBit(c+15888,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_13", false,-1);
        tracep->declBit(c+15889,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_14", false,-1);
        tracep->declBit(c+15890,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_15", false,-1);
        tracep->declBit(c+15891,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_16", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_17", false,-1);
        tracep->declBit(c+15893,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_18", false,-1);
        tracep->declBit(c+15894,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_19", false,-1);
        tracep->declBit(c+15895,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_20", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_21", false,-1);
        tracep->declBit(c+15897,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_22", false,-1);
        tracep->declBit(c+15898,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_23", false,-1);
        tracep->declBit(c+15899,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_24", false,-1);
        tracep->declBit(c+15900,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_25", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_26", false,-1);
        tracep->declBit(c+15902,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_27", false,-1);
        tracep->declBit(c+15903,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_28", false,-1);
        tracep->declBit(c+15904,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_29", false,-1);
        tracep->declBit(c+15905,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_30", false,-1);
        tracep->declBit(c+15906,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_31", false,-1);
        tracep->declBit(c+15907,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_32", false,-1);
        tracep->declBit(c+15908,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_33", false,-1);
        tracep->declBit(c+15909,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_34", false,-1);
        tracep->declBit(c+15910,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_35", false,-1);
        tracep->declBit(c+15911,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_36", false,-1);
        tracep->declBit(c+15912,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_37", false,-1);
        tracep->declBit(c+15913,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_38", false,-1);
        tracep->declBit(c+15914,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_39", false,-1);
        tracep->declBit(c+15915,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_40", false,-1);
        tracep->declBit(c+15916,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_41", false,-1);
        tracep->declBit(c+15917,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_42", false,-1);
        tracep->declBit(c+15918,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_43", false,-1);
        tracep->declBit(c+15919,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_44", false,-1);
        tracep->declBit(c+15920,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_45", false,-1);
        tracep->declBit(c+15921,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_46", false,-1);
        tracep->declBit(c+15922,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_47", false,-1);
        tracep->declBit(c+15923,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_48", false,-1);
        tracep->declBit(c+15924,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_49", false,-1);
        tracep->declBit(c+15925,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_50", false,-1);
        tracep->declBit(c+15926,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_51", false,-1);
        tracep->declBit(c+15927,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_52", false,-1);
        tracep->declBit(c+15928,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_53", false,-1);
        tracep->declBit(c+15929,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_54", false,-1);
        tracep->declBit(c+15930,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_55", false,-1);
        tracep->declBit(c+15931,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_56", false,-1);
        tracep->declBit(c+15932,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_57", false,-1);
        tracep->declBit(c+15933,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_58", false,-1);
        tracep->declBit(c+15934,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_59", false,-1);
        tracep->declBit(c+15935,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_60", false,-1);
        tracep->declBit(c+15936,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_61", false,-1);
        tracep->declBit(c+15937,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_62", false,-1);
        tracep->declBit(c+15938,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_63", false,-1);
        tracep->declBit(c+15939,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_0", false,-1);
        tracep->declBit(c+15940,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_1", false,-1);
        tracep->declBit(c+15941,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_2", false,-1);
        tracep->declBit(c+15942,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_3", false,-1);
        tracep->declBit(c+15943,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_4", false,-1);
        tracep->declBit(c+15944,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_5", false,-1);
        tracep->declBit(c+15945,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_6", false,-1);
        tracep->declBit(c+15946,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_7", false,-1);
        tracep->declBit(c+15947,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_8", false,-1);
        tracep->declBit(c+15948,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_9", false,-1);
        tracep->declBit(c+15949,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_10", false,-1);
        tracep->declBit(c+15950,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_11", false,-1);
        tracep->declBit(c+15951,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_12", false,-1);
        tracep->declBit(c+15952,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_13", false,-1);
        tracep->declBit(c+15953,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_14", false,-1);
        tracep->declBit(c+15954,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_15", false,-1);
        tracep->declBit(c+15955,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_16", false,-1);
        tracep->declBit(c+15956,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_17", false,-1);
        tracep->declBit(c+15957,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_18", false,-1);
        tracep->declBit(c+15958,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_19", false,-1);
        tracep->declBit(c+15959,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_20", false,-1);
        tracep->declBit(c+15960,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_21", false,-1);
        tracep->declBit(c+15961,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_22", false,-1);
        tracep->declBit(c+15962,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_23", false,-1);
        tracep->declBit(c+15963,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_24", false,-1);
        tracep->declBit(c+15964,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_25", false,-1);
        tracep->declBit(c+15965,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_26", false,-1);
        tracep->declBit(c+15966,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_27", false,-1);
        tracep->declBit(c+15967,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_28", false,-1);
        tracep->declBit(c+15968,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_29", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_30", false,-1);
        tracep->declBit(c+15970,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_31", false,-1);
        tracep->declBit(c+15971,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_32", false,-1);
        tracep->declBit(c+15972,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_33", false,-1);
        tracep->declBit(c+15973,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_34", false,-1);
        tracep->declBit(c+15974,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_35", false,-1);
        tracep->declBit(c+15975,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_36", false,-1);
        tracep->declBit(c+15976,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_37", false,-1);
        tracep->declBit(c+15977,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_38", false,-1);
        tracep->declBit(c+15978,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_39", false,-1);
        tracep->declBit(c+15979,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_40", false,-1);
        tracep->declBit(c+15980,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_41", false,-1);
        tracep->declBit(c+15981,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_42", false,-1);
        tracep->declBit(c+15982,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_43", false,-1);
        tracep->declBit(c+15983,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_44", false,-1);
        tracep->declBit(c+15984,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_45", false,-1);
        tracep->declBit(c+15985,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_46", false,-1);
        tracep->declBit(c+15986,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_47", false,-1);
        tracep->declBit(c+15987,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_48", false,-1);
        tracep->declBit(c+15988,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_49", false,-1);
        tracep->declBit(c+15989,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_50", false,-1);
        tracep->declBit(c+15990,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_51", false,-1);
        tracep->declBit(c+15991,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_52", false,-1);
        tracep->declBit(c+15992,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_53", false,-1);
        tracep->declBit(c+15993,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_54", false,-1);
        tracep->declBit(c+15994,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_55", false,-1);
        tracep->declBit(c+15995,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_56", false,-1);
        tracep->declBit(c+15996,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_57", false,-1);
        tracep->declBit(c+15997,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_58", false,-1);
        tracep->declBit(c+15998,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_59", false,-1);
        tracep->declBit(c+15999,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_60", false,-1);
        tracep->declBit(c+16000,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_61", false,-1);
        tracep->declBit(c+16001,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_62", false,-1);
        tracep->declBit(c+16002,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_63", false,-1);
        tracep->declBit(c+3772,"ysyxSoCFull asic cpu cpu core icache cache meta_2 dirty_r", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu core icache cache meta_2 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_3 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_3 reset", false,-1);
        tracep->declBus(c+3779,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_idx", false,-1, 5,0);
        tracep->declBus(c+3780,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3781,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3782,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_tag_wen", false,-1);
        tracep->declBit(c+3783,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_dirty_r", false,-1);
        tracep->declBit(c+3784,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_dirty_w", false,-1);
        tracep->declBit(c+3785,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_dirty_wen", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_valid_r", false,-1);
        tracep->declBit(c+3787,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_invalidate", false,-1);
        tracep->declBit(c+3788,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_dirty_r_async", false,-1);
        tracep->declBit(c+3789,"ysyxSoCFull asic cpu cpu core icache cache meta_3 io_valid_r_async", false,-1);
        tracep->declBus(c+3780,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+16003,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+3781,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+3779,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_MPORT_mask", false,-1);
        tracep->declBit(c+3782,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_MPORT_en", false,-1);
        tracep->declBus(c+16003,"ysyxSoCFull asic cpu cpu core icache cache meta_3 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+16004,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_0", false,-1);
        tracep->declBit(c+16005,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_1", false,-1);
        tracep->declBit(c+16006,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_2", false,-1);
        tracep->declBit(c+16007,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_3", false,-1);
        tracep->declBit(c+16008,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_4", false,-1);
        tracep->declBit(c+16009,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_5", false,-1);
        tracep->declBit(c+16010,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_6", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_7", false,-1);
        tracep->declBit(c+16012,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_8", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_9", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_10", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_11", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_12", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_13", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_14", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_15", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_16", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_17", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_18", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_19", false,-1);
        tracep->declBit(c+16024,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_20", false,-1);
        tracep->declBit(c+16025,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_21", false,-1);
        tracep->declBit(c+16026,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_22", false,-1);
        tracep->declBit(c+16027,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_23", false,-1);
        tracep->declBit(c+16028,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_24", false,-1);
        tracep->declBit(c+16029,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_25", false,-1);
        tracep->declBit(c+16030,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_26", false,-1);
        tracep->declBit(c+16031,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_27", false,-1);
        tracep->declBit(c+16032,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_28", false,-1);
        tracep->declBit(c+16033,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_29", false,-1);
        tracep->declBit(c+16034,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_30", false,-1);
        tracep->declBit(c+16035,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_31", false,-1);
        tracep->declBit(c+16036,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_32", false,-1);
        tracep->declBit(c+16037,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_33", false,-1);
        tracep->declBit(c+16038,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_34", false,-1);
        tracep->declBit(c+16039,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_35", false,-1);
        tracep->declBit(c+16040,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_36", false,-1);
        tracep->declBit(c+16041,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_37", false,-1);
        tracep->declBit(c+16042,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_38", false,-1);
        tracep->declBit(c+16043,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_39", false,-1);
        tracep->declBit(c+16044,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_40", false,-1);
        tracep->declBit(c+16045,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_41", false,-1);
        tracep->declBit(c+16046,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_42", false,-1);
        tracep->declBit(c+16047,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_43", false,-1);
        tracep->declBit(c+16048,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_44", false,-1);
        tracep->declBit(c+16049,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_45", false,-1);
        tracep->declBit(c+16050,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_46", false,-1);
        tracep->declBit(c+16051,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_47", false,-1);
        tracep->declBit(c+16052,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_48", false,-1);
        tracep->declBit(c+16053,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_49", false,-1);
        tracep->declBit(c+16054,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_50", false,-1);
        tracep->declBit(c+16055,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_51", false,-1);
        tracep->declBit(c+16056,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_52", false,-1);
        tracep->declBit(c+16057,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_53", false,-1);
        tracep->declBit(c+16058,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_54", false,-1);
        tracep->declBit(c+16059,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_55", false,-1);
        tracep->declBit(c+16060,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_56", false,-1);
        tracep->declBit(c+16061,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_57", false,-1);
        tracep->declBit(c+16062,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_58", false,-1);
        tracep->declBit(c+16063,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_59", false,-1);
        tracep->declBit(c+16064,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_60", false,-1);
        tracep->declBit(c+16065,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_61", false,-1);
        tracep->declBit(c+16066,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_62", false,-1);
        tracep->declBit(c+16067,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_63", false,-1);
        tracep->declBit(c+16068,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_0", false,-1);
        tracep->declBit(c+16069,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_1", false,-1);
        tracep->declBit(c+16070,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_2", false,-1);
        tracep->declBit(c+16071,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_3", false,-1);
        tracep->declBit(c+16072,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_4", false,-1);
        tracep->declBit(c+16073,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_5", false,-1);
        tracep->declBit(c+16074,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_6", false,-1);
        tracep->declBit(c+16075,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_7", false,-1);
        tracep->declBit(c+16076,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_8", false,-1);
        tracep->declBit(c+16077,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_9", false,-1);
        tracep->declBit(c+16078,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_10", false,-1);
        tracep->declBit(c+16079,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_11", false,-1);
        tracep->declBit(c+16080,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_12", false,-1);
        tracep->declBit(c+16081,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_13", false,-1);
        tracep->declBit(c+16082,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_14", false,-1);
        tracep->declBit(c+16083,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_15", false,-1);
        tracep->declBit(c+16084,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_16", false,-1);
        tracep->declBit(c+16085,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_17", false,-1);
        tracep->declBit(c+16086,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_18", false,-1);
        tracep->declBit(c+16087,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_19", false,-1);
        tracep->declBit(c+16088,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_20", false,-1);
        tracep->declBit(c+16089,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_21", false,-1);
        tracep->declBit(c+16090,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_22", false,-1);
        tracep->declBit(c+16091,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_23", false,-1);
        tracep->declBit(c+16092,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_24", false,-1);
        tracep->declBit(c+16093,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_25", false,-1);
        tracep->declBit(c+16094,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_26", false,-1);
        tracep->declBit(c+16095,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_27", false,-1);
        tracep->declBit(c+16096,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_28", false,-1);
        tracep->declBit(c+16097,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_29", false,-1);
        tracep->declBit(c+16098,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_30", false,-1);
        tracep->declBit(c+16099,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_31", false,-1);
        tracep->declBit(c+16100,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_32", false,-1);
        tracep->declBit(c+16101,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_33", false,-1);
        tracep->declBit(c+16102,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_34", false,-1);
        tracep->declBit(c+16103,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_35", false,-1);
        tracep->declBit(c+16104,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_36", false,-1);
        tracep->declBit(c+16105,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_37", false,-1);
        tracep->declBit(c+16106,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_38", false,-1);
        tracep->declBit(c+16107,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_39", false,-1);
        tracep->declBit(c+16108,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_40", false,-1);
        tracep->declBit(c+16109,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_41", false,-1);
        tracep->declBit(c+16110,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_42", false,-1);
        tracep->declBit(c+16111,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_43", false,-1);
        tracep->declBit(c+16112,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_44", false,-1);
        tracep->declBit(c+16113,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_45", false,-1);
        tracep->declBit(c+16114,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_46", false,-1);
        tracep->declBit(c+16115,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_47", false,-1);
        tracep->declBit(c+16116,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_48", false,-1);
        tracep->declBit(c+16117,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_49", false,-1);
        tracep->declBit(c+16118,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_50", false,-1);
        tracep->declBit(c+16119,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_51", false,-1);
        tracep->declBit(c+16120,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_52", false,-1);
        tracep->declBit(c+16121,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_53", false,-1);
        tracep->declBit(c+16122,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_54", false,-1);
        tracep->declBit(c+16123,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_55", false,-1);
        tracep->declBit(c+16124,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_56", false,-1);
        tracep->declBit(c+16125,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_57", false,-1);
        tracep->declBit(c+16126,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_58", false,-1);
        tracep->declBit(c+16127,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_59", false,-1);
        tracep->declBit(c+16128,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_60", false,-1);
        tracep->declBit(c+16129,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_61", false,-1);
        tracep->declBit(c+16130,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_62", false,-1);
        tracep->declBit(c+16131,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_63", false,-1);
        tracep->declBit(c+3783,"ysyxSoCFull asic cpu cpu core icache cache meta_3 dirty_r", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull asic cpu cpu core icache cache meta_3 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 reset", false,-1);
        tracep->declBus(c+4252,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_idx", false,-1, 5,0);
        tracep->declBus(c+4253,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4254,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4255,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_tag_wen", false,-1);
        tracep->declBit(c+4256,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_dirty_r", false,-1);
        tracep->declBit(c+4257,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_dirty_w", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_dirty_wen", false,-1);
        tracep->declBit(c+4259,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_valid_r", false,-1);
        tracep->declBit(c+4260,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_invalidate", false,-1);
        tracep->declBit(c+4261,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_dirty_r_async", false,-1);
        tracep->declBit(c+4262,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 io_valid_r_async", false,-1);
        tracep->declBus(c+4253,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+16132,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+4254,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+4252,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_MPORT_mask", false,-1);
        tracep->declBit(c+4255,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_MPORT_en", false,-1);
        tracep->declBus(c+16132,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+16133,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_0", false,-1);
        tracep->declBit(c+16134,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_1", false,-1);
        tracep->declBit(c+16135,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_2", false,-1);
        tracep->declBit(c+16136,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_3", false,-1);
        tracep->declBit(c+16137,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_4", false,-1);
        tracep->declBit(c+16138,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_5", false,-1);
        tracep->declBit(c+16139,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_6", false,-1);
        tracep->declBit(c+16140,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_7", false,-1);
        tracep->declBit(c+16141,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_8", false,-1);
        tracep->declBit(c+16142,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_9", false,-1);
        tracep->declBit(c+16143,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_10", false,-1);
        tracep->declBit(c+16144,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_11", false,-1);
        tracep->declBit(c+16145,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_12", false,-1);
        tracep->declBit(c+16146,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_13", false,-1);
        tracep->declBit(c+16147,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_14", false,-1);
        tracep->declBit(c+16148,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_15", false,-1);
        tracep->declBit(c+16149,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_16", false,-1);
        tracep->declBit(c+16150,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_17", false,-1);
        tracep->declBit(c+16151,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_18", false,-1);
        tracep->declBit(c+16152,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_19", false,-1);
        tracep->declBit(c+16153,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_20", false,-1);
        tracep->declBit(c+16154,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_21", false,-1);
        tracep->declBit(c+16155,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_22", false,-1);
        tracep->declBit(c+16156,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_23", false,-1);
        tracep->declBit(c+16157,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_24", false,-1);
        tracep->declBit(c+16158,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_25", false,-1);
        tracep->declBit(c+16159,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_26", false,-1);
        tracep->declBit(c+16160,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_27", false,-1);
        tracep->declBit(c+16161,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_28", false,-1);
        tracep->declBit(c+16162,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_29", false,-1);
        tracep->declBit(c+16163,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_30", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_31", false,-1);
        tracep->declBit(c+16165,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_32", false,-1);
        tracep->declBit(c+16166,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_33", false,-1);
        tracep->declBit(c+16167,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_34", false,-1);
        tracep->declBit(c+16168,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_35", false,-1);
        tracep->declBit(c+16169,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_36", false,-1);
        tracep->declBit(c+16170,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_37", false,-1);
        tracep->declBit(c+16171,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_38", false,-1);
        tracep->declBit(c+16172,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_39", false,-1);
        tracep->declBit(c+16173,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_40", false,-1);
        tracep->declBit(c+16174,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_41", false,-1);
        tracep->declBit(c+16175,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_42", false,-1);
        tracep->declBit(c+16176,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_43", false,-1);
        tracep->declBit(c+16177,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_44", false,-1);
        tracep->declBit(c+16178,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_45", false,-1);
        tracep->declBit(c+16179,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_46", false,-1);
        tracep->declBit(c+16180,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_47", false,-1);
        tracep->declBit(c+16181,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_48", false,-1);
        tracep->declBit(c+16182,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_49", false,-1);
        tracep->declBit(c+16183,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_50", false,-1);
        tracep->declBit(c+16184,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_51", false,-1);
        tracep->declBit(c+16185,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_52", false,-1);
        tracep->declBit(c+16186,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_53", false,-1);
        tracep->declBit(c+16187,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_54", false,-1);
        tracep->declBit(c+16188,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_55", false,-1);
        tracep->declBit(c+16189,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_56", false,-1);
        tracep->declBit(c+16190,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_57", false,-1);
        tracep->declBit(c+16191,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_58", false,-1);
        tracep->declBit(c+16192,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_59", false,-1);
        tracep->declBit(c+16193,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_60", false,-1);
        tracep->declBit(c+16194,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_61", false,-1);
        tracep->declBit(c+16195,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_62", false,-1);
        tracep->declBit(c+16196,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_63", false,-1);
        tracep->declBit(c+16197,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_0", false,-1);
        tracep->declBit(c+16198,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_1", false,-1);
        tracep->declBit(c+16199,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_2", false,-1);
        tracep->declBit(c+16200,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_3", false,-1);
        tracep->declBit(c+16201,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_4", false,-1);
        tracep->declBit(c+16202,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_5", false,-1);
        tracep->declBit(c+16203,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_6", false,-1);
        tracep->declBit(c+16204,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_7", false,-1);
        tracep->declBit(c+16205,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_8", false,-1);
        tracep->declBit(c+16206,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_9", false,-1);
        tracep->declBit(c+16207,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_10", false,-1);
        tracep->declBit(c+16208,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_11", false,-1);
        tracep->declBit(c+16209,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_12", false,-1);
        tracep->declBit(c+16210,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_13", false,-1);
        tracep->declBit(c+16211,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_14", false,-1);
        tracep->declBit(c+16212,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_15", false,-1);
        tracep->declBit(c+16213,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_16", false,-1);
        tracep->declBit(c+16214,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_17", false,-1);
        tracep->declBit(c+16215,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_18", false,-1);
        tracep->declBit(c+16216,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_19", false,-1);
        tracep->declBit(c+16217,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_20", false,-1);
        tracep->declBit(c+16218,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_21", false,-1);
        tracep->declBit(c+16219,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_22", false,-1);
        tracep->declBit(c+16220,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_23", false,-1);
        tracep->declBit(c+16221,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_24", false,-1);
        tracep->declBit(c+16222,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_25", false,-1);
        tracep->declBit(c+16223,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_26", false,-1);
        tracep->declBit(c+16224,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_27", false,-1);
        tracep->declBit(c+16225,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_28", false,-1);
        tracep->declBit(c+16226,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_29", false,-1);
        tracep->declBit(c+16227,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_30", false,-1);
        tracep->declBit(c+16228,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_31", false,-1);
        tracep->declBit(c+16229,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_32", false,-1);
        tracep->declBit(c+16230,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_33", false,-1);
        tracep->declBit(c+16231,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_34", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_35", false,-1);
        tracep->declBit(c+16233,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_36", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_37", false,-1);
        tracep->declBit(c+16235,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_38", false,-1);
        tracep->declBit(c+16236,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_39", false,-1);
        tracep->declBit(c+16237,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_40", false,-1);
        tracep->declBit(c+16238,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_41", false,-1);
        tracep->declBit(c+16239,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_42", false,-1);
        tracep->declBit(c+16240,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_43", false,-1);
        tracep->declBit(c+16241,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_44", false,-1);
        tracep->declBit(c+16242,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_45", false,-1);
        tracep->declBit(c+16243,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_46", false,-1);
        tracep->declBit(c+16244,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_47", false,-1);
        tracep->declBit(c+16245,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_48", false,-1);
        tracep->declBit(c+16246,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_49", false,-1);
        tracep->declBit(c+16247,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_50", false,-1);
        tracep->declBit(c+16248,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_51", false,-1);
        tracep->declBit(c+16249,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_52", false,-1);
        tracep->declBit(c+16250,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_53", false,-1);
        tracep->declBit(c+16251,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_54", false,-1);
        tracep->declBit(c+16252,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_55", false,-1);
        tracep->declBit(c+16253,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_56", false,-1);
        tracep->declBit(c+16254,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_57", false,-1);
        tracep->declBit(c+16255,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_58", false,-1);
        tracep->declBit(c+16256,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_59", false,-1);
        tracep->declBit(c+16257,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_60", false,-1);
        tracep->declBit(c+16258,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_61", false,-1);
        tracep->declBit(c+16259,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_62", false,-1);
        tracep->declBit(c+16260,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_63", false,-1);
        tracep->declBit(c+4256,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 dirty_r", false,-1);
        tracep->declBit(c+4259,"ysyxSoCFull asic cpu cpu core dcache cache meta_0 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 reset", false,-1);
        tracep->declBus(c+4263,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_idx", false,-1, 5,0);
        tracep->declBus(c+4264,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4265,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4266,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_tag_wen", false,-1);
        tracep->declBit(c+4267,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_dirty_r", false,-1);
        tracep->declBit(c+4268,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_dirty_w", false,-1);
        tracep->declBit(c+4269,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_dirty_wen", false,-1);
        tracep->declBit(c+4270,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_valid_r", false,-1);
        tracep->declBit(c+4271,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_invalidate", false,-1);
        tracep->declBit(c+4272,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_dirty_r_async", false,-1);
        tracep->declBit(c+4273,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 io_valid_r_async", false,-1);
        tracep->declBus(c+4264,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+16261,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+4265,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+4263,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_MPORT_mask", false,-1);
        tracep->declBit(c+4266,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_MPORT_en", false,-1);
        tracep->declBus(c+16261,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+16262,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_0", false,-1);
        tracep->declBit(c+16263,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_1", false,-1);
        tracep->declBit(c+16264,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_2", false,-1);
        tracep->declBit(c+16265,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_3", false,-1);
        tracep->declBit(c+16266,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_4", false,-1);
        tracep->declBit(c+16267,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_5", false,-1);
        tracep->declBit(c+16268,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_6", false,-1);
        tracep->declBit(c+16269,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_7", false,-1);
        tracep->declBit(c+16270,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_8", false,-1);
        tracep->declBit(c+16271,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_9", false,-1);
        tracep->declBit(c+16272,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_10", false,-1);
        tracep->declBit(c+16273,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_11", false,-1);
        tracep->declBit(c+16274,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_12", false,-1);
        tracep->declBit(c+16275,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_13", false,-1);
        tracep->declBit(c+16276,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_14", false,-1);
        tracep->declBit(c+16277,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_15", false,-1);
        tracep->declBit(c+16278,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_16", false,-1);
        tracep->declBit(c+16279,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_17", false,-1);
        tracep->declBit(c+16280,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_18", false,-1);
        tracep->declBit(c+16281,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_19", false,-1);
        tracep->declBit(c+16282,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_20", false,-1);
        tracep->declBit(c+16283,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_21", false,-1);
        tracep->declBit(c+16284,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_22", false,-1);
        tracep->declBit(c+16285,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_23", false,-1);
        tracep->declBit(c+16286,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_24", false,-1);
        tracep->declBit(c+16287,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_25", false,-1);
        tracep->declBit(c+16288,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_26", false,-1);
        tracep->declBit(c+16289,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_27", false,-1);
        tracep->declBit(c+16290,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_28", false,-1);
        tracep->declBit(c+16291,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_29", false,-1);
        tracep->declBit(c+16292,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_30", false,-1);
        tracep->declBit(c+16293,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_31", false,-1);
        tracep->declBit(c+16294,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_32", false,-1);
        tracep->declBit(c+16295,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_33", false,-1);
        tracep->declBit(c+16296,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_34", false,-1);
        tracep->declBit(c+16297,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_35", false,-1);
        tracep->declBit(c+16298,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_36", false,-1);
        tracep->declBit(c+16299,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_37", false,-1);
        tracep->declBit(c+16300,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_38", false,-1);
        tracep->declBit(c+16301,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_39", false,-1);
        tracep->declBit(c+16302,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_40", false,-1);
        tracep->declBit(c+16303,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_41", false,-1);
        tracep->declBit(c+16304,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_42", false,-1);
        tracep->declBit(c+16305,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_43", false,-1);
        tracep->declBit(c+16306,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_44", false,-1);
        tracep->declBit(c+16307,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_45", false,-1);
        tracep->declBit(c+16308,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_46", false,-1);
        tracep->declBit(c+16309,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_47", false,-1);
        tracep->declBit(c+16310,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_48", false,-1);
        tracep->declBit(c+16311,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_49", false,-1);
        tracep->declBit(c+16312,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_50", false,-1);
        tracep->declBit(c+16313,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_51", false,-1);
        tracep->declBit(c+16314,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_52", false,-1);
        tracep->declBit(c+16315,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_53", false,-1);
        tracep->declBit(c+16316,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_54", false,-1);
        tracep->declBit(c+16317,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_55", false,-1);
        tracep->declBit(c+16318,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_56", false,-1);
        tracep->declBit(c+16319,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_57", false,-1);
        tracep->declBit(c+16320,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_58", false,-1);
        tracep->declBit(c+16321,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_59", false,-1);
        tracep->declBit(c+16322,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_60", false,-1);
        tracep->declBit(c+16323,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_61", false,-1);
        tracep->declBit(c+16324,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_62", false,-1);
        tracep->declBit(c+16325,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_63", false,-1);
        tracep->declBit(c+16326,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_0", false,-1);
        tracep->declBit(c+16327,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_1", false,-1);
        tracep->declBit(c+16328,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_2", false,-1);
        tracep->declBit(c+16329,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_3", false,-1);
        tracep->declBit(c+16330,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_4", false,-1);
        tracep->declBit(c+16331,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_5", false,-1);
        tracep->declBit(c+16332,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_6", false,-1);
        tracep->declBit(c+16333,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_7", false,-1);
        tracep->declBit(c+16334,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_8", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_9", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_10", false,-1);
        tracep->declBit(c+16337,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_11", false,-1);
        tracep->declBit(c+16338,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_12", false,-1);
        tracep->declBit(c+16339,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_13", false,-1);
        tracep->declBit(c+16340,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_14", false,-1);
        tracep->declBit(c+16341,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_15", false,-1);
        tracep->declBit(c+16342,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_16", false,-1);
        tracep->declBit(c+16343,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_17", false,-1);
        tracep->declBit(c+16344,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_18", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_19", false,-1);
        tracep->declBit(c+16346,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_20", false,-1);
        tracep->declBit(c+16347,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_21", false,-1);
        tracep->declBit(c+16348,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_22", false,-1);
        tracep->declBit(c+16349,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_23", false,-1);
        tracep->declBit(c+16350,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_24", false,-1);
        tracep->declBit(c+16351,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_25", false,-1);
        tracep->declBit(c+16352,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_26", false,-1);
        tracep->declBit(c+16353,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_27", false,-1);
        tracep->declBit(c+16354,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_28", false,-1);
        tracep->declBit(c+16355,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_29", false,-1);
        tracep->declBit(c+16356,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_30", false,-1);
        tracep->declBit(c+16357,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_31", false,-1);
        tracep->declBit(c+16358,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_32", false,-1);
        tracep->declBit(c+16359,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_33", false,-1);
        tracep->declBit(c+16360,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_34", false,-1);
        tracep->declBit(c+16361,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_35", false,-1);
        tracep->declBit(c+16362,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_36", false,-1);
        tracep->declBit(c+16363,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_37", false,-1);
        tracep->declBit(c+16364,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_38", false,-1);
        tracep->declBit(c+16365,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_39", false,-1);
        tracep->declBit(c+16366,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_40", false,-1);
        tracep->declBit(c+16367,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_41", false,-1);
        tracep->declBit(c+16368,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_42", false,-1);
        tracep->declBit(c+16369,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_43", false,-1);
        tracep->declBit(c+16370,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_44", false,-1);
        tracep->declBit(c+16371,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_45", false,-1);
        tracep->declBit(c+16372,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_46", false,-1);
        tracep->declBit(c+16373,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_47", false,-1);
        tracep->declBit(c+16374,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_48", false,-1);
        tracep->declBit(c+16375,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_49", false,-1);
        tracep->declBit(c+16376,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_50", false,-1);
        tracep->declBit(c+16377,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_51", false,-1);
        tracep->declBit(c+16378,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_52", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_53", false,-1);
        tracep->declBit(c+16380,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_54", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_55", false,-1);
        tracep->declBit(c+16382,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_56", false,-1);
        tracep->declBit(c+16383,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_57", false,-1);
        tracep->declBit(c+16384,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_58", false,-1);
        tracep->declBit(c+16385,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_59", false,-1);
        tracep->declBit(c+16386,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_60", false,-1);
        tracep->declBit(c+16387,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_61", false,-1);
        tracep->declBit(c+16388,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_62", false,-1);
        tracep->declBit(c+16389,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_63", false,-1);
        tracep->declBit(c+4267,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 dirty_r", false,-1);
        tracep->declBit(c+4270,"ysyxSoCFull asic cpu cpu core dcache cache meta_1 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 reset", false,-1);
        tracep->declBus(c+4274,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_idx", false,-1, 5,0);
        tracep->declBus(c+4275,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4276,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4277,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_tag_wen", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_dirty_r", false,-1);
        tracep->declBit(c+4279,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_dirty_w", false,-1);
        tracep->declBit(c+4280,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_dirty_wen", false,-1);
        tracep->declBit(c+4281,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_valid_r", false,-1);
        tracep->declBit(c+4282,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_invalidate", false,-1);
        tracep->declBit(c+4283,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_dirty_r_async", false,-1);
        tracep->declBit(c+4284,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 io_valid_r_async", false,-1);
        tracep->declBus(c+4275,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+16390,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+4276,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+4274,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_MPORT_mask", false,-1);
        tracep->declBit(c+4277,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_MPORT_en", false,-1);
        tracep->declBus(c+16390,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+16391,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_0", false,-1);
        tracep->declBit(c+16392,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_1", false,-1);
        tracep->declBit(c+16393,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_2", false,-1);
        tracep->declBit(c+16394,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_3", false,-1);
        tracep->declBit(c+16395,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_4", false,-1);
        tracep->declBit(c+16396,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_5", false,-1);
        tracep->declBit(c+16397,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_6", false,-1);
        tracep->declBit(c+16398,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_7", false,-1);
        tracep->declBit(c+16399,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_8", false,-1);
        tracep->declBit(c+16400,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_9", false,-1);
        tracep->declBit(c+16401,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_10", false,-1);
        tracep->declBit(c+16402,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_11", false,-1);
        tracep->declBit(c+16403,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_12", false,-1);
        tracep->declBit(c+16404,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_13", false,-1);
        tracep->declBit(c+16405,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_14", false,-1);
        tracep->declBit(c+16406,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_15", false,-1);
        tracep->declBit(c+16407,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_16", false,-1);
        tracep->declBit(c+16408,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_17", false,-1);
        tracep->declBit(c+16409,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_18", false,-1);
        tracep->declBit(c+16410,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_19", false,-1);
        tracep->declBit(c+16411,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_20", false,-1);
        tracep->declBit(c+16412,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_21", false,-1);
        tracep->declBit(c+16413,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_22", false,-1);
        tracep->declBit(c+16414,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_23", false,-1);
        tracep->declBit(c+16415,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_24", false,-1);
        tracep->declBit(c+16416,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_25", false,-1);
        tracep->declBit(c+16417,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_26", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_27", false,-1);
        tracep->declBit(c+16419,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_28", false,-1);
        tracep->declBit(c+16420,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_29", false,-1);
        tracep->declBit(c+16421,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_30", false,-1);
        tracep->declBit(c+16422,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_31", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_32", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_33", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_34", false,-1);
        tracep->declBit(c+16426,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_35", false,-1);
        tracep->declBit(c+16427,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_36", false,-1);
        tracep->declBit(c+16428,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_37", false,-1);
        tracep->declBit(c+16429,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_38", false,-1);
        tracep->declBit(c+16430,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_39", false,-1);
        tracep->declBit(c+16431,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_40", false,-1);
        tracep->declBit(c+16432,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_41", false,-1);
        tracep->declBit(c+16433,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_42", false,-1);
        tracep->declBit(c+16434,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_43", false,-1);
        tracep->declBit(c+16435,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_44", false,-1);
        tracep->declBit(c+16436,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_45", false,-1);
        tracep->declBit(c+16437,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_46", false,-1);
        tracep->declBit(c+16438,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_47", false,-1);
        tracep->declBit(c+16439,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_48", false,-1);
        tracep->declBit(c+16440,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_49", false,-1);
        tracep->declBit(c+16441,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_50", false,-1);
        tracep->declBit(c+16442,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_51", false,-1);
        tracep->declBit(c+16443,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_52", false,-1);
        tracep->declBit(c+16444,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_53", false,-1);
        tracep->declBit(c+16445,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_54", false,-1);
        tracep->declBit(c+16446,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_55", false,-1);
        tracep->declBit(c+16447,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_56", false,-1);
        tracep->declBit(c+16448,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_57", false,-1);
        tracep->declBit(c+16449,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_58", false,-1);
        tracep->declBit(c+16450,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_59", false,-1);
        tracep->declBit(c+16451,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_60", false,-1);
        tracep->declBit(c+16452,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_61", false,-1);
        tracep->declBit(c+16453,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_62", false,-1);
        tracep->declBit(c+16454,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_63", false,-1);
        tracep->declBit(c+16455,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_0", false,-1);
        tracep->declBit(c+16456,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_1", false,-1);
        tracep->declBit(c+16457,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_2", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_3", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_4", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_5", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_6", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_7", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_8", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_9", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_10", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_11", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_12", false,-1);
        tracep->declBit(c+16468,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_13", false,-1);
        tracep->declBit(c+16469,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_14", false,-1);
        tracep->declBit(c+16470,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_15", false,-1);
        tracep->declBit(c+16471,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_16", false,-1);
        tracep->declBit(c+16472,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_17", false,-1);
        tracep->declBit(c+16473,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_18", false,-1);
        tracep->declBit(c+16474,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_19", false,-1);
        tracep->declBit(c+16475,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_20", false,-1);
        tracep->declBit(c+16476,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_21", false,-1);
        tracep->declBit(c+16477,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_22", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_23", false,-1);
        tracep->declBit(c+16479,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_24", false,-1);
        tracep->declBit(c+16480,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_25", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_26", false,-1);
        tracep->declBit(c+16482,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_27", false,-1);
        tracep->declBit(c+16483,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_28", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_29", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_30", false,-1);
        tracep->declBit(c+16486,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_31", false,-1);
        tracep->declBit(c+16487,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_32", false,-1);
        tracep->declBit(c+16488,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_33", false,-1);
        tracep->declBit(c+16489,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_34", false,-1);
        tracep->declBit(c+16490,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_35", false,-1);
        tracep->declBit(c+16491,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_36", false,-1);
        tracep->declBit(c+16492,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_37", false,-1);
        tracep->declBit(c+16493,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_38", false,-1);
        tracep->declBit(c+16494,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_39", false,-1);
        tracep->declBit(c+16495,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_40", false,-1);
        tracep->declBit(c+16496,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_41", false,-1);
        tracep->declBit(c+16497,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_42", false,-1);
        tracep->declBit(c+16498,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_43", false,-1);
        tracep->declBit(c+16499,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_44", false,-1);
        tracep->declBit(c+16500,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_45", false,-1);
        tracep->declBit(c+16501,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_46", false,-1);
        tracep->declBit(c+16502,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_47", false,-1);
        tracep->declBit(c+16503,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_48", false,-1);
        tracep->declBit(c+16504,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_49", false,-1);
        tracep->declBit(c+16505,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_50", false,-1);
        tracep->declBit(c+16506,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_51", false,-1);
        tracep->declBit(c+16507,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_52", false,-1);
        tracep->declBit(c+16508,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_53", false,-1);
        tracep->declBit(c+16509,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_54", false,-1);
        tracep->declBit(c+16510,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_55", false,-1);
        tracep->declBit(c+16511,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_56", false,-1);
        tracep->declBit(c+16512,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_57", false,-1);
        tracep->declBit(c+16513,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_58", false,-1);
        tracep->declBit(c+16514,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_59", false,-1);
        tracep->declBit(c+16515,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_60", false,-1);
        tracep->declBit(c+16516,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_61", false,-1);
        tracep->declBit(c+16517,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_62", false,-1);
        tracep->declBit(c+16518,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_63", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 dirty_r", false,-1);
        tracep->declBit(c+4281,"ysyxSoCFull asic cpu cpu core dcache cache meta_2 valid_r", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 reset", false,-1);
        tracep->declBus(c+4285,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_idx", false,-1, 5,0);
        tracep->declBus(c+4286,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4287,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4288,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_tag_wen", false,-1);
        tracep->declBit(c+4289,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_dirty_r", false,-1);
        tracep->declBit(c+4290,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_dirty_w", false,-1);
        tracep->declBit(c+4291,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_dirty_wen", false,-1);
        tracep->declBit(c+4292,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_valid_r", false,-1);
        tracep->declBit(c+4293,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_invalidate", false,-1);
        tracep->declBit(c+4294,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_dirty_r_async", false,-1);
        tracep->declBit(c+4295,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 io_valid_r_async", false,-1);
        tracep->declBus(c+4286,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_io_tag_r_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+16519,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_io_tag_r_MPORT_addr", false,-1, 5,0);
        tracep->declBus(c+4287,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_MPORT_data", false,-1, 20,0);
        tracep->declBus(c+4285,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_MPORT_addr", false,-1, 5,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_MPORT_mask", false,-1);
        tracep->declBit(c+4288,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_MPORT_en", false,-1);
        tracep->declBus(c+16519,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 tags_io_tag_r_MPORT_addr_pipe_0", false,-1, 5,0);
        tracep->declBit(c+16520,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_0", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_1", false,-1);
        tracep->declBit(c+16522,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_2", false,-1);
        tracep->declBit(c+16523,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_3", false,-1);
        tracep->declBit(c+16524,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_4", false,-1);
        tracep->declBit(c+16525,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_5", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_6", false,-1);
        tracep->declBit(c+16527,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_7", false,-1);
        tracep->declBit(c+16528,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_8", false,-1);
        tracep->declBit(c+16529,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_9", false,-1);
        tracep->declBit(c+16530,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_10", false,-1);
        tracep->declBit(c+16531,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_11", false,-1);
        tracep->declBit(c+16532,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_12", false,-1);
        tracep->declBit(c+16533,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_13", false,-1);
        tracep->declBit(c+16534,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_14", false,-1);
        tracep->declBit(c+16535,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_15", false,-1);
        tracep->declBit(c+16536,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_16", false,-1);
        tracep->declBit(c+16537,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_17", false,-1);
        tracep->declBit(c+16538,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_18", false,-1);
        tracep->declBit(c+16539,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_19", false,-1);
        tracep->declBit(c+16540,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_20", false,-1);
        tracep->declBit(c+16541,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_21", false,-1);
        tracep->declBit(c+16542,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_22", false,-1);
        tracep->declBit(c+16543,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_23", false,-1);
        tracep->declBit(c+16544,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_24", false,-1);
        tracep->declBit(c+16545,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_25", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_26", false,-1);
        tracep->declBit(c+16547,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_27", false,-1);
        tracep->declBit(c+16548,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_28", false,-1);
        tracep->declBit(c+16549,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_29", false,-1);
        tracep->declBit(c+16550,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_30", false,-1);
        tracep->declBit(c+16551,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_31", false,-1);
        tracep->declBit(c+16552,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_32", false,-1);
        tracep->declBit(c+16553,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_33", false,-1);
        tracep->declBit(c+16554,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_34", false,-1);
        tracep->declBit(c+16555,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_35", false,-1);
        tracep->declBit(c+16556,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_36", false,-1);
        tracep->declBit(c+16557,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_37", false,-1);
        tracep->declBit(c+16558,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_38", false,-1);
        tracep->declBit(c+16559,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_39", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_40", false,-1);
        tracep->declBit(c+16561,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_41", false,-1);
        tracep->declBit(c+16562,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_42", false,-1);
        tracep->declBit(c+16563,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_43", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_44", false,-1);
        tracep->declBit(c+16565,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_45", false,-1);
        tracep->declBit(c+16566,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_46", false,-1);
        tracep->declBit(c+16567,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_47", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_48", false,-1);
        tracep->declBit(c+16569,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_49", false,-1);
        tracep->declBit(c+16570,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_50", false,-1);
        tracep->declBit(c+16571,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_51", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_52", false,-1);
        tracep->declBit(c+16573,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_53", false,-1);
        tracep->declBit(c+16574,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_54", false,-1);
        tracep->declBit(c+16575,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_55", false,-1);
        tracep->declBit(c+16576,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_56", false,-1);
        tracep->declBit(c+16577,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_57", false,-1);
        tracep->declBit(c+16578,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_58", false,-1);
        tracep->declBit(c+16579,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_59", false,-1);
        tracep->declBit(c+16580,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_60", false,-1);
        tracep->declBit(c+16581,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_61", false,-1);
        tracep->declBit(c+16582,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_62", false,-1);
        tracep->declBit(c+16583,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 valid_63", false,-1);
        tracep->declBit(c+16584,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_0", false,-1);
        tracep->declBit(c+16585,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_1", false,-1);
        tracep->declBit(c+16586,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_2", false,-1);
        tracep->declBit(c+16587,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_3", false,-1);
        tracep->declBit(c+16588,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_4", false,-1);
        tracep->declBit(c+16589,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_5", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_6", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_7", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_8", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_9", false,-1);
        tracep->declBit(c+16594,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_10", false,-1);
        tracep->declBit(c+16595,"ysyxSoCFull asic cpu cpu core dcache cache meta_3 dirty_11", false,-1);
    }
}
