# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"top_tb_func_impl.v" \
"../../../../../Verilog_test.srcs/sim_1/new/test_tb.v" \

# Do not sort compile order
nosort
