// Seed: 1309303063
`celldefine
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output id_5
    , id_16,
    input logic id_6,
    output logic id_7,
    inout logic id_8
    , id_17,
    input id_9,
    input id_10,
    output logic id_11,
    input id_12,
    input logic id_13,
    input id_14,
    input logic id_15
);
  assign id_11 = (id_16 & 1);
  logic id_18 = 1;
endmodule
