
Mainboard_V1.8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019aac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014cc  08019c40  08019c40  00029c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b10c  0801b10c  00030414  2**0
                  CONTENTS
  4 .ARM          00000008  0801b10c  0801b10c  0002b10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b114  0801b114  00030414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b114  0801b114  0002b114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b118  0801b118  0002b118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000414  20000000  0801b11c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009c34  20000414  0801b530  00030414  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a048  0801b530  0003a048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030414  2**0
                  CONTENTS, READONLY
 12 .debug_info   00078fc0  00000000  00000000  00030444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00009075  00000000  00000000  000a9404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025d8  00000000  00000000  000b2480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002318  00000000  00000000  000b4a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f69b  00000000  00000000  000b6d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003be23  00000000  00000000  000e640b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9464  00000000  00000000  0012222e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0020b692  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2e4  00000000  00000000  0020b6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000414 	.word	0x20000414
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08019c24 	.word	0x08019c24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000418 	.word	0x20000418
 80001cc:	08019c24 	.word	0x08019c24

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <BDCInit>:
 * Function Return		: None
 * Function Example		: BDCInit(&BDC1, &htim3, TIM_CHANNEL_4, SHIFTREG, &(SR.cast[1]), Bit6, Bit7);
 * 						  BDCInit(&BDC2, &htim3, TIM_CHANNEL_1, GPIO, GPIOA, GPIO_Pin_9, GPIOA, GPIO_Pin_10);
 */

void BDCInit(BDC_t* bdc,TIM_HandleTypeDef* htimx,uint32_t Channel, BCDDIRPINType Dirpintype, ...){
 8000fec:	b408      	push	{r3}
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b089      	sub	sp, #36	; 0x24
 8000ff2:	af02      	add	r7, sp, #8
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]

	bdc->htim = htimx;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	68ba      	ldr	r2, [r7, #8]
 8000ffe:	61da      	str	r2, [r3, #28]
	bdc->Channel = Channel;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	621a      	str	r2, [r3, #32]
	bdc->Dirpintype =  Dirpintype;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800100c:	701a      	strb	r2, [r3, #0]

	va_list pinconfig;
	va_start(pinconfig, Dirpintype);
 800100e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001012:	617b      	str	r3, [r7, #20]

	if( bdc->Dirpintype == GPIO){
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d12e      	bne.n	800107a <BDCInit+0x8e>

		bdc->GPIOx_DIR1 = va_arg(pinconfig, GPIO_TypeDef*);
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	1d1a      	adds	r2, r3, #4
 8001020:	617a      	str	r2, [r7, #20]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	605a      	str	r2, [r3, #4]
		bdc->GPIO_Pin_DIR1	= va_arg(pinconfig, int);
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	1d1a      	adds	r2, r3, #4
 800102c:	617a      	str	r2, [r7, #20]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	b29a      	uxth	r2, r3
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	811a      	strh	r2, [r3, #8]
		bdc->GPIOx_DIR2 = va_arg(pinconfig, GPIO_TypeDef*);
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	1d1a      	adds	r2, r3, #4
 800103a:	617a      	str	r2, [r7, #20]
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	60da      	str	r2, [r3, #12]
		bdc->GPIO_Pin_DIR2	= va_arg(pinconfig, int);
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	1d1a      	adds	r2, r3, #4
 8001046:	617a      	str	r2, [r7, #20]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	b29a      	uxth	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	821a      	strh	r2, [r3, #16]



		GPIOPinsInit(bdc->GPIOx_DIR1, bdc->GPIO_Pin_DIR1,GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6858      	ldr	r0, [r3, #4]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	8919      	ldrh	r1, [r3, #8]
 8001058:	2301      	movs	r3, #1
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2302      	movs	r3, #2
 800105e:	2201      	movs	r2, #1
 8001060:	f000 f84e 	bl	8001100 <GPIOPinsInit>
		GPIOPinsInit(bdc->GPIOx_DIR2, bdc->GPIO_Pin_DIR2,GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	68d8      	ldr	r0, [r3, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	8a19      	ldrh	r1, [r3, #16]
 800106c:	2301      	movs	r3, #1
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	2302      	movs	r3, #2
 8001072:	2201      	movs	r2, #1
 8001074:	f000 f844 	bl	8001100 <GPIOPinsInit>
 8001078:	e017      	b.n	80010aa <BDCInit+0xbe>

	}else if(bdc->Dirpintype == SHIFTREG){
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d113      	bne.n	80010aa <BDCInit+0xbe>

		bdc->shiftreg = va_arg(pinconfig, byte_t *);
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	1d1a      	adds	r2, r3, #4
 8001086:	617a      	str	r2, [r7, #20]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	615a      	str	r2, [r3, #20]
		bdc->dir1 = va_arg(pinconfig, int);
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	1d1a      	adds	r2, r3, #4
 8001092:	617a      	str	r2, [r7, #20]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	b2da      	uxtb	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	761a      	strb	r2, [r3, #24]
		bdc->dir2 = va_arg(pinconfig, int);
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	1d1a      	adds	r2, r3, #4
 80010a0:	617a      	str	r2, [r7, #20]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	765a      	strb	r2, [r3, #25]
	}

	va_end(pinconfig);
	__HAL_TIM_SET_COMPARE(bdc->htim, (bdc->Channel), 0);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	6a1b      	ldr	r3, [r3, #32]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d105      	bne.n	80010be <BDCInit+0xd2>
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2200      	movs	r2, #0
 80010ba:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010bc:	e018      	b.n	80010f0 <BDCInit+0x104>
	__HAL_TIM_SET_COMPARE(bdc->htim, (bdc->Channel), 0);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	6a1b      	ldr	r3, [r3, #32]
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	d105      	bne.n	80010d2 <BDCInit+0xe6>
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	2300      	movs	r3, #0
 80010ce:	6393      	str	r3, [r2, #56]	; 0x38
}
 80010d0:	e00e      	b.n	80010f0 <BDCInit+0x104>
	__HAL_TIM_SET_COMPARE(bdc->htim, (bdc->Channel), 0);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	2b08      	cmp	r3, #8
 80010d8:	d105      	bne.n	80010e6 <BDCInit+0xfa>
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	69db      	ldr	r3, [r3, #28]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	2300      	movs	r3, #0
 80010e2:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80010e4:	e004      	b.n	80010f0 <BDCInit+0x104>
	__HAL_TIM_SET_COMPARE(bdc->htim, (bdc->Channel), 0);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	2300      	movs	r3, #0
 80010ee:	6413      	str	r3, [r2, #64]	; 0x40
}
 80010f0:	bf00      	nop
 80010f2:	371c      	adds	r7, #28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010fa:	b001      	add	sp, #4
 80010fc:	4770      	bx	lr
	...

08001100 <GPIOPinsInit>:
 * Function Return		: None
 * Function Example		: GPIOPinsInit(GPIOA, GPIO_Pin_2, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 */

void GPIOPinsInit (GPIO_TypeDef * GPIOx, uint16_t GPIO_Pin,uint32_t Mode, uint32_t GPIO_Speed,  uint32_t GPIO_PuPd)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b092      	sub	sp, #72	; 0x48
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	460b      	mov	r3, r1
 800110e:	817b      	strh	r3, [r7, #10]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]

	switch((uint32_t)GPIOx){
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4a6a      	ldr	r2, [pc, #424]	; (80012cc <GPIOPinsInit+0x1cc>)
 8001124:	4293      	cmp	r3, r2
 8001126:	f000 80af 	beq.w	8001288 <GPIOPinsInit+0x188>
 800112a:	4a68      	ldr	r2, [pc, #416]	; (80012cc <GPIOPinsInit+0x1cc>)
 800112c:	4293      	cmp	r3, r2
 800112e:	f200 80ba 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 8001132:	4a67      	ldr	r2, [pc, #412]	; (80012d0 <GPIOPinsInit+0x1d0>)
 8001134:	4293      	cmp	r3, r2
 8001136:	f000 8098 	beq.w	800126a <GPIOPinsInit+0x16a>
 800113a:	4a65      	ldr	r2, [pc, #404]	; (80012d0 <GPIOPinsInit+0x1d0>)
 800113c:	4293      	cmp	r3, r2
 800113e:	f200 80b2 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 8001142:	4a64      	ldr	r2, [pc, #400]	; (80012d4 <GPIOPinsInit+0x1d4>)
 8001144:	4293      	cmp	r3, r2
 8001146:	f000 8081 	beq.w	800124c <GPIOPinsInit+0x14c>
 800114a:	4a62      	ldr	r2, [pc, #392]	; (80012d4 <GPIOPinsInit+0x1d4>)
 800114c:	4293      	cmp	r3, r2
 800114e:	f200 80aa 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 8001152:	4a61      	ldr	r2, [pc, #388]	; (80012d8 <GPIOPinsInit+0x1d8>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d06a      	beq.n	800122e <GPIOPinsInit+0x12e>
 8001158:	4a5f      	ldr	r2, [pc, #380]	; (80012d8 <GPIOPinsInit+0x1d8>)
 800115a:	4293      	cmp	r3, r2
 800115c:	f200 80a3 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 8001160:	4a5e      	ldr	r2, [pc, #376]	; (80012dc <GPIOPinsInit+0x1dc>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d054      	beq.n	8001210 <GPIOPinsInit+0x110>
 8001166:	4a5d      	ldr	r2, [pc, #372]	; (80012dc <GPIOPinsInit+0x1dc>)
 8001168:	4293      	cmp	r3, r2
 800116a:	f200 809c 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 800116e:	4a5c      	ldr	r2, [pc, #368]	; (80012e0 <GPIOPinsInit+0x1e0>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d03e      	beq.n	80011f2 <GPIOPinsInit+0xf2>
 8001174:	4a5a      	ldr	r2, [pc, #360]	; (80012e0 <GPIOPinsInit+0x1e0>)
 8001176:	4293      	cmp	r3, r2
 8001178:	f200 8095 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 800117c:	4a59      	ldr	r2, [pc, #356]	; (80012e4 <GPIOPinsInit+0x1e4>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d028      	beq.n	80011d4 <GPIOPinsInit+0xd4>
 8001182:	4a58      	ldr	r2, [pc, #352]	; (80012e4 <GPIOPinsInit+0x1e4>)
 8001184:	4293      	cmp	r3, r2
 8001186:	f200 808e 	bhi.w	80012a6 <GPIOPinsInit+0x1a6>
 800118a:	4a57      	ldr	r2, [pc, #348]	; (80012e8 <GPIOPinsInit+0x1e8>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d003      	beq.n	8001198 <GPIOPinsInit+0x98>
 8001190:	4a56      	ldr	r2, [pc, #344]	; (80012ec <GPIOPinsInit+0x1ec>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d00f      	beq.n	80011b6 <GPIOPinsInit+0xb6>
	break;

	case GPIOI_BASE:	__HAL_RCC_GPIOI_CLK_ENABLE();
	break;

	default: break;
 8001196:	e086      	b.n	80012a6 <GPIOPinsInit+0x1a6>
	case GPIOA_BASE:	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001198:	2300      	movs	r3, #0
 800119a:	633b      	str	r3, [r7, #48]	; 0x30
 800119c:	4b54      	ldr	r3, [pc, #336]	; (80012f0 <GPIOPinsInit+0x1f0>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	4a53      	ldr	r2, [pc, #332]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011a2:	f043 0301 	orr.w	r3, r3, #1
 80011a6:	6313      	str	r3, [r2, #48]	; 0x30
 80011a8:	4b51      	ldr	r3, [pc, #324]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
 80011b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	break;
 80011b4:	e078      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOB_BASE:	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011ba:	4b4d      	ldr	r3, [pc, #308]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a4c      	ldr	r2, [pc, #304]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011c0:	f043 0302 	orr.w	r3, r3, #2
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b4a      	ldr	r3, [pc, #296]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	break;
 80011d2:	e069      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOC_BASE:	__HAL_RCC_GPIOC_CLK_ENABLE();
 80011d4:	2300      	movs	r3, #0
 80011d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80011d8:	4b45      	ldr	r3, [pc, #276]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011dc:	4a44      	ldr	r2, [pc, #272]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011de:	f043 0304 	orr.w	r3, r3, #4
 80011e2:	6313      	str	r3, [r2, #48]	; 0x30
 80011e4:	4b42      	ldr	r3, [pc, #264]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80011ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
	break;
 80011f0:	e05a      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOD_BASE:	__HAL_RCC_GPIOD_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
 80011f6:	4b3e      	ldr	r3, [pc, #248]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a3d      	ldr	r2, [pc, #244]	; (80012f0 <GPIOPinsInit+0x1f0>)
 80011fc:	f043 0308 	orr.w	r3, r3, #8
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b3b      	ldr	r3, [pc, #236]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f003 0308 	and.w	r3, r3, #8
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
 800120c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	break;
 800120e:	e04b      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOE_BASE:	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
 8001214:	4b36      	ldr	r3, [pc, #216]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001218:	4a35      	ldr	r2, [pc, #212]	; (80012f0 <GPIOPinsInit+0x1f0>)
 800121a:	f043 0310 	orr.w	r3, r3, #16
 800121e:	6313      	str	r3, [r2, #48]	; 0x30
 8001220:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001224:	f003 0310 	and.w	r3, r3, #16
 8001228:	623b      	str	r3, [r7, #32]
 800122a:	6a3b      	ldr	r3, [r7, #32]
	break;
 800122c:	e03c      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOF_BASE:	__HAL_RCC_GPIOF_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
 8001232:	4b2f      	ldr	r3, [pc, #188]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a2e      	ldr	r2, [pc, #184]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001238:	f043 0320 	orr.w	r3, r3, #32
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b2c      	ldr	r3, [pc, #176]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0320 	and.w	r3, r3, #32
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	69fb      	ldr	r3, [r7, #28]
	break;
 800124a:	e02d      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOG_BASE:	__HAL_RCC_GPIOG_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
 8001250:	4b27      	ldr	r3, [pc, #156]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001254:	4a26      	ldr	r2, [pc, #152]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800125a:	6313      	str	r3, [r2, #48]	; 0x30
 800125c:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <GPIOPinsInit+0x1f0>)
 800125e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001264:	61bb      	str	r3, [r7, #24]
 8001266:	69bb      	ldr	r3, [r7, #24]
	break;
 8001268:	e01e      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOH_BASE:	__HAL_RCC_GPIOH_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a1f      	ldr	r2, [pc, #124]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <GPIOPinsInit+0x1f0>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
	break;
 8001286:	e00f      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	case GPIOI_BASE:	__HAL_RCC_GPIOI_CLK_ENABLE();
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <GPIOPinsInit+0x1f0>)
 800128e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001290:	4a17      	ldr	r2, [pc, #92]	; (80012f0 <GPIOPinsInit+0x1f0>)
 8001292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001296:	6313      	str	r3, [r2, #48]	; 0x30
 8001298:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <GPIOPinsInit+0x1f0>)
 800129a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a0:	613b      	str	r3, [r7, #16]
 80012a2:	693b      	ldr	r3, [r7, #16]
	break;
 80012a4:	e000      	b.n	80012a8 <GPIOPinsInit+0x1a8>
	default: break;
 80012a6:	bf00      	nop
	}


	GPIO_InitStruct.Pin = GPIO_Pin;
 80012a8:	897b      	ldrh	r3, [r7, #10]
 80012aa:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Mode = Mode;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_PuPd;
 80012b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80012b2:	63fb      	str	r3, [r7, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_Speed;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	643b      	str	r3, [r7, #64]	; 0x40
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80012b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012bc:	4619      	mov	r1, r3
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f00a fb4c 	bl	800b95c <HAL_GPIO_Init>

}
 80012c4:	bf00      	nop
 80012c6:	3748      	adds	r7, #72	; 0x48
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40022000 	.word	0x40022000
 80012d0:	40021c00 	.word	0x40021c00
 80012d4:	40021800 	.word	0x40021800
 80012d8:	40021400 	.word	0x40021400
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40020c00 	.word	0x40020c00
 80012e4:	40020800 	.word	0x40020800
 80012e8:	40020000 	.word	0x40020000
 80012ec:	40020400 	.word	0x40020400
 80012f0:	40023800 	.word	0x40023800

080012f4 <PWMTimeBaseInit>:
 * 						  Prescaler 	Prescaler value to divide TIM clock (1 to 65535)
 * Function Return		: None
 * Function Example		: PWMTimeBaseInit(&htim3, 20000, 84);
 */
void PWMTimeBaseInit(TIM_HandleTypeDef* htimx, uint32_t Period, uint32_t Prescaler)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	; 0x28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]


	if(htimx == &htim1){
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4a52      	ldr	r2, [pc, #328]	; (8001464 <PWMTimeBaseInit+0x170>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d103      	bne.n	8001328 <PWMTimeBaseInit+0x34>
		htimx->Instance = TIM1;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4a51      	ldr	r2, [pc, #324]	; (8001468 <PWMTimeBaseInit+0x174>)
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	e057      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim2)	{
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4a50      	ldr	r2, [pc, #320]	; (800146c <PWMTimeBaseInit+0x178>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d104      	bne.n	800133a <PWMTimeBaseInit+0x46>
		htimx->Instance = TIM2;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	e04e      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim3)	{
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4a4c      	ldr	r2, [pc, #304]	; (8001470 <PWMTimeBaseInit+0x17c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d103      	bne.n	800134a <PWMTimeBaseInit+0x56>
		htimx->Instance = TIM3;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4a4b      	ldr	r2, [pc, #300]	; (8001474 <PWMTimeBaseInit+0x180>)
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	e046      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim4)	{
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4a4a      	ldr	r2, [pc, #296]	; (8001478 <PWMTimeBaseInit+0x184>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d103      	bne.n	800135a <PWMTimeBaseInit+0x66>
		htimx->Instance = TIM4;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	4a49      	ldr	r2, [pc, #292]	; (800147c <PWMTimeBaseInit+0x188>)
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	e03e      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim5)	{
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4a48      	ldr	r2, [pc, #288]	; (8001480 <PWMTimeBaseInit+0x18c>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d103      	bne.n	800136a <PWMTimeBaseInit+0x76>
		htimx->Instance = TIM5;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4a47      	ldr	r2, [pc, #284]	; (8001484 <PWMTimeBaseInit+0x190>)
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	e036      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim8)	{
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	4a46      	ldr	r2, [pc, #280]	; (8001488 <PWMTimeBaseInit+0x194>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d103      	bne.n	800137a <PWMTimeBaseInit+0x86>
		htimx->Instance = TIM8;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4a45      	ldr	r2, [pc, #276]	; (800148c <PWMTimeBaseInit+0x198>)
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	e02e      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim9)	{
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4a44      	ldr	r2, [pc, #272]	; (8001490 <PWMTimeBaseInit+0x19c>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d103      	bne.n	800138a <PWMTimeBaseInit+0x96>
		htimx->Instance = TIM9;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4a43      	ldr	r2, [pc, #268]	; (8001494 <PWMTimeBaseInit+0x1a0>)
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	e026      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim10)	{
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	4a42      	ldr	r2, [pc, #264]	; (8001498 <PWMTimeBaseInit+0x1a4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d103      	bne.n	800139a <PWMTimeBaseInit+0xa6>
		htimx->Instance = TIM10;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	4a41      	ldr	r2, [pc, #260]	; (800149c <PWMTimeBaseInit+0x1a8>)
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	e01e      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim11)	{
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4a40      	ldr	r2, [pc, #256]	; (80014a0 <PWMTimeBaseInit+0x1ac>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d103      	bne.n	80013aa <PWMTimeBaseInit+0xb6>
		htimx->Instance = TIM11;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	4a3f      	ldr	r2, [pc, #252]	; (80014a4 <PWMTimeBaseInit+0x1b0>)
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	e016      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim12)	{
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4a3e      	ldr	r2, [pc, #248]	; (80014a8 <PWMTimeBaseInit+0x1b4>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d103      	bne.n	80013ba <PWMTimeBaseInit+0xc6>
		htimx->Instance = TIM12;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4a3d      	ldr	r2, [pc, #244]	; (80014ac <PWMTimeBaseInit+0x1b8>)
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	e00e      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
	}
	else if(htimx == &htim13)	{
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	4a3c      	ldr	r2, [pc, #240]	; (80014b0 <PWMTimeBaseInit+0x1bc>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d103      	bne.n	80013ca <PWMTimeBaseInit+0xd6>
		htimx->Instance = TIM13;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4a3b      	ldr	r2, [pc, #236]	; (80014b4 <PWMTimeBaseInit+0x1c0>)
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	e006      	b.n	80013d8 <PWMTimeBaseInit+0xe4>
		}
	else if(htimx == &htim14)	{
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	4a3a      	ldr	r2, [pc, #232]	; (80014b8 <PWMTimeBaseInit+0x1c4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d102      	bne.n	80013d8 <PWMTimeBaseInit+0xe4>
		htimx->Instance = TIM14;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	4a39      	ldr	r2, [pc, #228]	; (80014bc <PWMTimeBaseInit+0x1c8>)
 80013d6:	601a      	str	r2, [r3, #0]
		}

	htimx->Init.Prescaler = Prescaler - 1;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	1e5a      	subs	r2, r3, #1
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	605a      	str	r2, [r3, #4]
	htimx->Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
	htimx->Init.Period = Period - 1;
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	1e5a      	subs	r2, r3, #1
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	60da      	str	r2, [r3, #12]
	htimx->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
	htimx->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2280      	movs	r2, #128	; 0x80
 80013f8:	619a      	str	r2, [r3, #24]
	 if (HAL_TIM_Base_Init(htimx) != HAL_OK)
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	f00d fdb4 	bl	800ef68 <HAL_TIM_Base_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <PWMTimeBaseInit+0x116>
	  {
	    Error_Handler();
 8001406:	f003 f841 	bl	800448c <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140e:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIM_ConfigClockSource(htimx, &sClockSourceConfig) != HAL_OK)
 8001410:	f107 0318 	add.w	r3, r7, #24
 8001414:	4619      	mov	r1, r3
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	f00e f850 	bl	800f4bc <HAL_TIM_ConfigClockSource>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <PWMTimeBaseInit+0x132>
	  {
	    Error_Handler();
 8001422:	f003 f833 	bl	800448c <Error_Handler>
	  }
	if (HAL_TIM_PWM_Init(htimx) != HAL_OK)
 8001426:	68f8      	ldr	r0, [r7, #12]
 8001428:	f00d fe11 	bl	800f04e <HAL_TIM_PWM_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <PWMTimeBaseInit+0x142>
		{
			Error_Handler();
 8001432:	f003 f82b 	bl	800448c <Error_Handler>
		}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(htimx, &sMasterConfig) != HAL_OK)
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	4619      	mov	r1, r3
 8001444:	68f8      	ldr	r0, [r7, #12]
 8001446:	f00e fc35 	bl	800fcb4 <HAL_TIMEx_MasterConfigSynchronization>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <PWMTimeBaseInit+0x160>
	{
		Error_Handler();
 8001450:	f003 f81c 	bl	800448c <Error_Handler>
	}


    HAL_TIM_Base_Start(htimx);
 8001454:	68f8      	ldr	r0, [r7, #12]
 8001456:	f00d fdb2 	bl	800efbe <HAL_TIM_Base_Start>

}
 800145a:	bf00      	nop
 800145c:	3728      	adds	r7, #40	; 0x28
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20006650 	.word	0x20006650
 8001468:	40010000 	.word	0x40010000
 800146c:	20006754 	.word	0x20006754
 8001470:	20006404 	.word	0x20006404
 8001474:	40000400 	.word	0x40000400
 8001478:	20006240 	.word	0x20006240
 800147c:	40000800 	.word	0x40000800
 8001480:	200063c4 	.word	0x200063c4
 8001484:	40000c00 	.word	0x40000c00
 8001488:	20006200 	.word	0x20006200
 800148c:	40010400 	.word	0x40010400
 8001490:	20006690 	.word	0x20006690
 8001494:	40014000 	.word	0x40014000
 8001498:	20006320 	.word	0x20006320
 800149c:	40014400 	.word	0x40014400
 80014a0:	20006568 	.word	0x20006568
 80014a4:	40014800 	.word	0x40014800
 80014a8:	20006874 	.word	0x20006874
 80014ac:	40001800 	.word	0x40001800
 80014b0:	200064e8 	.word	0x200064e8
 80014b4:	40001c00 	.word	0x40001c00
 80014b8:	20006834 	.word	0x20006834
 80014bc:	40002000 	.word	0x40002000

080014c0 <PWMChannelConfig>:
 * 						  GPIO_Pin_x	GPIO_Pin_x of PWM pin(x = 0,1,2,...or 15)
 * Function Return		: None
 * Function Example		: PWMChannelConfig(&htim3, TIM_CHANNEL_3, TIM3_CHANNEL3_PIN);
 */

void PWMChannelConfig(TIM_HandleTypeDef* htimx, uint32_t Channel , GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_x){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b09a      	sub	sp, #104	; 0x68
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
 80014cc:	807b      	strh	r3, [r7, #2]

	TIM_OC_InitTypeDef sConfigOC = {0};
 80014ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
 80014dc:	611a      	str	r2, [r3, #16]
 80014de:	615a      	str	r2, [r3, #20]
 80014e0:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80014f2:	2370      	movs	r3, #112	; 0x70
 80014f4:	64fb      	str	r3, [r7, #76]	; 0x4c
	sConfigOC.Pulse = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80014fa:	2302      	movs	r3, #2
 80014fc:	657b      	str	r3, [r7, #84]	; 0x54
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80014fe:	2308      	movs	r3, #8
 8001500:	65bb      	str	r3, [r7, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	65fb      	str	r3, [r7, #92]	; 0x5c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	663b      	str	r3, [r7, #96]	; 0x60
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800150a:	2300      	movs	r3, #0
 800150c:	667b      	str	r3, [r7, #100]	; 0x64

	if (HAL_TIM_PWM_ConfigChannel(htimx, &sConfigOC, Channel) != HAL_OK)
 800150e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	4619      	mov	r1, r3
 8001516:	68f8      	ldr	r0, [r7, #12]
 8001518:	f00d ff0a 	bl	800f330 <HAL_TIM_PWM_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <PWMChannelConfig+0x66>
	{
		Error_Handler();
 8001522:	f002 ffb3 	bl	800448c <Error_Handler>
	}

	switch((uint32_t)GPIOx){
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a95      	ldr	r2, [pc, #596]	; (8001780 <PWMChannelConfig+0x2c0>)
 800152a:	4293      	cmp	r3, r2
 800152c:	f000 80af 	beq.w	800168e <PWMChannelConfig+0x1ce>
 8001530:	4a93      	ldr	r2, [pc, #588]	; (8001780 <PWMChannelConfig+0x2c0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	f200 80ba 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001538:	4a92      	ldr	r2, [pc, #584]	; (8001784 <PWMChannelConfig+0x2c4>)
 800153a:	4293      	cmp	r3, r2
 800153c:	f000 8098 	beq.w	8001670 <PWMChannelConfig+0x1b0>
 8001540:	4a90      	ldr	r2, [pc, #576]	; (8001784 <PWMChannelConfig+0x2c4>)
 8001542:	4293      	cmp	r3, r2
 8001544:	f200 80b2 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001548:	4a8f      	ldr	r2, [pc, #572]	; (8001788 <PWMChannelConfig+0x2c8>)
 800154a:	4293      	cmp	r3, r2
 800154c:	f000 8081 	beq.w	8001652 <PWMChannelConfig+0x192>
 8001550:	4a8d      	ldr	r2, [pc, #564]	; (8001788 <PWMChannelConfig+0x2c8>)
 8001552:	4293      	cmp	r3, r2
 8001554:	f200 80aa 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001558:	4a8c      	ldr	r2, [pc, #560]	; (800178c <PWMChannelConfig+0x2cc>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d06a      	beq.n	8001634 <PWMChannelConfig+0x174>
 800155e:	4a8b      	ldr	r2, [pc, #556]	; (800178c <PWMChannelConfig+0x2cc>)
 8001560:	4293      	cmp	r3, r2
 8001562:	f200 80a3 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001566:	4a8a      	ldr	r2, [pc, #552]	; (8001790 <PWMChannelConfig+0x2d0>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d054      	beq.n	8001616 <PWMChannelConfig+0x156>
 800156c:	4a88      	ldr	r2, [pc, #544]	; (8001790 <PWMChannelConfig+0x2d0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	f200 809c 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001574:	4a87      	ldr	r2, [pc, #540]	; (8001794 <PWMChannelConfig+0x2d4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d03e      	beq.n	80015f8 <PWMChannelConfig+0x138>
 800157a:	4a86      	ldr	r2, [pc, #536]	; (8001794 <PWMChannelConfig+0x2d4>)
 800157c:	4293      	cmp	r3, r2
 800157e:	f200 8095 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001582:	4a85      	ldr	r2, [pc, #532]	; (8001798 <PWMChannelConfig+0x2d8>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d028      	beq.n	80015da <PWMChannelConfig+0x11a>
 8001588:	4a83      	ldr	r2, [pc, #524]	; (8001798 <PWMChannelConfig+0x2d8>)
 800158a:	4293      	cmp	r3, r2
 800158c:	f200 808e 	bhi.w	80016ac <PWMChannelConfig+0x1ec>
 8001590:	4a82      	ldr	r2, [pc, #520]	; (800179c <PWMChannelConfig+0x2dc>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d003      	beq.n	800159e <PWMChannelConfig+0xde>
 8001596:	4a82      	ldr	r2, [pc, #520]	; (80017a0 <PWMChannelConfig+0x2e0>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d00f      	beq.n	80015bc <PWMChannelConfig+0xfc>
		break;

		case GPIOI_BASE:	__HAL_RCC_GPIOI_CLK_ENABLE();
		break;

		default: break;
 800159c:	e086      	b.n	80016ac <PWMChannelConfig+0x1ec>
		case GPIOA_BASE:	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	637b      	str	r3, [r7, #52]	; 0x34
 80015a2:	4b80      	ldr	r3, [pc, #512]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	4a7f      	ldr	r2, [pc, #508]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6313      	str	r3, [r2, #48]	; 0x30
 80015ae:	4b7d      	ldr	r3, [pc, #500]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	637b      	str	r3, [r7, #52]	; 0x34
 80015b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		break;
 80015ba:	e078      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOB_BASE:	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015bc:	2300      	movs	r3, #0
 80015be:	633b      	str	r3, [r7, #48]	; 0x30
 80015c0:	4b78      	ldr	r3, [pc, #480]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	4a77      	ldr	r2, [pc, #476]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015c6:	f043 0302 	orr.w	r3, r3, #2
 80015ca:	6313      	str	r3, [r2, #48]	; 0x30
 80015cc:	4b75      	ldr	r3, [pc, #468]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	633b      	str	r3, [r7, #48]	; 0x30
 80015d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
		break;
 80015d8:	e069      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOC_BASE:	__HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015de:	4b71      	ldr	r3, [pc, #452]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a70      	ldr	r2, [pc, #448]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b6e      	ldr	r3, [pc, #440]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		break;
 80015f6:	e05a      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOD_BASE:	__HAL_RCC_GPIOD_CLK_ENABLE();
 80015f8:	2300      	movs	r3, #0
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80015fc:	4b69      	ldr	r3, [pc, #420]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80015fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001600:	4a68      	ldr	r2, [pc, #416]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001602:	f043 0308 	orr.w	r3, r3, #8
 8001606:	6313      	str	r3, [r2, #48]	; 0x30
 8001608:	4b66      	ldr	r3, [pc, #408]	; (80017a4 <PWMChannelConfig+0x2e4>)
 800160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
 8001612:	6abb      	ldr	r3, [r7, #40]	; 0x28
		break;
 8001614:	e04b      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOE_BASE:	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
 800161a:	4b62      	ldr	r3, [pc, #392]	; (80017a4 <PWMChannelConfig+0x2e4>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a61      	ldr	r2, [pc, #388]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001620:	f043 0310 	orr.w	r3, r3, #16
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b5f      	ldr	r3, [pc, #380]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	627b      	str	r3, [r7, #36]	; 0x24
 8001630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		break;
 8001632:	e03c      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOF_BASE:	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001634:	2300      	movs	r3, #0
 8001636:	623b      	str	r3, [r7, #32]
 8001638:	4b5a      	ldr	r3, [pc, #360]	; (80017a4 <PWMChannelConfig+0x2e4>)
 800163a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163c:	4a59      	ldr	r2, [pc, #356]	; (80017a4 <PWMChannelConfig+0x2e4>)
 800163e:	f043 0320 	orr.w	r3, r3, #32
 8001642:	6313      	str	r3, [r2, #48]	; 0x30
 8001644:	4b57      	ldr	r3, [pc, #348]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001648:	f003 0320 	and.w	r3, r3, #32
 800164c:	623b      	str	r3, [r7, #32]
 800164e:	6a3b      	ldr	r3, [r7, #32]
		break;
 8001650:	e02d      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOG_BASE:	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	61fb      	str	r3, [r7, #28]
 8001656:	4b53      	ldr	r3, [pc, #332]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	4a52      	ldr	r2, [pc, #328]	; (80017a4 <PWMChannelConfig+0x2e4>)
 800165c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001660:	6313      	str	r3, [r2, #48]	; 0x30
 8001662:	4b50      	ldr	r3, [pc, #320]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	69fb      	ldr	r3, [r7, #28]
		break;
 800166e:	e01e      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOH_BASE:	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
 8001674:	4b4b      	ldr	r3, [pc, #300]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001678:	4a4a      	ldr	r2, [pc, #296]	; (80017a4 <PWMChannelConfig+0x2e4>)
 800167a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800167e:	6313      	str	r3, [r2, #48]	; 0x30
 8001680:	4b48      	ldr	r3, [pc, #288]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001688:	61bb      	str	r3, [r7, #24]
 800168a:	69bb      	ldr	r3, [r7, #24]
		break;
 800168c:	e00f      	b.n	80016ae <PWMChannelConfig+0x1ee>
		case GPIOI_BASE:	__HAL_RCC_GPIOI_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	4b44      	ldr	r3, [pc, #272]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a43      	ldr	r2, [pc, #268]	; (80017a4 <PWMChannelConfig+0x2e4>)
 8001698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b41      	ldr	r3, [pc, #260]	; (80017a4 <PWMChannelConfig+0x2e4>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	697b      	ldr	r3, [r7, #20]
		break;
 80016aa:	e000      	b.n	80016ae <PWMChannelConfig+0x1ee>
		default: break;
 80016ac:	bf00      	nop
		}

	    GPIO_InitStruct.Pin = GPIO_Pin_x;
 80016ae:	887b      	ldrh	r3, [r7, #2]
 80016b0:	63bb      	str	r3, [r7, #56]	; 0x38
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	63fb      	str	r3, [r7, #60]	; 0x3c
	    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	643b      	str	r3, [r7, #64]	; 0x40
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ba:	2303      	movs	r3, #3
 80016bc:	647b      	str	r3, [r7, #68]	; 0x44
		if(htimx == &htim1){
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	4a39      	ldr	r2, [pc, #228]	; (80017a8 <PWMChannelConfig+0x2e8>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d102      	bne.n	80016cc <PWMChannelConfig+0x20c>
			GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80016c6:	2301      	movs	r3, #1
 80016c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80016ca:	e04b      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim2)	{
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4a37      	ldr	r2, [pc, #220]	; (80017ac <PWMChannelConfig+0x2ec>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d102      	bne.n	80016da <PWMChannelConfig+0x21a>
			GPIO_InitStruct.Alternate = GPIO_AF1_TIM2 ;
 80016d4:	2301      	movs	r3, #1
 80016d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80016d8:	e044      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim3)	{
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4a34      	ldr	r2, [pc, #208]	; (80017b0 <PWMChannelConfig+0x2f0>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d102      	bne.n	80016e8 <PWMChannelConfig+0x228>
			GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016e2:	2302      	movs	r3, #2
 80016e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80016e6:	e03d      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim4)	{
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4a32      	ldr	r2, [pc, #200]	; (80017b4 <PWMChannelConfig+0x2f4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d102      	bne.n	80016f6 <PWMChannelConfig+0x236>
			GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80016f0:	2302      	movs	r3, #2
 80016f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80016f4:	e036      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim5)	{
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4a2f      	ldr	r2, [pc, #188]	; (80017b8 <PWMChannelConfig+0x2f8>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d102      	bne.n	8001704 <PWMChannelConfig+0x244>
			GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80016fe:	2302      	movs	r3, #2
 8001700:	64bb      	str	r3, [r7, #72]	; 0x48
 8001702:	e02f      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim8)	{
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4a2d      	ldr	r2, [pc, #180]	; (80017bc <PWMChannelConfig+0x2fc>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d102      	bne.n	8001712 <PWMChannelConfig+0x252>
			GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800170c:	2303      	movs	r3, #3
 800170e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001710:	e028      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim9)	{
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4a2a      	ldr	r2, [pc, #168]	; (80017c0 <PWMChannelConfig+0x300>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d102      	bne.n	8001720 <PWMChannelConfig+0x260>
			GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800171a:	2303      	movs	r3, #3
 800171c:	64bb      	str	r3, [r7, #72]	; 0x48
 800171e:	e021      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim10)	{
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4a28      	ldr	r2, [pc, #160]	; (80017c4 <PWMChannelConfig+0x304>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d102      	bne.n	800172e <PWMChannelConfig+0x26e>
			GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001728:	2303      	movs	r3, #3
 800172a:	64bb      	str	r3, [r7, #72]	; 0x48
 800172c:	e01a      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim11)	{
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	4a25      	ldr	r2, [pc, #148]	; (80017c8 <PWMChannelConfig+0x308>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d102      	bne.n	800173c <PWMChannelConfig+0x27c>
			GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001736:	2303      	movs	r3, #3
 8001738:	64bb      	str	r3, [r7, #72]	; 0x48
 800173a:	e013      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim12)	{
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4a23      	ldr	r2, [pc, #140]	; (80017cc <PWMChannelConfig+0x30c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d102      	bne.n	800174a <PWMChannelConfig+0x28a>
			GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001744:	2309      	movs	r3, #9
 8001746:	64bb      	str	r3, [r7, #72]	; 0x48
 8001748:	e00c      	b.n	8001764 <PWMChannelConfig+0x2a4>
		}
		else if(htimx == &htim13)	{
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4a20      	ldr	r2, [pc, #128]	; (80017d0 <PWMChannelConfig+0x310>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d102      	bne.n	8001758 <PWMChannelConfig+0x298>
			GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001752:	2309      	movs	r3, #9
 8001754:	64bb      	str	r3, [r7, #72]	; 0x48
 8001756:	e005      	b.n	8001764 <PWMChannelConfig+0x2a4>
			}
		else if(htimx == &htim14)	{
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4a1e      	ldr	r2, [pc, #120]	; (80017d4 <PWMChannelConfig+0x314>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d101      	bne.n	8001764 <PWMChannelConfig+0x2a4>
			GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001760:	2309      	movs	r3, #9
 8001762:	64bb      	str	r3, [r7, #72]	; 0x48
			}

	    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001764:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001768:	4619      	mov	r1, r3
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f00a f8f6 	bl	800b95c <HAL_GPIO_Init>


	    HAL_TIM_PWM_Start(htimx,Channel);
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f00d fc96 	bl	800f0a4 <HAL_TIM_PWM_Start>

}
 8001778:	bf00      	nop
 800177a:	3768      	adds	r7, #104	; 0x68
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40022000 	.word	0x40022000
 8001784:	40021c00 	.word	0x40021c00
 8001788:	40021800 	.word	0x40021800
 800178c:	40021400 	.word	0x40021400
 8001790:	40021000 	.word	0x40021000
 8001794:	40020c00 	.word	0x40020c00
 8001798:	40020800 	.word	0x40020800
 800179c:	40020000 	.word	0x40020000
 80017a0:	40020400 	.word	0x40020400
 80017a4:	40023800 	.word	0x40023800
 80017a8:	20006650 	.word	0x20006650
 80017ac:	20006754 	.word	0x20006754
 80017b0:	20006404 	.word	0x20006404
 80017b4:	20006240 	.word	0x20006240
 80017b8:	200063c4 	.word	0x200063c4
 80017bc:	20006200 	.word	0x20006200
 80017c0:	20006690 	.word	0x20006690
 80017c4:	20006320 	.word	0x20006320
 80017c8:	20006568 	.word	0x20006568
 80017cc:	20006874 	.word	0x20006874
 80017d0:	200064e8 	.word	0x200064e8
 80017d4:	20006834 	.word	0x20006834

080017d8 <SHIFTREGInit>:
 * Function Return		: None
 * Function Example		: SHIFTREGInit(&shiftreg, CASCADE_1, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1, GPIOD, GPIO_Pin_2);
 */

void SHIFTREGInit (shiftreg_t* shiftreg, fSR cascade, GPIO_TypeDef *GPIOx_sck, uint16_t GPIO_Pin_sck,
		           GPIO_TypeDef *GPIOx_rck , uint16_t GPIO_Pin_rck,GPIO_TypeDef *GPIOx_si, uint16_t GPIO_Pin_si){
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af02      	add	r7, sp, #8
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	607a      	str	r2, [r7, #4]
 80017e2:	461a      	mov	r2, r3
 80017e4:	460b      	mov	r3, r1
 80017e6:	72fb      	strb	r3, [r7, #11]
 80017e8:	4613      	mov	r3, r2
 80017ea:	813b      	strh	r3, [r7, #8]

	shiftreg->flag = cascade;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	7afa      	ldrb	r2, [r7, #11]
 80017f0:	759a      	strb	r2, [r3, #22]

	shiftreg->GPIOx_sck = GPIOx_sck;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	601a      	str	r2, [r3, #0]
	shiftreg->GPIO_Pin_sck = GPIO_Pin_sck;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	893a      	ldrh	r2, [r7, #8]
 80017fc:	809a      	strh	r2, [r3, #4]

	shiftreg->GPIOx_rck = GPIOx_rck;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	609a      	str	r2, [r3, #8]
	shiftreg->GPIO_Pin_rck = GPIO_Pin_rck;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8bba      	ldrh	r2, [r7, #28]
 8001808:	819a      	strh	r2, [r3, #12]

	shiftreg->GPIOx_si = GPIOx_si;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6a3a      	ldr	r2, [r7, #32]
 800180e:	611a      	str	r2, [r3, #16]
	shiftreg->GPIO_Pin_si = GPIO_Pin_si;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001814:	829a      	strh	r2, [r3, #20]

	GPIOPinsInit(shiftreg->GPIOx_sck, shiftreg->GPIO_Pin_sck, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6818      	ldr	r0, [r3, #0]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	8899      	ldrh	r1, [r3, #4]
 800181e:	2301      	movs	r3, #1
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	2302      	movs	r3, #2
 8001824:	2201      	movs	r2, #1
 8001826:	f7ff fc6b 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit(shiftreg->GPIOx_rck, shiftreg->GPIO_Pin_rck, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6898      	ldr	r0, [r3, #8]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	8999      	ldrh	r1, [r3, #12]
 8001832:	2301      	movs	r3, #1
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	2302      	movs	r3, #2
 8001838:	2201      	movs	r2, #1
 800183a:	f7ff fc61 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit(shiftreg->GPIOx_si, shiftreg->GPIO_Pin_si , GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6918      	ldr	r0, [r3, #16]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	8a99      	ldrh	r1, [r3, #20]
 8001846:	2301      	movs	r3, #1
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	2302      	movs	r3, #2
 800184c:	2201      	movs	r2, #1
 800184e:	f7ff fc57 	bl	8001100 <GPIOPinsInit>

}
 8001852:	bf00      	nop
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <SHIFTREGShift>:
 * Function Arguments	: shiftreg			pointer to structure
 * Function Return		: None
 * Function Example		: SHIFTREGShift (&shiftreg);
 */

void SHIFTREGShift(shiftreg_t* shiftreg){
 800185a:	b580      	push	{r7, lr}
 800185c:	b084      	sub	sp, #16
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]

	uint8_t out, i, j;

	i = shiftreg->flag;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	7d9b      	ldrb	r3, [r3, #22]
 8001866:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, GPIO_PIN_RESET);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	889b      	ldrh	r3, [r3, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	4619      	mov	r1, r3
 8001874:	f00a fb0a 	bl	800be8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, GPIO_PIN_RESET);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6898      	ldr	r0, [r3, #8]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	899b      	ldrh	r3, [r3, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	4619      	mov	r1, r3
 8001884:	f00a fb02 	bl	800be8c <HAL_GPIO_WritePin>

	do{
		out = shiftreg->cast[i].Byte;
 8001888:	7bba      	ldrb	r2, [r7, #14]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3206      	adds	r2, #6
 800188e:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001892:	73fb      	strb	r3, [r7, #15]
		for (j = 8; j; j--){
 8001894:	2308      	movs	r3, #8
 8001896:	737b      	strb	r3, [r7, #13]
 8001898:	e02a      	b.n	80018f0 <SHIFTREGShift+0x96>
			(out & 0x80) ? HAL_GPIO_WritePin(shiftreg->GPIOx_si , shiftreg->GPIO_Pin_si, GPIO_PIN_SET) : HAL_GPIO_WritePin(shiftreg->GPIOx_si , shiftreg->GPIO_Pin_si, GPIO_PIN_RESET);
 800189a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	da08      	bge.n	80018b4 <SHIFTREGShift+0x5a>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6918      	ldr	r0, [r3, #16]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	8a9b      	ldrh	r3, [r3, #20]
 80018aa:	2201      	movs	r2, #1
 80018ac:	4619      	mov	r1, r3
 80018ae:	f00a faed 	bl	800be8c <HAL_GPIO_WritePin>
 80018b2:	e007      	b.n	80018c4 <SHIFTREGShift+0x6a>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6918      	ldr	r0, [r3, #16]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	8a9b      	ldrh	r3, [r3, #20]
 80018bc:	2200      	movs	r2, #0
 80018be:	4619      	mov	r1, r3
 80018c0:	f00a fae4 	bl	800be8c <HAL_GPIO_WritePin>
			out <<= 1;
 80018c4:	7bfb      	ldrb	r3, [r7, #15]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, GPIO_PIN_SET);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6818      	ldr	r0, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	889b      	ldrh	r3, [r3, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	4619      	mov	r1, r3
 80018d6:	f00a fad9 	bl	800be8c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, GPIO_PIN_RESET);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	889b      	ldrh	r3, [r3, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	4619      	mov	r1, r3
 80018e6:	f00a fad1 	bl	800be8c <HAL_GPIO_WritePin>
		for (j = 8; j; j--){
 80018ea:	7b7b      	ldrb	r3, [r7, #13]
 80018ec:	3b01      	subs	r3, #1
 80018ee:	737b      	strb	r3, [r7, #13]
 80018f0:	7b7b      	ldrb	r3, [r7, #13]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1d1      	bne.n	800189a <SHIFTREGShift+0x40>
		}
	}while(i--);
 80018f6:	7bbb      	ldrb	r3, [r7, #14]
 80018f8:	1e5a      	subs	r2, r3, #1
 80018fa:	73ba      	strb	r2, [r7, #14]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d1c3      	bne.n	8001888 <SHIFTREGShift+0x2e>

	HAL_GPIO_WritePin(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, GPIO_PIN_SET);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6898      	ldr	r0, [r3, #8]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	899b      	ldrh	r3, [r3, #12]
 8001908:	2201      	movs	r2, #1
 800190a:	4619      	mov	r1, r3
 800190c:	f00a fabe 	bl	800be8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, GPIO_PIN_RESET);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6898      	ldr	r0, [r3, #8]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	899b      	ldrh	r3, [r3, #12]
 8001918:	2200      	movs	r2, #0
 800191a:	4619      	mov	r1, r3
 800191c:	f00a fab6 	bl	800be8c <HAL_GPIO_WritePin>

}
 8001920:	bf00      	nop
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	607b      	str	r3, [r7, #4]
 8001932:	4b12      	ldr	r3, [pc, #72]	; (800197c <HAL_MspInit+0x54>)
 8001934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001936:	4a11      	ldr	r2, [pc, #68]	; (800197c <HAL_MspInit+0x54>)
 8001938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800193c:	6453      	str	r3, [r2, #68]	; 0x44
 800193e:	4b0f      	ldr	r3, [pc, #60]	; (800197c <HAL_MspInit+0x54>)
 8001940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001942:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	603b      	str	r3, [r7, #0]
 800194e:	4b0b      	ldr	r3, [pc, #44]	; (800197c <HAL_MspInit+0x54>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <HAL_MspInit+0x54>)
 8001954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001958:	6413      	str	r3, [r2, #64]	; 0x40
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <HAL_MspInit+0x54>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001962:	603b      	str	r3, [r7, #0]
 8001964:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	210f      	movs	r1, #15
 800196a:	f06f 0001 	mvn.w	r0, #1
 800196e:	f009 f8c1 	bl	800aaf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800

08001980 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08c      	sub	sp, #48	; 0x30
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a42      	ldr	r2, [pc, #264]	; (8001aa8 <HAL_CAN_MspInit+0x128>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d135      	bne.n	8001a0e <HAL_CAN_MspInit+0x8e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80019a2:	4b42      	ldr	r3, [pc, #264]	; (8001aac <HAL_CAN_MspInit+0x12c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	3301      	adds	r3, #1
 80019a8:	4a40      	ldr	r2, [pc, #256]	; (8001aac <HAL_CAN_MspInit+0x12c>)
 80019aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80019ac:	4b3f      	ldr	r3, [pc, #252]	; (8001aac <HAL_CAN_MspInit+0x12c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d10d      	bne.n	80019d0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80019b4:	2300      	movs	r3, #0
 80019b6:	61bb      	str	r3, [r7, #24]
 80019b8:	4b3d      	ldr	r3, [pc, #244]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019bc:	4a3c      	ldr	r2, [pc, #240]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 80019be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019c2:	6413      	str	r3, [r2, #64]	; 0x40
 80019c4:	4b3a      	ldr	r3, [pc, #232]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019cc:	61bb      	str	r3, [r7, #24]
 80019ce:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	4b36      	ldr	r3, [pc, #216]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	4a35      	ldr	r2, [pc, #212]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 80019da:	f043 0308 	orr.w	r3, r3, #8
 80019de:	6313      	str	r3, [r2, #48]	; 0x30
 80019e0:	4b33      	ldr	r3, [pc, #204]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	617b      	str	r3, [r7, #20]
 80019ea:	697b      	ldr	r3, [r7, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80019ec:	2303      	movs	r3, #3
 80019ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f0:	2302      	movs	r3, #2
 80019f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80019fc:	2309      	movs	r3, #9
 80019fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	482b      	ldr	r0, [pc, #172]	; (8001ab4 <HAL_CAN_MspInit+0x134>)
 8001a08:	f009 ffa8 	bl	800b95c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001a0c:	e048      	b.n	8001aa0 <HAL_CAN_MspInit+0x120>
  else if(hcan->Instance==CAN2)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a29      	ldr	r2, [pc, #164]	; (8001ab8 <HAL_CAN_MspInit+0x138>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d143      	bne.n	8001aa0 <HAL_CAN_MspInit+0x120>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001a18:	2300      	movs	r3, #0
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	4b24      	ldr	r3, [pc, #144]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a20:	4a23      	ldr	r2, [pc, #140]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a26:	6413      	str	r3, [r2, #64]	; 0x40
 8001a28:	4b21      	ldr	r3, [pc, #132]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001a34:	4b1d      	ldr	r3, [pc, #116]	; (8001aac <HAL_CAN_MspInit+0x12c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	4a1c      	ldr	r2, [pc, #112]	; (8001aac <HAL_CAN_MspInit+0x12c>)
 8001a3c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001a3e:	4b1b      	ldr	r3, [pc, #108]	; (8001aac <HAL_CAN_MspInit+0x12c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d10d      	bne.n	8001a62 <HAL_CAN_MspInit+0xe2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	4a18      	ldr	r2, [pc, #96]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <HAL_CAN_MspInit+0x130>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a7e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001a90:	2309      	movs	r3, #9
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a94:	f107 031c 	add.w	r3, r7, #28
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4808      	ldr	r0, [pc, #32]	; (8001abc <HAL_CAN_MspInit+0x13c>)
 8001a9c:	f009 ff5e 	bl	800b95c <HAL_GPIO_Init>
}
 8001aa0:	bf00      	nop
 8001aa2:	3730      	adds	r7, #48	; 0x30
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40006400 	.word	0x40006400
 8001aac:	20000430 	.word	0x20000430
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020c00 	.word	0x40020c00
 8001ab8:	40006800 	.word	0x40006800
 8001abc:	40020400 	.word	0x40020400

08001ac0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08e      	sub	sp, #56	; 0x38
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a5c      	ldr	r2, [pc, #368]	; (8001c50 <HAL_I2C_MspInit+0x190>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d12d      	bne.n	8001b3e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	623b      	str	r3, [r7, #32]
 8001ae6:	4b5b      	ldr	r3, [pc, #364]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	4a5a      	ldr	r2, [pc, #360]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6313      	str	r3, [r2, #48]	; 0x30
 8001af2:	4b58      	ldr	r3, [pc, #352]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	623b      	str	r3, [r7, #32]
 8001afc:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001afe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b04:	2312      	movs	r3, #18
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b10:	2304      	movs	r3, #4
 8001b12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b18:	4619      	mov	r1, r3
 8001b1a:	484f      	ldr	r0, [pc, #316]	; (8001c58 <HAL_I2C_MspInit+0x198>)
 8001b1c:	f009 ff1e 	bl	800b95c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
 8001b24:	4b4b      	ldr	r3, [pc, #300]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b28:	4a4a      	ldr	r2, [pc, #296]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b2e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b30:	4b48      	ldr	r3, [pc, #288]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b38:	61fb      	str	r3, [r7, #28]
 8001b3a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001b3c:	e083      	b.n	8001c46 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a46      	ldr	r2, [pc, #280]	; (8001c5c <HAL_I2C_MspInit+0x19c>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d12d      	bne.n	8001ba4 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61bb      	str	r3, [r7, #24]
 8001b4c:	4b41      	ldr	r3, [pc, #260]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b50:	4a40      	ldr	r2, [pc, #256]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	6313      	str	r3, [r2, #48]	; 0x30
 8001b58:	4b3e      	ldr	r3, [pc, #248]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	61bb      	str	r3, [r7, #24]
 8001b62:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b64:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b6a:	2312      	movs	r3, #18
 8001b6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b76:	2304      	movs	r3, #4
 8001b78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4835      	ldr	r0, [pc, #212]	; (8001c58 <HAL_I2C_MspInit+0x198>)
 8001b82:	f009 feeb 	bl	800b95c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	4b32      	ldr	r3, [pc, #200]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	4a31      	ldr	r2, [pc, #196]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b90:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b94:	6413      	str	r3, [r2, #64]	; 0x40
 8001b96:	4b2f      	ldr	r3, [pc, #188]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	697b      	ldr	r3, [r7, #20]
}
 8001ba2:	e050      	b.n	8001c46 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a2d      	ldr	r2, [pc, #180]	; (8001c60 <HAL_I2C_MspInit+0x1a0>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d14b      	bne.n	8001c46 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	4b28      	ldr	r3, [pc, #160]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	4a27      	ldr	r2, [pc, #156]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001bb8:	f043 0304 	orr.w	r3, r3, #4
 8001bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbe:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	f003 0304 	and.w	r3, r3, #4
 8001bc6:	613b      	str	r3, [r7, #16]
 8001bc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
 8001bce:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a20      	ldr	r2, [pc, #128]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001be6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bec:	2312      	movs	r3, #18
 8001bee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001bf8:	2304      	movs	r3, #4
 8001bfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c00:	4619      	mov	r1, r3
 8001c02:	4818      	ldr	r0, [pc, #96]	; (8001c64 <HAL_I2C_MspInit+0x1a4>)
 8001c04:	f009 feaa 	bl	800b95c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c0e:	2312      	movs	r3, #18
 8001c10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c16:	2303      	movs	r3, #3
 8001c18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c22:	4619      	mov	r1, r3
 8001c24:	4810      	ldr	r0, [pc, #64]	; (8001c68 <HAL_I2C_MspInit+0x1a8>)
 8001c26:	f009 fe99 	bl	800b95c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001c34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c38:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <HAL_I2C_MspInit+0x194>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
}
 8001c46:	bf00      	nop
 8001c48:	3738      	adds	r7, #56	; 0x38
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40005400 	.word	0x40005400
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40020400 	.word	0x40020400
 8001c5c:	40005800 	.word	0x40005800
 8001c60:	40005c00 	.word	0x40005c00
 8001c64:	40020800 	.word	0x40020800
 8001c68:	40020000 	.word	0x40020000

08001c6c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a2a      	ldr	r2, [pc, #168]	; (8001d24 <HAL_I2C_MspDeInit+0xb8>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d116      	bne.n	8001cac <HAL_I2C_MspDeInit+0x40>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	; (8001d28 <HAL_I2C_MspDeInit+0xbc>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	4a29      	ldr	r2, [pc, #164]	; (8001d28 <HAL_I2C_MspDeInit+0xbc>)
 8001c84:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c88:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001c8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c8e:	4827      	ldr	r0, [pc, #156]	; (8001d2c <HAL_I2C_MspDeInit+0xc0>)
 8001c90:	f00a f800 	bl	800bc94 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001c94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c98:	4824      	ldr	r0, [pc, #144]	; (8001d2c <HAL_I2C_MspDeInit+0xc0>)
 8001c9a:	f009 fffb 	bl	800bc94 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8001c9e:	201f      	movs	r0, #31
 8001ca0:	f008 ff52 	bl	800ab48 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8001ca4:	2020      	movs	r0, #32
 8001ca6:	f008 ff4f 	bl	800ab48 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8001caa:	e036      	b.n	8001d1a <HAL_I2C_MspDeInit+0xae>
  else if(hi2c->Instance==I2C2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a1f      	ldr	r2, [pc, #124]	; (8001d30 <HAL_I2C_MspDeInit+0xc4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d116      	bne.n	8001ce4 <HAL_I2C_MspDeInit+0x78>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <HAL_I2C_MspDeInit+0xbc>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	4a1b      	ldr	r2, [pc, #108]	; (8001d28 <HAL_I2C_MspDeInit+0xbc>)
 8001cbc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001cc0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001cc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cc6:	4819      	ldr	r0, [pc, #100]	; (8001d2c <HAL_I2C_MspDeInit+0xc0>)
 8001cc8:	f009 ffe4 	bl	800bc94 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001ccc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cd0:	4816      	ldr	r0, [pc, #88]	; (8001d2c <HAL_I2C_MspDeInit+0xc0>)
 8001cd2:	f009 ffdf 	bl	800bc94 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8001cd6:	2021      	movs	r0, #33	; 0x21
 8001cd8:	f008 ff36 	bl	800ab48 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8001cdc:	2022      	movs	r0, #34	; 0x22
 8001cde:	f008 ff33 	bl	800ab48 <HAL_NVIC_DisableIRQ>
}
 8001ce2:	e01a      	b.n	8001d1a <HAL_I2C_MspDeInit+0xae>
  else if(hi2c->Instance==I2C3)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a12      	ldr	r2, [pc, #72]	; (8001d34 <HAL_I2C_MspDeInit+0xc8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d115      	bne.n	8001d1a <HAL_I2C_MspDeInit+0xae>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_I2C_MspDeInit+0xbc>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	4a0d      	ldr	r2, [pc, #52]	; (8001d28 <HAL_I2C_MspDeInit+0xbc>)
 8001cf4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001cf8:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001cfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cfe:	480e      	ldr	r0, [pc, #56]	; (8001d38 <HAL_I2C_MspDeInit+0xcc>)
 8001d00:	f009 ffc8 	bl	800bc94 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8001d04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d08:	480c      	ldr	r0, [pc, #48]	; (8001d3c <HAL_I2C_MspDeInit+0xd0>)
 8001d0a:	f009 ffc3 	bl	800bc94 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8001d0e:	2048      	movs	r0, #72	; 0x48
 8001d10:	f008 ff1a 	bl	800ab48 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8001d14:	2049      	movs	r0, #73	; 0x49
 8001d16:	f008 ff17 	bl	800ab48 <HAL_NVIC_DisableIRQ>
}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40005400 	.word	0x40005400
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020400 	.word	0x40020400
 8001d30:	40005800 	.word	0x40005800
 8001d34:	40005c00 	.word	0x40005c00
 8001d38:	40020800 	.word	0x40020800
 8001d3c:	40020000 	.word	0x40020000

08001d40 <HAL_TIM_PWM_MspInit>:


void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b091      	sub	sp, #68	; 0x44
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
	if(htim_pwm->Instance==TIM1)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a8d      	ldr	r2, [pc, #564]	; (8001f84 <HAL_TIM_PWM_MspInit+0x244>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d10e      	bne.n	8001d70 <HAL_TIM_PWM_MspInit+0x30>
		{
			/* Peripheral clock enable */
			__HAL_RCC_TIM1_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d56:	4b8c      	ldr	r3, [pc, #560]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	4a8b      	ldr	r2, [pc, #556]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6453      	str	r3, [r2, #68]	; 0x44
 8001d62:	4b89      	ldr	r3, [pc, #548]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	  {
	    /* Peripheral clock enable */
	    __HAL_RCC_TIM14_CLK_ENABLE();
	  }

}
 8001d6e:	e102      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
		else if(htim_pwm->Instance==TIM2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d78:	d10e      	bne.n	8001d98 <HAL_TIM_PWM_MspInit+0x58>
			__HAL_RCC_TIM2_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d7e:	4b82      	ldr	r3, [pc, #520]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a81      	ldr	r2, [pc, #516]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b7f      	ldr	r3, [pc, #508]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001d96:	e0ee      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
		else if(htim_pwm->Instance==TIM3)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a7b      	ldr	r2, [pc, #492]	; (8001f8c <HAL_TIM_PWM_MspInit+0x24c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d10e      	bne.n	8001dc0 <HAL_TIM_PWM_MspInit+0x80>
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	637b      	str	r3, [r7, #52]	; 0x34
 8001da6:	4b78      	ldr	r3, [pc, #480]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	4a77      	ldr	r2, [pc, #476]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001dac:	f043 0302 	orr.w	r3, r3, #2
 8001db0:	6413      	str	r3, [r2, #64]	; 0x40
 8001db2:	4b75      	ldr	r3, [pc, #468]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	637b      	str	r3, [r7, #52]	; 0x34
 8001dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001dbe:	e0da      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
		else if(htim_pwm->Instance==TIM4)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a72      	ldr	r2, [pc, #456]	; (8001f90 <HAL_TIM_PWM_MspInit+0x250>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d10e      	bne.n	8001de8 <HAL_TIM_PWM_MspInit+0xa8>
			__HAL_RCC_TIM4_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	633b      	str	r3, [r7, #48]	; 0x30
 8001dce:	4b6e      	ldr	r3, [pc, #440]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	4a6d      	ldr	r2, [pc, #436]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001dd4:	f043 0304 	orr.w	r3, r3, #4
 8001dd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dda:	4b6b      	ldr	r3, [pc, #428]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	633b      	str	r3, [r7, #48]	; 0x30
 8001de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001de6:	e0c6      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM5)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a69      	ldr	r2, [pc, #420]	; (8001f94 <HAL_TIM_PWM_MspInit+0x254>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d10e      	bne.n	8001e10 <HAL_TIM_PWM_MspInit+0xd0>
	    __HAL_RCC_TIM5_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001df6:	4b64      	ldr	r3, [pc, #400]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	4a63      	ldr	r2, [pc, #396]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001dfc:	f043 0308 	orr.w	r3, r3, #8
 8001e00:	6413      	str	r3, [r2, #64]	; 0x40
 8001e02:	4b61      	ldr	r3, [pc, #388]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001e0e:	e0b2      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM6)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a60      	ldr	r2, [pc, #384]	; (8001f98 <HAL_TIM_PWM_MspInit+0x258>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d10e      	bne.n	8001e38 <HAL_TIM_PWM_MspInit+0xf8>
	    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e1e:	4b5a      	ldr	r3, [pc, #360]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	4a59      	ldr	r2, [pc, #356]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e24:	f043 0310 	orr.w	r3, r3, #16
 8001e28:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2a:	4b57      	ldr	r3, [pc, #348]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	f003 0310 	and.w	r3, r3, #16
 8001e32:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001e36:	e09e      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM7)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a57      	ldr	r2, [pc, #348]	; (8001f9c <HAL_TIM_PWM_MspInit+0x25c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d10e      	bne.n	8001e60 <HAL_TIM_PWM_MspInit+0x120>
	     __HAL_RCC_TIM7_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
 8001e46:	4b50      	ldr	r3, [pc, #320]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	4a4f      	ldr	r2, [pc, #316]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e4c:	f043 0320 	orr.w	r3, r3, #32
 8001e50:	6413      	str	r3, [r2, #64]	; 0x40
 8001e52:	4b4d      	ldr	r3, [pc, #308]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	f003 0320 	and.w	r3, r3, #32
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001e5e:	e08a      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM8)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a4e      	ldr	r2, [pc, #312]	; (8001fa0 <HAL_TIM_PWM_MspInit+0x260>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d10e      	bne.n	8001e88 <HAL_TIM_PWM_MspInit+0x148>
	     __HAL_RCC_TIM8_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	623b      	str	r3, [r7, #32]
 8001e6e:	4b46      	ldr	r3, [pc, #280]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	4a45      	ldr	r2, [pc, #276]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6453      	str	r3, [r2, #68]	; 0x44
 8001e7a:	4b43      	ldr	r3, [pc, #268]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	623b      	str	r3, [r7, #32]
 8001e84:	6a3b      	ldr	r3, [r7, #32]
}
 8001e86:	e076      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM9)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a45      	ldr	r2, [pc, #276]	; (8001fa4 <HAL_TIM_PWM_MspInit+0x264>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d10e      	bne.n	8001eb0 <HAL_TIM_PWM_MspInit+0x170>
	    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	4b3c      	ldr	r3, [pc, #240]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	4a3b      	ldr	r2, [pc, #236]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea2:	4b39      	ldr	r3, [pc, #228]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eaa:	61fb      	str	r3, [r7, #28]
 8001eac:	69fb      	ldr	r3, [r7, #28]
}
 8001eae:	e062      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM10)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a3c      	ldr	r2, [pc, #240]	; (8001fa8 <HAL_TIM_PWM_MspInit+0x268>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d10e      	bne.n	8001ed8 <HAL_TIM_PWM_MspInit+0x198>
	    __HAL_RCC_TIM10_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61bb      	str	r3, [r7, #24]
 8001ebe:	4b32      	ldr	r3, [pc, #200]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a31      	ldr	r2, [pc, #196]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b2f      	ldr	r3, [pc, #188]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	61bb      	str	r3, [r7, #24]
 8001ed4:	69bb      	ldr	r3, [r7, #24]
}
 8001ed6:	e04e      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM11)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a33      	ldr	r2, [pc, #204]	; (8001fac <HAL_TIM_PWM_MspInit+0x26c>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10e      	bne.n	8001f00 <HAL_TIM_PWM_MspInit+0x1c0>
	    __HAL_RCC_TIM11_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	4b28      	ldr	r3, [pc, #160]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eea:	4a27      	ldr	r2, [pc, #156]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ef2:	4b25      	ldr	r3, [pc, #148]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697b      	ldr	r3, [r7, #20]
}
 8001efe:	e03a      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM12)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a2a      	ldr	r2, [pc, #168]	; (8001fb0 <HAL_TIM_PWM_MspInit+0x270>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d10e      	bne.n	8001f28 <HAL_TIM_PWM_MspInit+0x1e8>
	    __HAL_RCC_TIM12_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a1d      	ldr	r2, [pc, #116]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b1b      	ldr	r3, [pc, #108]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]
}
 8001f26:	e026      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM13)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a21      	ldr	r2, [pc, #132]	; (8001fb4 <HAL_TIM_PWM_MspInit+0x274>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d10e      	bne.n	8001f50 <HAL_TIM_PWM_MspInit+0x210>
	    __HAL_RCC_TIM13_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	4a13      	ldr	r2, [pc, #76]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f40:	6413      	str	r3, [r2, #64]	; 0x40
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
}
 8001f4e:	e012      	b.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	  else if(htim_pwm->Instance==TIM14)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a18      	ldr	r2, [pc, #96]	; (8001fb8 <HAL_TIM_PWM_MspInit+0x278>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d10d      	bne.n	8001f76 <HAL_TIM_PWM_MspInit+0x236>
	    __HAL_RCC_TIM14_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	4a09      	ldr	r2, [pc, #36]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f68:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6a:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <HAL_TIM_PWM_MspInit+0x248>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	68bb      	ldr	r3, [r7, #8]
}
 8001f76:	bf00      	nop
 8001f78:	3744      	adds	r7, #68	; 0x44
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	40010000 	.word	0x40010000
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40000400 	.word	0x40000400
 8001f90:	40000800 	.word	0x40000800
 8001f94:	40000c00 	.word	0x40000c00
 8001f98:	40001000 	.word	0x40001000
 8001f9c:	40001400 	.word	0x40001400
 8001fa0:	40010400 	.word	0x40010400
 8001fa4:	40014000 	.word	0x40014000
 8001fa8:	40014400 	.word	0x40014400
 8001fac:	40014800 	.word	0x40014800
 8001fb0:	40001800 	.word	0x40001800
 8001fb4:	40001c00 	.word	0x40001c00
 8001fb8:	40002000 	.word	0x40002000

08001fbc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b091      	sub	sp, #68	; 0x44
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance==TIM1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a8d      	ldr	r2, [pc, #564]	; (8002200 <HAL_TIM_Base_MspInit+0x244>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d10e      	bne.n	8001fec <HAL_TIM_Base_MspInit+0x30>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM1_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fd2:	4b8c      	ldr	r3, [pc, #560]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	4a8b      	ldr	r2, [pc, #556]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001fde:	4b89      	ldr	r3, [pc, #548]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  else if(htim_base->Instance==TIM14)
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
  }
}
 8001fea:	e102      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
	else if(htim_base->Instance==TIM2)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff4:	d10e      	bne.n	8002014 <HAL_TIM_Base_MspInit+0x58>
		__HAL_RCC_TIM2_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ffa:	4b82      	ldr	r3, [pc, #520]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffe:	4a81      	ldr	r2, [pc, #516]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	6413      	str	r3, [r2, #64]	; 0x40
 8002006:	4b7f      	ldr	r3, [pc, #508]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002012:	e0ee      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
	else if(htim_base->Instance==TIM3)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a7b      	ldr	r2, [pc, #492]	; (8002208 <HAL_TIM_Base_MspInit+0x24c>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d10e      	bne.n	800203c <HAL_TIM_Base_MspInit+0x80>
		__HAL_RCC_TIM3_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	637b      	str	r3, [r7, #52]	; 0x34
 8002022:	4b78      	ldr	r3, [pc, #480]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	4a77      	ldr	r2, [pc, #476]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002028:	f043 0302 	orr.w	r3, r3, #2
 800202c:	6413      	str	r3, [r2, #64]	; 0x40
 800202e:	4b75      	ldr	r3, [pc, #468]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	637b      	str	r3, [r7, #52]	; 0x34
 8002038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800203a:	e0da      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
	else if(htim_base->Instance==TIM4)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a72      	ldr	r2, [pc, #456]	; (800220c <HAL_TIM_Base_MspInit+0x250>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d10e      	bne.n	8002064 <HAL_TIM_Base_MspInit+0xa8>
		__HAL_RCC_TIM4_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	633b      	str	r3, [r7, #48]	; 0x30
 800204a:	4b6e      	ldr	r3, [pc, #440]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	4a6d      	ldr	r2, [pc, #436]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002050:	f043 0304 	orr.w	r3, r3, #4
 8002054:	6413      	str	r3, [r2, #64]	; 0x40
 8002056:	4b6b      	ldr	r3, [pc, #428]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f003 0304 	and.w	r3, r3, #4
 800205e:	633b      	str	r3, [r7, #48]	; 0x30
 8002060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002062:	e0c6      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM5)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a69      	ldr	r2, [pc, #420]	; (8002210 <HAL_TIM_Base_MspInit+0x254>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d10e      	bne.n	800208c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002072:	4b64      	ldr	r3, [pc, #400]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	4a63      	ldr	r2, [pc, #396]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002078:	f043 0308 	orr.w	r3, r3, #8
 800207c:	6413      	str	r3, [r2, #64]	; 0x40
 800207e:	4b61      	ldr	r3, [pc, #388]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800208a:	e0b2      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM6)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a60      	ldr	r2, [pc, #384]	; (8002214 <HAL_TIM_Base_MspInit+0x258>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10e      	bne.n	80020b4 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
 800209a:	4b5a      	ldr	r3, [pc, #360]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209e:	4a59      	ldr	r2, [pc, #356]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020a0:	f043 0310 	orr.w	r3, r3, #16
 80020a4:	6413      	str	r3, [r2, #64]	; 0x40
 80020a6:	4b57      	ldr	r3, [pc, #348]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80020b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80020b2:	e09e      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM7)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a57      	ldr	r2, [pc, #348]	; (8002218 <HAL_TIM_Base_MspInit+0x25c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d10e      	bne.n	80020dc <HAL_TIM_Base_MspInit+0x120>
     __HAL_RCC_TIM7_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
 80020c2:	4b50      	ldr	r3, [pc, #320]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	4a4f      	ldr	r2, [pc, #316]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020c8:	f043 0320 	orr.w	r3, r3, #32
 80020cc:	6413      	str	r3, [r2, #64]	; 0x40
 80020ce:	4b4d      	ldr	r3, [pc, #308]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 0320 	and.w	r3, r3, #32
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24
 80020d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80020da:	e08a      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM8)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a4e      	ldr	r2, [pc, #312]	; (800221c <HAL_TIM_Base_MspInit+0x260>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d10e      	bne.n	8002104 <HAL_TIM_Base_MspInit+0x148>
     __HAL_RCC_TIM8_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	623b      	str	r3, [r7, #32]
 80020ea:	4b46      	ldr	r3, [pc, #280]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	4a45      	ldr	r2, [pc, #276]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020f0:	f043 0302 	orr.w	r3, r3, #2
 80020f4:	6453      	str	r3, [r2, #68]	; 0x44
 80020f6:	4b43      	ldr	r3, [pc, #268]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	623b      	str	r3, [r7, #32]
 8002100:	6a3b      	ldr	r3, [r7, #32]
}
 8002102:	e076      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM9)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a45      	ldr	r2, [pc, #276]	; (8002220 <HAL_TIM_Base_MspInit+0x264>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d10e      	bne.n	800212c <HAL_TIM_Base_MspInit+0x170>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	61fb      	str	r3, [r7, #28]
 8002112:	4b3c      	ldr	r3, [pc, #240]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002116:	4a3b      	ldr	r2, [pc, #236]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800211c:	6453      	str	r3, [r2, #68]	; 0x44
 800211e:	4b39      	ldr	r3, [pc, #228]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002126:	61fb      	str	r3, [r7, #28]
 8002128:	69fb      	ldr	r3, [r7, #28]
}
 800212a:	e062      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM10)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a3c      	ldr	r2, [pc, #240]	; (8002224 <HAL_TIM_Base_MspInit+0x268>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d10e      	bne.n	8002154 <HAL_TIM_Base_MspInit+0x198>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	4b32      	ldr	r3, [pc, #200]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213e:	4a31      	ldr	r2, [pc, #196]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002144:	6453      	str	r3, [r2, #68]	; 0x44
 8002146:	4b2f      	ldr	r3, [pc, #188]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	69bb      	ldr	r3, [r7, #24]
}
 8002152:	e04e      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM11)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a33      	ldr	r2, [pc, #204]	; (8002228 <HAL_TIM_Base_MspInit+0x26c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d10e      	bne.n	800217c <HAL_TIM_Base_MspInit+0x1c0>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
 8002162:	4b28      	ldr	r3, [pc, #160]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002166:	4a27      	ldr	r2, [pc, #156]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800216c:	6453      	str	r3, [r2, #68]	; 0x44
 800216e:	4b25      	ldr	r3, [pc, #148]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002172:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002176:	617b      	str	r3, [r7, #20]
 8002178:	697b      	ldr	r3, [r7, #20]
}
 800217a:	e03a      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM12)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a2a      	ldr	r2, [pc, #168]	; (800222c <HAL_TIM_Base_MspInit+0x270>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d10e      	bne.n	80021a4 <HAL_TIM_Base_MspInit+0x1e8>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b1e      	ldr	r3, [pc, #120]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	4a1d      	ldr	r2, [pc, #116]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002194:	6413      	str	r3, [r2, #64]	; 0x40
 8002196:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
}
 80021a2:	e026      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM13)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a21      	ldr	r2, [pc, #132]	; (8002230 <HAL_TIM_Base_MspInit+0x274>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d10e      	bne.n	80021cc <HAL_TIM_Base_MspInit+0x210>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	4a13      	ldr	r2, [pc, #76]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80021b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021bc:	6413      	str	r3, [r2, #64]	; 0x40
 80021be:	4b11      	ldr	r3, [pc, #68]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
}
 80021ca:	e012      	b.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
  else if(htim_base->Instance==TIM14)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a18      	ldr	r2, [pc, #96]	; (8002234 <HAL_TIM_Base_MspInit+0x278>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d10d      	bne.n	80021f2 <HAL_TIM_Base_MspInit+0x236>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a09      	ldr	r2, [pc, #36]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80021e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b07      	ldr	r3, [pc, #28]	; (8002204 <HAL_TIM_Base_MspInit+0x248>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
}
 80021f2:	bf00      	nop
 80021f4:	3744      	adds	r7, #68	; 0x44
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40010000 	.word	0x40010000
 8002204:	40023800 	.word	0x40023800
 8002208:	40000400 	.word	0x40000400
 800220c:	40000800 	.word	0x40000800
 8002210:	40000c00 	.word	0x40000c00
 8002214:	40001000 	.word	0x40001000
 8002218:	40001400 	.word	0x40001400
 800221c:	40010400 	.word	0x40010400
 8002220:	40014000 	.word	0x40014000
 8002224:	40014400 	.word	0x40014400
 8002228:	40014800 	.word	0x40014800
 800222c:	40001800 	.word	0x40001800
 8002230:	40001c00 	.word	0x40001c00
 8002234:	40002000 	.word	0x40002000

08002238 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b094      	sub	sp, #80	; 0x50
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]

  if(huart->Instance==USART1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a8c      	ldr	r2, [pc, #560]	; (8002488 <HAL_UART_MspInit+0x250>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d12d      	bne.n	80022b6 <HAL_UART_MspInit+0x7e>
    {
	  __HAL_RCC_USART1_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	63bb      	str	r3, [r7, #56]	; 0x38
 800225e:	4b8b      	ldr	r3, [pc, #556]	; (800248c <HAL_UART_MspInit+0x254>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	4a8a      	ldr	r2, [pc, #552]	; (800248c <HAL_UART_MspInit+0x254>)
 8002264:	f043 0310 	orr.w	r3, r3, #16
 8002268:	6453      	str	r3, [r2, #68]	; 0x44
 800226a:	4b88      	ldr	r3, [pc, #544]	; (800248c <HAL_UART_MspInit+0x254>)
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	63bb      	str	r3, [r7, #56]	; 0x38
 8002274:	6bbb      	ldr	r3, [r7, #56]	; 0x38

	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	637b      	str	r3, [r7, #52]	; 0x34
 800227a:	4b84      	ldr	r3, [pc, #528]	; (800248c <HAL_UART_MspInit+0x254>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a83      	ldr	r2, [pc, #524]	; (800248c <HAL_UART_MspInit+0x254>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b81      	ldr	r3, [pc, #516]	; (800248c <HAL_UART_MspInit+0x254>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	637b      	str	r3, [r7, #52]	; 0x34
 8002290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	  /**USART1 GPIO Configuration
	      PA9     ------> USART1_TX
	      PA10     ------> USART1_RX
	   */
	  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002292:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002296:	63fb      	str	r3, [r7, #60]	; 0x3c
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	643b      	str	r3, [r7, #64]	; 0x40
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	647b      	str	r3, [r7, #68]	; 0x44
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a0:	2303      	movs	r3, #3
 80022a2:	64bb      	str	r3, [r7, #72]	; 0x48
	  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022a4:	2307      	movs	r3, #7
 80022a6:	64fb      	str	r3, [r7, #76]	; 0x4c
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022ac:	4619      	mov	r1, r3
 80022ae:	4878      	ldr	r0, [pc, #480]	; (8002490 <HAL_UART_MspInit+0x258>)
 80022b0:	f009 fb54 	bl	800b95c <HAL_GPIO_Init>
   /* USER CODE BEGIN USART6_MspInit 1 */

   /* USER CODE END USART6_MspInit 1 */
   }

}
 80022b4:	e12b      	b.n	800250e <HAL_UART_MspInit+0x2d6>
  else if(huart->Instance==USART2)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a76      	ldr	r2, [pc, #472]	; (8002494 <HAL_UART_MspInit+0x25c>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d12c      	bne.n	800231a <HAL_UART_MspInit+0xe2>
      __HAL_RCC_USART2_CLK_ENABLE();
 80022c0:	2300      	movs	r3, #0
 80022c2:	633b      	str	r3, [r7, #48]	; 0x30
 80022c4:	4b71      	ldr	r3, [pc, #452]	; (800248c <HAL_UART_MspInit+0x254>)
 80022c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c8:	4a70      	ldr	r2, [pc, #448]	; (800248c <HAL_UART_MspInit+0x254>)
 80022ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ce:	6413      	str	r3, [r2, #64]	; 0x40
 80022d0:	4b6e      	ldr	r3, [pc, #440]	; (800248c <HAL_UART_MspInit+0x254>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d8:	633b      	str	r3, [r7, #48]	; 0x30
 80022da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      __HAL_RCC_GPIOD_CLK_ENABLE();
 80022dc:	2300      	movs	r3, #0
 80022de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022e0:	4b6a      	ldr	r3, [pc, #424]	; (800248c <HAL_UART_MspInit+0x254>)
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	4a69      	ldr	r2, [pc, #420]	; (800248c <HAL_UART_MspInit+0x254>)
 80022e6:	f043 0308 	orr.w	r3, r3, #8
 80022ea:	6313      	str	r3, [r2, #48]	; 0x30
 80022ec:	4b67      	ldr	r3, [pc, #412]	; (800248c <HAL_UART_MspInit+0x254>)
 80022ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80022f8:	2360      	movs	r3, #96	; 0x60
 80022fa:	63fb      	str	r3, [r7, #60]	; 0x3c
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	643b      	str	r3, [r7, #64]	; 0x40
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	647b      	str	r3, [r7, #68]	; 0x44
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002304:	2303      	movs	r3, #3
 8002306:	64bb      	str	r3, [r7, #72]	; 0x48
      GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002308:	2307      	movs	r3, #7
 800230a:	64fb      	str	r3, [r7, #76]	; 0x4c
      HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800230c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002310:	4619      	mov	r1, r3
 8002312:	4861      	ldr	r0, [pc, #388]	; (8002498 <HAL_UART_MspInit+0x260>)
 8002314:	f009 fb22 	bl	800b95c <HAL_GPIO_Init>
}
 8002318:	e0f9      	b.n	800250e <HAL_UART_MspInit+0x2d6>
  else if(huart->Instance==USART3)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a5f      	ldr	r2, [pc, #380]	; (800249c <HAL_UART_MspInit+0x264>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d12d      	bne.n	8002380 <HAL_UART_MspInit+0x148>
      __HAL_RCC_USART3_CLK_ENABLE();
 8002324:	2300      	movs	r3, #0
 8002326:	62bb      	str	r3, [r7, #40]	; 0x28
 8002328:	4b58      	ldr	r3, [pc, #352]	; (800248c <HAL_UART_MspInit+0x254>)
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	4a57      	ldr	r2, [pc, #348]	; (800248c <HAL_UART_MspInit+0x254>)
 800232e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002332:	6413      	str	r3, [r2, #64]	; 0x40
 8002334:	4b55      	ldr	r3, [pc, #340]	; (800248c <HAL_UART_MspInit+0x254>)
 8002336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002338:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800233c:	62bb      	str	r3, [r7, #40]	; 0x28
 800233e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      __HAL_RCC_GPIOD_CLK_ENABLE();
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
 8002344:	4b51      	ldr	r3, [pc, #324]	; (800248c <HAL_UART_MspInit+0x254>)
 8002346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002348:	4a50      	ldr	r2, [pc, #320]	; (800248c <HAL_UART_MspInit+0x254>)
 800234a:	f043 0308 	orr.w	r3, r3, #8
 800234e:	6313      	str	r3, [r2, #48]	; 0x30
 8002350:	4b4e      	ldr	r3, [pc, #312]	; (800248c <HAL_UART_MspInit+0x254>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	627b      	str	r3, [r7, #36]	; 0x24
 800235a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800235c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002360:	63fb      	str	r3, [r7, #60]	; 0x3c
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002362:	2302      	movs	r3, #2
 8002364:	643b      	str	r3, [r7, #64]	; 0x40
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	647b      	str	r3, [r7, #68]	; 0x44
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236a:	2303      	movs	r3, #3
 800236c:	64bb      	str	r3, [r7, #72]	; 0x48
      GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800236e:	2307      	movs	r3, #7
 8002370:	64fb      	str	r3, [r7, #76]	; 0x4c
      HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002372:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002376:	4619      	mov	r1, r3
 8002378:	4847      	ldr	r0, [pc, #284]	; (8002498 <HAL_UART_MspInit+0x260>)
 800237a:	f009 faef 	bl	800b95c <HAL_GPIO_Init>
}
 800237e:	e0c6      	b.n	800250e <HAL_UART_MspInit+0x2d6>
  else if(huart->Instance==UART4)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a46      	ldr	r2, [pc, #280]	; (80024a0 <HAL_UART_MspInit+0x268>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d12d      	bne.n	80023e6 <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_UART4_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	623b      	str	r3, [r7, #32]
 800238e:	4b3f      	ldr	r3, [pc, #252]	; (800248c <HAL_UART_MspInit+0x254>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	4a3e      	ldr	r2, [pc, #248]	; (800248c <HAL_UART_MspInit+0x254>)
 8002394:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002398:	6413      	str	r3, [r2, #64]	; 0x40
 800239a:	4b3c      	ldr	r3, [pc, #240]	; (800248c <HAL_UART_MspInit+0x254>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023a2:	623b      	str	r3, [r7, #32]
 80023a4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]
 80023aa:	4b38      	ldr	r3, [pc, #224]	; (800248c <HAL_UART_MspInit+0x254>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a37      	ldr	r2, [pc, #220]	; (800248c <HAL_UART_MspInit+0x254>)
 80023b0:	f043 0304 	orr.w	r3, r3, #4
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b35      	ldr	r3, [pc, #212]	; (800248c <HAL_UART_MspInit+0x254>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0304 	and.w	r3, r3, #4
 80023be:	61fb      	str	r3, [r7, #28]
 80023c0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80023c2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80023c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c8:	2302      	movs	r3, #2
 80023ca:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023cc:	2301      	movs	r3, #1
 80023ce:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d0:	2303      	movs	r3, #3
 80023d2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80023d4:	2308      	movs	r3, #8
 80023d6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023dc:	4619      	mov	r1, r3
 80023de:	4831      	ldr	r0, [pc, #196]	; (80024a4 <HAL_UART_MspInit+0x26c>)
 80023e0:	f009 fabc 	bl	800b95c <HAL_GPIO_Init>
}
 80023e4:	e093      	b.n	800250e <HAL_UART_MspInit+0x2d6>
  else if(huart->Instance==UART5)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a2f      	ldr	r2, [pc, #188]	; (80024a8 <HAL_UART_MspInit+0x270>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d15d      	bne.n	80024ac <HAL_UART_MspInit+0x274>
    __HAL_RCC_UART5_CLK_ENABLE();
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
 80023f4:	4b25      	ldr	r3, [pc, #148]	; (800248c <HAL_UART_MspInit+0x254>)
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f8:	4a24      	ldr	r2, [pc, #144]	; (800248c <HAL_UART_MspInit+0x254>)
 80023fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023fe:	6413      	str	r3, [r2, #64]	; 0x40
 8002400:	4b22      	ldr	r3, [pc, #136]	; (800248c <HAL_UART_MspInit+0x254>)
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002408:	61bb      	str	r3, [r7, #24]
 800240a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800240c:	2300      	movs	r3, #0
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	4b1e      	ldr	r3, [pc, #120]	; (800248c <HAL_UART_MspInit+0x254>)
 8002412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002414:	4a1d      	ldr	r2, [pc, #116]	; (800248c <HAL_UART_MspInit+0x254>)
 8002416:	f043 0304 	orr.w	r3, r3, #4
 800241a:	6313      	str	r3, [r2, #48]	; 0x30
 800241c:	4b1b      	ldr	r3, [pc, #108]	; (800248c <HAL_UART_MspInit+0x254>)
 800241e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	617b      	str	r3, [r7, #20]
 8002426:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002428:	2300      	movs	r3, #0
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	4b17      	ldr	r3, [pc, #92]	; (800248c <HAL_UART_MspInit+0x254>)
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	4a16      	ldr	r2, [pc, #88]	; (800248c <HAL_UART_MspInit+0x254>)
 8002432:	f043 0308 	orr.w	r3, r3, #8
 8002436:	6313      	str	r3, [r2, #48]	; 0x30
 8002438:	4b14      	ldr	r3, [pc, #80]	; (800248c <HAL_UART_MspInit+0x254>)
 800243a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002444:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002448:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800244e:	2301      	movs	r3, #1
 8002450:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002456:	2308      	movs	r3, #8
 8002458:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800245a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800245e:	4619      	mov	r1, r3
 8002460:	4810      	ldr	r0, [pc, #64]	; (80024a4 <HAL_UART_MspInit+0x26c>)
 8002462:	f009 fa7b 	bl	800b95c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002466:	2304      	movs	r3, #4
 8002468:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246a:	2302      	movs	r3, #2
 800246c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800246e:	2301      	movs	r3, #1
 8002470:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002472:	2303      	movs	r3, #3
 8002474:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002476:	2308      	movs	r3, #8
 8002478:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800247a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800247e:	4619      	mov	r1, r3
 8002480:	4805      	ldr	r0, [pc, #20]	; (8002498 <HAL_UART_MspInit+0x260>)
 8002482:	f009 fa6b 	bl	800b95c <HAL_GPIO_Init>
}
 8002486:	e042      	b.n	800250e <HAL_UART_MspInit+0x2d6>
 8002488:	40011000 	.word	0x40011000
 800248c:	40023800 	.word	0x40023800
 8002490:	40020000 	.word	0x40020000
 8002494:	40004400 	.word	0x40004400
 8002498:	40020c00 	.word	0x40020c00
 800249c:	40004800 	.word	0x40004800
 80024a0:	40004c00 	.word	0x40004c00
 80024a4:	40020800 	.word	0x40020800
 80024a8:	40005000 	.word	0x40005000
  else if(huart->Instance==USART6)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a19      	ldr	r2, [pc, #100]	; (8002518 <HAL_UART_MspInit+0x2e0>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d12b      	bne.n	800250e <HAL_UART_MspInit+0x2d6>
     __HAL_RCC_USART6_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	4b18      	ldr	r3, [pc, #96]	; (800251c <HAL_UART_MspInit+0x2e4>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	4a17      	ldr	r2, [pc, #92]	; (800251c <HAL_UART_MspInit+0x2e4>)
 80024c0:	f043 0320 	orr.w	r3, r3, #32
 80024c4:	6453      	str	r3, [r2, #68]	; 0x44
 80024c6:	4b15      	ldr	r3, [pc, #84]	; (800251c <HAL_UART_MspInit+0x2e4>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ca:	f003 0320 	and.w	r3, r3, #32
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <HAL_UART_MspInit+0x2e4>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	4a10      	ldr	r2, [pc, #64]	; (800251c <HAL_UART_MspInit+0x2e4>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6313      	str	r3, [r2, #48]	; 0x30
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <HAL_UART_MspInit+0x2e4>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024ee:	23c0      	movs	r3, #192	; 0xc0
 80024f0:	63fb      	str	r3, [r7, #60]	; 0x3c
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	643b      	str	r3, [r7, #64]	; 0x40
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	647b      	str	r3, [r7, #68]	; 0x44
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	64bb      	str	r3, [r7, #72]	; 0x48
     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80024fe:	2308      	movs	r3, #8
 8002500:	64fb      	str	r3, [r7, #76]	; 0x4c
     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002502:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002506:	4619      	mov	r1, r3
 8002508:	4805      	ldr	r0, [pc, #20]	; (8002520 <HAL_UART_MspInit+0x2e8>)
 800250a:	f009 fa27 	bl	800b95c <HAL_GPIO_Init>
}
 800250e:	bf00      	nop
 8002510:	3750      	adds	r7, #80	; 0x50
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40011400 	.word	0x40011400
 800251c:	40023800 	.word	0x40023800
 8002520:	40020800 	.word	0x40020800

08002524 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08e      	sub	sp, #56	; 0x38
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a6a      	ldr	r2, [pc, #424]	; (80026ec <HAL_SPI_MspInit+0x1c8>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d13c      	bne.n	80025c0 <HAL_SPI_MspInit+0x9c>
  {

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	623b      	str	r3, [r7, #32]
 800254a:	4b69      	ldr	r3, [pc, #420]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254e:	4a68      	ldr	r2, [pc, #416]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 8002550:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002554:	6453      	str	r3, [r2, #68]	; 0x44
 8002556:	4b66      	ldr	r3, [pc, #408]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800255e:	623b      	str	r3, [r7, #32]
 8002560:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	61fb      	str	r3, [r7, #28]
 8002566:	4b62      	ldr	r3, [pc, #392]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	4a61      	ldr	r2, [pc, #388]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	6313      	str	r3, [r2, #48]	; 0x30
 8002572:	4b5f      	ldr	r3, [pc, #380]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	61fb      	str	r3, [r7, #28]
 800257c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800257e:	2320      	movs	r3, #32
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002582:	2302      	movs	r3, #2
 8002584:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002586:	2301      	movs	r3, #1
 8002588:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258a:	2303      	movs	r3, #3
 800258c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800258e:	2305      	movs	r3, #5
 8002590:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002592:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002596:	4619      	mov	r1, r3
 8002598:	4856      	ldr	r0, [pc, #344]	; (80026f4 <HAL_SPI_MspInit+0x1d0>)
 800259a:	f009 f9df 	bl	800b95c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800259e:	23c0      	movs	r3, #192	; 0xc0
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a2:	2302      	movs	r3, #2
 80025a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025a6:	2302      	movs	r3, #2
 80025a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025aa:	2303      	movs	r3, #3
 80025ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025ae:	2305      	movs	r3, #5
 80025b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b6:	4619      	mov	r1, r3
 80025b8:	484e      	ldr	r0, [pc, #312]	; (80026f4 <HAL_SPI_MspInit+0x1d0>)
 80025ba:	f009 f9cf 	bl	800b95c <HAL_GPIO_Init>
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);


  }

}
 80025be:	e090      	b.n	80026e2 <HAL_SPI_MspInit+0x1be>
  }else if (hspi->Instance==SPI2){
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a4c      	ldr	r2, [pc, #304]	; (80026f8 <HAL_SPI_MspInit+0x1d4>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d13e      	bne.n	8002648 <HAL_SPI_MspInit+0x124>
	  __HAL_RCC_SPI2_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	61bb      	str	r3, [r7, #24]
 80025ce:	4b48      	ldr	r3, [pc, #288]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	4a47      	ldr	r2, [pc, #284]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 80025d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025d8:	6413      	str	r3, [r2, #64]	; 0x40
 80025da:	4b45      	ldr	r3, [pc, #276]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e2:	61bb      	str	r3, [r7, #24]
 80025e4:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	4b41      	ldr	r3, [pc, #260]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a40      	ldr	r2, [pc, #256]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 80025f0:	f043 0302 	orr.w	r3, r3, #2
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b3e      	ldr	r3, [pc, #248]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	617b      	str	r3, [r7, #20]
 8002600:	697b      	ldr	r3, [r7, #20]
	  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002602:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002606:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002608:	2302      	movs	r3, #2
 800260a:	62bb      	str	r3, [r7, #40]	; 0x28
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800260c:	2301      	movs	r3, #1
 800260e:	62fb      	str	r3, [r7, #44]	; 0x2c
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002610:	2303      	movs	r3, #3
 8002612:	633b      	str	r3, [r7, #48]	; 0x30
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002614:	2305      	movs	r3, #5
 8002616:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800261c:	4619      	mov	r1, r3
 800261e:	4837      	ldr	r0, [pc, #220]	; (80026fc <HAL_SPI_MspInit+0x1d8>)
 8002620:	f009 f99c 	bl	800b95c <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002624:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002628:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	2302      	movs	r3, #2
 800262c:	62bb      	str	r3, [r7, #40]	; 0x28
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800262e:	2302      	movs	r3, #2
 8002630:	62fb      	str	r3, [r7, #44]	; 0x2c
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002632:	2303      	movs	r3, #3
 8002634:	633b      	str	r3, [r7, #48]	; 0x30
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002636:	2305      	movs	r3, #5
 8002638:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800263a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800263e:	4619      	mov	r1, r3
 8002640:	482e      	ldr	r0, [pc, #184]	; (80026fc <HAL_SPI_MspInit+0x1d8>)
 8002642:	f009 f98b 	bl	800b95c <HAL_GPIO_Init>
}
 8002646:	e04c      	b.n	80026e2 <HAL_SPI_MspInit+0x1be>
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002648:	2300      	movs	r3, #0
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	4b28      	ldr	r3, [pc, #160]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	4a27      	ldr	r2, [pc, #156]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 8002652:	f043 0302 	orr.w	r3, r3, #2
 8002656:	6313      	str	r3, [r2, #48]	; 0x30
 8002658:	4b25      	ldr	r3, [pc, #148]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 800265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002664:	2300      	movs	r3, #0
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	4b21      	ldr	r3, [pc, #132]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 800266a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266c:	4a20      	ldr	r2, [pc, #128]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 800266e:	f043 0304 	orr.w	r3, r3, #4
 8002672:	6313      	str	r3, [r2, #48]	; 0x30
 8002674:	4b1e      	ldr	r3, [pc, #120]	; (80026f0 <HAL_SPI_MspInit+0x1cc>)
 8002676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
	  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002680:	2308      	movs	r3, #8
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002684:	2302      	movs	r3, #2
 8002686:	62bb      	str	r3, [r7, #40]	; 0x28
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002688:	2301      	movs	r3, #1
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268c:	2303      	movs	r3, #3
 800268e:	633b      	str	r3, [r7, #48]	; 0x30
	  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002690:	2306      	movs	r3, #6
 8002692:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002698:	4619      	mov	r1, r3
 800269a:	4818      	ldr	r0, [pc, #96]	; (80026fc <HAL_SPI_MspInit+0x1d8>)
 800269c:	f009 f95e 	bl	800b95c <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026a0:	2310      	movs	r3, #16
 80026a2:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a4:	2302      	movs	r3, #2
 80026a6:	62bb      	str	r3, [r7, #40]	; 0x28
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026a8:	2302      	movs	r3, #2
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ac:	2303      	movs	r3, #3
 80026ae:	633b      	str	r3, [r7, #48]	; 0x30
	  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026b0:	2306      	movs	r3, #6
 80026b2:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026b8:	4619      	mov	r1, r3
 80026ba:	4810      	ldr	r0, [pc, #64]	; (80026fc <HAL_SPI_MspInit+0x1d8>)
 80026bc:	f009 f94e 	bl	800b95c <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80026c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c6:	2302      	movs	r3, #2
 80026c8:	62bb      	str	r3, [r7, #40]	; 0x28
	  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ca:	2302      	movs	r3, #2
 80026cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ce:	2303      	movs	r3, #3
 80026d0:	633b      	str	r3, [r7, #48]	; 0x30
	  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026d2:	2306      	movs	r3, #6
 80026d4:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026da:	4619      	mov	r1, r3
 80026dc:	4808      	ldr	r0, [pc, #32]	; (8002700 <HAL_SPI_MspInit+0x1dc>)
 80026de:	f009 f93d 	bl	800b95c <HAL_GPIO_Init>
}
 80026e2:	bf00      	nop
 80026e4:	3738      	adds	r7, #56	; 0x38
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40013000 	.word	0x40013000
 80026f0:	40023800 	.word	0x40023800
 80026f4:	40020000 	.word	0x40020000
 80026f8:	40003800 	.word	0x40003800
 80026fc:	40020400 	.word	0x40020400
 8002700:	40020800 	.word	0x40020800

08002704 <SystemClock_Config>:

	}
}

void SystemClock_Config(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b094      	sub	sp, #80	; 0x50
 8002708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800270a:	f107 0320 	add.w	r3, r7, #32
 800270e:	2230      	movs	r2, #48	; 0x30
 8002710:	2100      	movs	r1, #0
 8002712:	4618      	mov	r0, r3
 8002714:	f012 f892 	bl	801483c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002718:	f107 030c 	add.w	r3, r7, #12
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002728:	2300      	movs	r3, #0
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	4b29      	ldr	r3, [pc, #164]	; (80027d4 <SystemClock_Config+0xd0>)
 800272e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002730:	4a28      	ldr	r2, [pc, #160]	; (80027d4 <SystemClock_Config+0xd0>)
 8002732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002736:	6413      	str	r3, [r2, #64]	; 0x40
 8002738:	4b26      	ldr	r3, [pc, #152]	; (80027d4 <SystemClock_Config+0xd0>)
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002744:	2300      	movs	r3, #0
 8002746:	607b      	str	r3, [r7, #4]
 8002748:	4b23      	ldr	r3, [pc, #140]	; (80027d8 <SystemClock_Config+0xd4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a22      	ldr	r2, [pc, #136]	; (80027d8 <SystemClock_Config+0xd4>)
 800274e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	4b20      	ldr	r3, [pc, #128]	; (80027d8 <SystemClock_Config+0xd4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800275c:	607b      	str	r3, [r7, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002760:	2301      	movs	r3, #1
 8002762:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002764:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800276a:	2302      	movs	r3, #2
 800276c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800276e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002772:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002774:	2308      	movs	r3, #8
 8002776:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002778:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800277c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800277e:	2302      	movs	r3, #2
 8002780:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002782:	2304      	movs	r3, #4
 8002784:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002786:	f107 0320 	add.w	r3, r7, #32
 800278a:	4618      	mov	r0, r3
 800278c:	f00b fbe0 	bl	800df50 <HAL_RCC_OscConfig>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002796:	f001 fe79 	bl	800448c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800279a:	230f      	movs	r3, #15
 800279c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800279e:	2302      	movs	r3, #2
 80027a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80027a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80027aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80027ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80027b2:	f107 030c 	add.w	r3, r7, #12
 80027b6:	2105      	movs	r1, #5
 80027b8:	4618      	mov	r0, r3
 80027ba:	f00b fe39 	bl	800e430 <HAL_RCC_ClockConfig>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80027c4:	f001 fe62 	bl	800448c <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80027c8:	f00b ff18 	bl	800e5fc <HAL_RCC_EnableCSS>
}
 80027cc:	bf00      	nop
 80027ce:	3750      	adds	r7, #80	; 0x50
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40023800 	.word	0x40023800
 80027d8:	40007000 	.word	0x40007000

080027dc <TIMxInit>:
 * 						  BIOSTIMx_Init (&htim2, 1000, 84);  //1ms  interrupt
 * 						  BIOSTIMx_Init (&htim3, 20000, 84); //20ms interrupt
 */

void TIMxInit(TIM_HandleTypeDef* htimx, uint16_t period, uint16_t prescaler)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	807b      	strh	r3, [r7, #2]
 80027e8:	4613      	mov	r3, r2
 80027ea:	803b      	strh	r3, [r7, #0]

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ec:	f107 030c 	add.w	r3, r7, #12
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
	int nvic = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]

	if(htimx == &htim1){
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a9b      	ldr	r2, [pc, #620]	; (8002a6c <TIMxInit+0x290>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d105      	bne.n	800280e <TIMxInit+0x32>
		htimx->Instance = TIM1;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a9a      	ldr	r2, [pc, #616]	; (8002a70 <TIMxInit+0x294>)
 8002806:	601a      	str	r2, [r3, #0]
		nvic = TIM1_UP_TIM10_IRQn;
 8002808:	2319      	movs	r3, #25
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	e081      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim2)	{
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a98      	ldr	r2, [pc, #608]	; (8002a74 <TIMxInit+0x298>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d106      	bne.n	8002824 <TIMxInit+0x48>
		htimx->Instance = TIM2;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800281c:	601a      	str	r2, [r3, #0]
		nvic = TIM2_IRQn;
 800281e:	231c      	movs	r3, #28
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	e076      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim3)	{
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a94      	ldr	r2, [pc, #592]	; (8002a78 <TIMxInit+0x29c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d105      	bne.n	8002838 <TIMxInit+0x5c>
		htimx->Instance = TIM3;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a93      	ldr	r2, [pc, #588]	; (8002a7c <TIMxInit+0x2a0>)
 8002830:	601a      	str	r2, [r3, #0]
		nvic = TIM3_IRQn;
 8002832:	231d      	movs	r3, #29
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	e06c      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim4)	{
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a91      	ldr	r2, [pc, #580]	; (8002a80 <TIMxInit+0x2a4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d105      	bne.n	800284c <TIMxInit+0x70>
		htimx->Instance = TIM4;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a90      	ldr	r2, [pc, #576]	; (8002a84 <TIMxInit+0x2a8>)
 8002844:	601a      	str	r2, [r3, #0]
		nvic = TIM4_IRQn;
 8002846:	231e      	movs	r3, #30
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	e062      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim5)	{
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a8e      	ldr	r2, [pc, #568]	; (8002a88 <TIMxInit+0x2ac>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d105      	bne.n	8002860 <TIMxInit+0x84>
		htimx->Instance = TIM5;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4a8d      	ldr	r2, [pc, #564]	; (8002a8c <TIMxInit+0x2b0>)
 8002858:	601a      	str	r2, [r3, #0]
		nvic = TIM5_IRQn;
 800285a:	2332      	movs	r3, #50	; 0x32
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	e058      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim6)	{
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a8b      	ldr	r2, [pc, #556]	; (8002a90 <TIMxInit+0x2b4>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d105      	bne.n	8002874 <TIMxInit+0x98>
		htimx->Instance = TIM6;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a8a      	ldr	r2, [pc, #552]	; (8002a94 <TIMxInit+0x2b8>)
 800286c:	601a      	str	r2, [r3, #0]
		nvic = TIM6_DAC_IRQn;
 800286e:	2336      	movs	r3, #54	; 0x36
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e04e      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim7)	{
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a88      	ldr	r2, [pc, #544]	; (8002a98 <TIMxInit+0x2bc>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d105      	bne.n	8002888 <TIMxInit+0xac>
		htimx->Instance = TIM7;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a87      	ldr	r2, [pc, #540]	; (8002a9c <TIMxInit+0x2c0>)
 8002880:	601a      	str	r2, [r3, #0]
		nvic = TIM7_IRQn;
 8002882:	2337      	movs	r3, #55	; 0x37
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e044      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim8)	{
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a85      	ldr	r2, [pc, #532]	; (8002aa0 <TIMxInit+0x2c4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d105      	bne.n	800289c <TIMxInit+0xc0>
		htimx->Instance = TIM8;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a84      	ldr	r2, [pc, #528]	; (8002aa4 <TIMxInit+0x2c8>)
 8002894:	601a      	str	r2, [r3, #0]
		nvic = TIM8_CC_IRQn;
 8002896:	232e      	movs	r3, #46	; 0x2e
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	e03a      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim9)	{
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a82      	ldr	r2, [pc, #520]	; (8002aa8 <TIMxInit+0x2cc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d105      	bne.n	80028b0 <TIMxInit+0xd4>
		htimx->Instance = TIM9;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a81      	ldr	r2, [pc, #516]	; (8002aac <TIMxInit+0x2d0>)
 80028a8:	601a      	str	r2, [r3, #0]
		nvic = TIM1_BRK_TIM9_IRQn;
 80028aa:	2318      	movs	r3, #24
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	e030      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim10)	{
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a7f      	ldr	r2, [pc, #508]	; (8002ab0 <TIMxInit+0x2d4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d105      	bne.n	80028c4 <TIMxInit+0xe8>
		htimx->Instance = TIM10;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a7e      	ldr	r2, [pc, #504]	; (8002ab4 <TIMxInit+0x2d8>)
 80028bc:	601a      	str	r2, [r3, #0]
		nvic = TIM1_UP_TIM10_IRQn;
 80028be:	2319      	movs	r3, #25
 80028c0:	617b      	str	r3, [r7, #20]
 80028c2:	e026      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim11)	{
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a7c      	ldr	r2, [pc, #496]	; (8002ab8 <TIMxInit+0x2dc>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d105      	bne.n	80028d8 <TIMxInit+0xfc>
		htimx->Instance = TIM11;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a7b      	ldr	r2, [pc, #492]	; (8002abc <TIMxInit+0x2e0>)
 80028d0:	601a      	str	r2, [r3, #0]
		nvic = TIM1_TRG_COM_TIM11_IRQn;
 80028d2:	231a      	movs	r3, #26
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e01c      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim12)	{
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a79      	ldr	r2, [pc, #484]	; (8002ac0 <TIMxInit+0x2e4>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d105      	bne.n	80028ec <TIMxInit+0x110>
		htimx->Instance = TIM12;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a78      	ldr	r2, [pc, #480]	; (8002ac4 <TIMxInit+0x2e8>)
 80028e4:	601a      	str	r2, [r3, #0]
		nvic = TIM8_BRK_TIM12_IRQn;
 80028e6:	232b      	movs	r3, #43	; 0x2b
 80028e8:	617b      	str	r3, [r7, #20]
 80028ea:	e012      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim13)	{
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a76      	ldr	r2, [pc, #472]	; (8002ac8 <TIMxInit+0x2ec>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d105      	bne.n	8002900 <TIMxInit+0x124>
		htimx->Instance = TIM13;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a75      	ldr	r2, [pc, #468]	; (8002acc <TIMxInit+0x2f0>)
 80028f8:	601a      	str	r2, [r3, #0]
		nvic = TIM8_UP_TIM13_IRQn;
 80028fa:	232c      	movs	r3, #44	; 0x2c
 80028fc:	617b      	str	r3, [r7, #20]
 80028fe:	e008      	b.n	8002912 <TIMxInit+0x136>
	}
	else if(htimx == &htim14)	{
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a73      	ldr	r2, [pc, #460]	; (8002ad0 <TIMxInit+0x2f4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d104      	bne.n	8002912 <TIMxInit+0x136>
		htimx->Instance = TIM14;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a72      	ldr	r2, [pc, #456]	; (8002ad4 <TIMxInit+0x2f8>)
 800290c:	601a      	str	r2, [r3, #0]
		nvic = TIM8_TRG_COM_TIM14_IRQn;
 800290e:	232d      	movs	r3, #45	; 0x2d
 8002910:	617b      	str	r3, [r7, #20]
	}


	htimx->Init.Prescaler = prescaler;
 8002912:	883a      	ldrh	r2, [r7, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	605a      	str	r2, [r3, #4]
	htimx->Init.CounterMode = TIM_COUNTERMODE_UP;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
	htimx->Init.Period = period;
 800291e:	887a      	ldrh	r2, [r7, #2]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	60da      	str	r2, [r3, #12]
	htimx->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(htimx) != HAL_OK)
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f00c fb1c 	bl	800ef68 <HAL_TIM_Base_Init>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <TIMxInit+0x15e>
	{
		Error_Handler();
 8002936:	f001 fda9 	bl	800448c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293e:	2300      	movs	r3, #0
 8002940:	613b      	str	r3, [r7, #16]
	if (HAL_TIMEx_MasterConfigSynchronization(htimx, &sMasterConfig) != HAL_OK)
 8002942:	f107 030c 	add.w	r3, r7, #12
 8002946:	4619      	mov	r1, r3
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f00d f9b3 	bl	800fcb4 <HAL_TIMEx_MasterConfigSynchronization>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <TIMxInit+0x17c>
	{
		Error_Handler();
 8002954:	f001 fd9a 	bl	800448c <Error_Handler>
	}

	if(htimx == &htim1){
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a44      	ldr	r2, [pc, #272]	; (8002a6c <TIMxInit+0x290>)
 800295c:	4293      	cmp	r3, r2
 800295e:	f000 80cb 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef QEI1_IRQ_PRIO
		HAL_NVIC_SetPriority(nvic, TIM1_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim2)	{
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a43      	ldr	r2, [pc, #268]	; (8002a74 <TIMxInit+0x298>)
 8002966:	4293      	cmp	r3, r2
 8002968:	f000 80c6 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef FREERTOS_USED
		HAL_NVIC_SetPriority(nvic, TIM2_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim3)	{
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a42      	ldr	r2, [pc, #264]	; (8002a78 <TIMxInit+0x29c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	f000 80c1 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef USED_BDC
		HAL_NVIC_SetPriority(nvic, TIM3_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim4)	{
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a41      	ldr	r2, [pc, #260]	; (8002a80 <TIMxInit+0x2a4>)
 800297a:	4293      	cmp	r3, r2
 800297c:	f000 80bc 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef QEI4_IRQ_PRIO
		HAL_NVIC_SetPriority(nvic, TIM4_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim5)	{
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a41      	ldr	r2, [pc, #260]	; (8002a88 <TIMxInit+0x2ac>)
 8002984:	4293      	cmp	r3, r2
 8002986:	f000 80b7 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef USED_BDC
		HAL_NVIC_SetPriority(nvic, TIM5_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim6)	{
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a40      	ldr	r2, [pc, #256]	; (8002a90 <TIMxInit+0x2b4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d10c      	bne.n	80029ac <TIMxInit+0x1d0>
		HAL_NVIC_SetPriority(nvic, TIM6_IRQ_PRIO, 0);
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	b25b      	sxtb	r3, r3
 8002996:	2200      	movs	r2, #0
 8002998:	2107      	movs	r1, #7
 800299a:	4618      	mov	r0, r3
 800299c:	f008 f8aa 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	b25b      	sxtb	r3, r3
 80029a4:	4618      	mov	r0, r3
 80029a6:	f008 f8c1 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 80029aa:	e0a5      	b.n	8002af8 <TIMxInit+0x31c>
	}
	else if(htimx == &htim7)	{
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a3a      	ldr	r2, [pc, #232]	; (8002a98 <TIMxInit+0x2bc>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d10c      	bne.n	80029ce <TIMxInit+0x1f2>
		HAL_NVIC_SetPriority(nvic, TIM7_IRQ_PRIO, 0);
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	b25b      	sxtb	r3, r3
 80029b8:	2200      	movs	r2, #0
 80029ba:	210e      	movs	r1, #14
 80029bc:	4618      	mov	r0, r3
 80029be:	f008 f899 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	b25b      	sxtb	r3, r3
 80029c6:	4618      	mov	r0, r3
 80029c8:	f008 f8b0 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 80029cc:	e094      	b.n	8002af8 <TIMxInit+0x31c>
	}
	else if(htimx == &htim8)	{
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a33      	ldr	r2, [pc, #204]	; (8002aa0 <TIMxInit+0x2c4>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	f000 8090 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef QEI6_IRQ_PRIO
		HAL_NVIC_SetPriority(nvic, TIM8_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim9)	{
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a33      	ldr	r2, [pc, #204]	; (8002aa8 <TIMxInit+0x2cc>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	f000 808b 	beq.w	8002af8 <TIMxInit+0x31c>
#ifndef USED_BDC
		HAL_NVIC_SetPriority(nvic, TIM9_IRQ_PRIO, 0);
		HAL_NVIC_EnableIRQ(nvic);
#endif
	}
	else if(htimx == &htim10)	{
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a32      	ldr	r2, [pc, #200]	; (8002ab0 <TIMxInit+0x2d4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d10c      	bne.n	8002a04 <TIMxInit+0x228>
		HAL_NVIC_SetPriority(nvic, TIM10_IRQ_PRIO, 0);
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	b25b      	sxtb	r3, r3
 80029ee:	2200      	movs	r2, #0
 80029f0:	210e      	movs	r1, #14
 80029f2:	4618      	mov	r0, r3
 80029f4:	f008 f87e 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	b25b      	sxtb	r3, r3
 80029fc:	4618      	mov	r0, r3
 80029fe:	f008 f895 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002a02:	e079      	b.n	8002af8 <TIMxInit+0x31c>
	}
	else if(htimx == &htim11)	{
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a2c      	ldr	r2, [pc, #176]	; (8002ab8 <TIMxInit+0x2dc>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d10c      	bne.n	8002a26 <TIMxInit+0x24a>
		HAL_NVIC_SetPriority(nvic, TIM11_IRQ_PRIO, 0);
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	b25b      	sxtb	r3, r3
 8002a10:	2200      	movs	r2, #0
 8002a12:	210e      	movs	r1, #14
 8002a14:	4618      	mov	r0, r3
 8002a16:	f008 f86d 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	b25b      	sxtb	r3, r3
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f008 f884 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002a24:	e068      	b.n	8002af8 <TIMxInit+0x31c>
	}
	else if(htimx == &htim12)	{
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a25      	ldr	r2, [pc, #148]	; (8002ac0 <TIMxInit+0x2e4>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d10c      	bne.n	8002a48 <TIMxInit+0x26c>
		HAL_NVIC_SetPriority(nvic, TIM12_IRQ_PRIO, 0);
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	b25b      	sxtb	r3, r3
 8002a32:	2200      	movs	r2, #0
 8002a34:	210e      	movs	r1, #14
 8002a36:	4618      	mov	r0, r3
 8002a38:	f008 f85c 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	b25b      	sxtb	r3, r3
 8002a40:	4618      	mov	r0, r3
 8002a42:	f008 f873 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002a46:	e057      	b.n	8002af8 <TIMxInit+0x31c>
	}
	else if(htimx == &htim13)	{
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a1f      	ldr	r2, [pc, #124]	; (8002ac8 <TIMxInit+0x2ec>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d143      	bne.n	8002ad8 <TIMxInit+0x2fc>
		HAL_NVIC_SetPriority(nvic, TIM13_IRQ_PRIO, 0);
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	b25b      	sxtb	r3, r3
 8002a54:	2200      	movs	r2, #0
 8002a56:	210e      	movs	r1, #14
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f008 f84b 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	b25b      	sxtb	r3, r3
 8002a62:	4618      	mov	r0, r3
 8002a64:	f008 f862 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002a68:	e046      	b.n	8002af8 <TIMxInit+0x31c>
 8002a6a:	bf00      	nop
 8002a6c:	20006650 	.word	0x20006650
 8002a70:	40010000 	.word	0x40010000
 8002a74:	20006754 	.word	0x20006754
 8002a78:	20006404 	.word	0x20006404
 8002a7c:	40000400 	.word	0x40000400
 8002a80:	20006240 	.word	0x20006240
 8002a84:	40000800 	.word	0x40000800
 8002a88:	200063c4 	.word	0x200063c4
 8002a8c:	40000c00 	.word	0x40000c00
 8002a90:	20006610 	.word	0x20006610
 8002a94:	40001000 	.word	0x40001000
 8002a98:	200068b4 	.word	0x200068b4
 8002a9c:	40001400 	.word	0x40001400
 8002aa0:	20006200 	.word	0x20006200
 8002aa4:	40010400 	.word	0x40010400
 8002aa8:	20006690 	.word	0x20006690
 8002aac:	40014000 	.word	0x40014000
 8002ab0:	20006320 	.word	0x20006320
 8002ab4:	40014400 	.word	0x40014400
 8002ab8:	20006568 	.word	0x20006568
 8002abc:	40014800 	.word	0x40014800
 8002ac0:	20006874 	.word	0x20006874
 8002ac4:	40001800 	.word	0x40001800
 8002ac8:	200064e8 	.word	0x200064e8
 8002acc:	40001c00 	.word	0x40001c00
 8002ad0:	20006834 	.word	0x20006834
 8002ad4:	40002000 	.word	0x40002000
	}
	else if(htimx == &htim14)	{
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a0c      	ldr	r2, [pc, #48]	; (8002b0c <TIMxInit+0x330>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d10b      	bne.n	8002af8 <TIMxInit+0x31c>
		HAL_NVIC_SetPriority(nvic, TIM14_IRQ_PRIO, 0);
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	b25b      	sxtb	r3, r3
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	210e      	movs	r1, #14
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f008 f803 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	b25b      	sxtb	r3, r3
 8002af2:	4618      	mov	r0, r3
 8002af4:	f008 f81a 	bl	800ab2c <HAL_NVIC_EnableIRQ>
	}

	HAL_TIM_Base_Start(htimx);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f00c fa60 	bl	800efbe <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(htimx);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f00c fa81 	bl	800f006 <HAL_TIM_Base_Start_IT>

}
 8002b04:	bf00      	nop
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20006834 	.word	0x20006834

08002b10 <UARTInit>:
 * 						  rxstate				,can be ENABLE (enable USART1 receive interrupt) or DISBALE
 * Function Return		: None
 * Function Example		: UARTxInit(&huart1, 115200, ENABLE, 0, 0);
 */
void UARTInit(UART_HandleTypeDef* huartx, uint32_t baudrate, FunctionalState rxstate)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	71fb      	strb	r3, [r7, #7]
	IRQn_Type nvic;
	uint8_t *rcv_data;

	if (huartx == &huart1){
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4a6e      	ldr	r2, [pc, #440]	; (8002cdc <UARTInit+0x1cc>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d107      	bne.n	8002b36 <UARTInit+0x26>
		huartx->Instance = USART1;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4a6d      	ldr	r2, [pc, #436]	; (8002ce0 <UARTInit+0x1d0>)
 8002b2a:	601a      	str	r2, [r3, #0]
		nvic = USART1_IRQn;
 8002b2c:	2325      	movs	r3, #37	; 0x25
 8002b2e:	75fb      	strb	r3, [r7, #23]
		rcv_data = &uart1_data;
 8002b30:	4b6c      	ldr	r3, [pc, #432]	; (8002ce4 <UARTInit+0x1d4>)
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	e036      	b.n	8002ba4 <UARTInit+0x94>
	}else if(huartx == &huart2){
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	4a6b      	ldr	r2, [pc, #428]	; (8002ce8 <UARTInit+0x1d8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d107      	bne.n	8002b4e <UARTInit+0x3e>
		huartx->Instance = USART2;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	4a6a      	ldr	r2, [pc, #424]	; (8002cec <UARTInit+0x1dc>)
 8002b42:	601a      	str	r2, [r3, #0]
		nvic = USART2_IRQn;
 8002b44:	2326      	movs	r3, #38	; 0x26
 8002b46:	75fb      	strb	r3, [r7, #23]
		rcv_data = &uart2_data;
 8002b48:	4b69      	ldr	r3, [pc, #420]	; (8002cf0 <UARTInit+0x1e0>)
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	e02a      	b.n	8002ba4 <UARTInit+0x94>
	}else if(huartx == &huart3){
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4a68      	ldr	r2, [pc, #416]	; (8002cf4 <UARTInit+0x1e4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d107      	bne.n	8002b66 <UARTInit+0x56>
		huartx->Instance = USART3;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4a67      	ldr	r2, [pc, #412]	; (8002cf8 <UARTInit+0x1e8>)
 8002b5a:	601a      	str	r2, [r3, #0]
		nvic = USART3_IRQn;
 8002b5c:	2327      	movs	r3, #39	; 0x27
 8002b5e:	75fb      	strb	r3, [r7, #23]
		rcv_data = &uart3_data;
 8002b60:	4b66      	ldr	r3, [pc, #408]	; (8002cfc <UARTInit+0x1ec>)
 8002b62:	613b      	str	r3, [r7, #16]
 8002b64:	e01e      	b.n	8002ba4 <UARTInit+0x94>
	}else if(huartx == &huart4){
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4a65      	ldr	r2, [pc, #404]	; (8002d00 <UARTInit+0x1f0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d107      	bne.n	8002b7e <UARTInit+0x6e>
		huartx->Instance = UART4;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	4a64      	ldr	r2, [pc, #400]	; (8002d04 <UARTInit+0x1f4>)
 8002b72:	601a      	str	r2, [r3, #0]
		nvic = UART4_IRQn;
 8002b74:	2334      	movs	r3, #52	; 0x34
 8002b76:	75fb      	strb	r3, [r7, #23]
		rcv_data = &uart4_data;
 8002b78:	4b63      	ldr	r3, [pc, #396]	; (8002d08 <UARTInit+0x1f8>)
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	e012      	b.n	8002ba4 <UARTInit+0x94>
	}else if(huartx == &huart5){
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4a62      	ldr	r2, [pc, #392]	; (8002d0c <UARTInit+0x1fc>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d107      	bne.n	8002b96 <UARTInit+0x86>
		huartx->Instance = UART5;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4a61      	ldr	r2, [pc, #388]	; (8002d10 <UARTInit+0x200>)
 8002b8a:	601a      	str	r2, [r3, #0]
		nvic = UART5_IRQn;
 8002b8c:	2335      	movs	r3, #53	; 0x35
 8002b8e:	75fb      	strb	r3, [r7, #23]
		rcv_data = &uart5_data;
 8002b90:	4b60      	ldr	r3, [pc, #384]	; (8002d14 <UARTInit+0x204>)
 8002b92:	613b      	str	r3, [r7, #16]
 8002b94:	e006      	b.n	8002ba4 <UARTInit+0x94>
	}else{
		huartx->Instance = USART6;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	4a5f      	ldr	r2, [pc, #380]	; (8002d18 <UARTInit+0x208>)
 8002b9a:	601a      	str	r2, [r3, #0]
		nvic = USART6_IRQn;
 8002b9c:	2347      	movs	r3, #71	; 0x47
 8002b9e:	75fb      	strb	r3, [r7, #23]
		rcv_data = &uart6_data;
 8002ba0:	4b5e      	ldr	r3, [pc, #376]	; (8002d1c <UARTInit+0x20c>)
 8002ba2:	613b      	str	r3, [r7, #16]
	}


	huartx->Init.BaudRate = baudrate;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	605a      	str	r2, [r3, #4]
	huartx->Init.WordLength = UART_WORDLENGTH_8B;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	609a      	str	r2, [r3, #8]
	huartx->Init.StopBits = UART_STOPBITS_1;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	60da      	str	r2, [r3, #12]
	huartx->Init.Parity = UART_PARITY_NONE;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	611a      	str	r2, [r3, #16]
	huartx->Init.Mode = UART_MODE_TX_RX;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	220c      	movs	r2, #12
 8002bc0:	615a      	str	r2, [r3, #20]
	huartx->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	619a      	str	r2, [r3, #24]
	huartx->Init.OverSampling = UART_OVERSAMPLING_16;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	61da      	str	r2, [r3, #28]


	if (HAL_UART_Init(huartx) != HAL_OK)
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f00d f900 	bl	800fdd4 <HAL_UART_Init>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <UARTInit+0xce>
	{
		Error_Handler();
 8002bda:	f001 fc57 	bl	800448c <Error_Handler>
	}

	if(rxstate == ENABLE){
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d176      	bne.n	8002cd2 <UARTInit+0x1c2>
		if(huartx == &huart2){
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4a40      	ldr	r2, [pc, #256]	; (8002ce8 <UARTInit+0x1d8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d119      	bne.n	8002c20 <UARTInit+0x110>

			HAL_NVIC_SetPriority(nvic, UART2_RX_IRQ_PRIO, 0);
 8002bec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2105      	movs	r1, #5
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f007 ff7d 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_ClearPendingIRQ(nvic);
 8002bfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f007 ffb0 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
			HAL_NVIC_EnableIRQ(nvic);
 8002c04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f007 ff8f 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			__HAL_UART_ENABLE_IT(huartx, UART_IT_RXNE);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	68da      	ldr	r2, [r3, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f042 0220 	orr.w	r2, r2, #32
 8002c1c:	60da      	str	r2, [r3, #12]
			HAL_NVIC_EnableIRQ(nvic);
			__HAL_UART_ENABLE_IT(huartx, UART_IT_RXNE);

		}
	}
}
 8002c1e:	e058      	b.n	8002cd2 <UARTInit+0x1c2>
		}else if(huartx == &huart3){
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4a34      	ldr	r2, [pc, #208]	; (8002cf4 <UARTInit+0x1e4>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d119      	bne.n	8002c5c <UARTInit+0x14c>
			HAL_NVIC_SetPriority(nvic, UART3_RX_IRQ_PRIO, 0);
 8002c28:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2104      	movs	r1, #4
 8002c30:	4618      	mov	r0, r3
 8002c32:	f007 ff5f 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_ClearPendingIRQ(nvic);
 8002c36:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f007 ff92 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
			HAL_NVIC_EnableIRQ(nvic);
 8002c40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f007 ff71 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			__HAL_UART_ENABLE_IT(huartx, UART_IT_RXNE);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f042 0220 	orr.w	r2, r2, #32
 8002c58:	60da      	str	r2, [r3, #12]
}
 8002c5a:	e03a      	b.n	8002cd2 <UARTInit+0x1c2>
		}else if(huartx == &huart4){
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4a28      	ldr	r2, [pc, #160]	; (8002d00 <UARTInit+0x1f0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d119      	bne.n	8002c98 <UARTInit+0x188>
			HAL_NVIC_SetPriority(nvic, UART4_RX_IRQ_PRIO, 0);
 8002c64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2106      	movs	r1, #6
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f007 ff41 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_ClearPendingIRQ(nvic);
 8002c72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f007 ff74 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
			HAL_NVIC_EnableIRQ(nvic);
 8002c7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f007 ff53 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			__HAL_UART_ENABLE_IT(huartx, UART_IT_RXNE);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68da      	ldr	r2, [r3, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 0220 	orr.w	r2, r2, #32
 8002c94:	60da      	str	r2, [r3, #12]
}
 8002c96:	e01c      	b.n	8002cd2 <UARTInit+0x1c2>
		}else if(huartx == &huart5){
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4a1c      	ldr	r2, [pc, #112]	; (8002d0c <UARTInit+0x1fc>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d118      	bne.n	8002cd2 <UARTInit+0x1c2>
			HAL_NVIC_SetPriority(nvic, UART5_RX_IRQ_PRIO, 0);
 8002ca0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	210e      	movs	r1, #14
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f007 ff23 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_ClearPendingIRQ(nvic);
 8002cae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f007 ff56 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
			HAL_NVIC_EnableIRQ(nvic);
 8002cb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f007 ff35 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			__HAL_UART_ENABLE_IT(huartx, UART_IT_RXNE);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f042 0220 	orr.w	r2, r2, #32
 8002cd0:	60da      	str	r2, [r3, #12]
}
 8002cd2:	bf00      	nop
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20006528 	.word	0x20006528
 8002ce0:	40011000 	.word	0x40011000
 8002ce4:	200061fc 	.word	0x200061fc
 8002ce8:	20006794 	.word	0x20006794
 8002cec:	40004400 	.word	0x40004400
 8002cf0:	200065a8 	.word	0x200065a8
 8002cf4:	200062e0 	.word	0x200062e0
 8002cf8:	40004800 	.word	0x40004800
 8002cfc:	20006445 	.word	0x20006445
 8002d00:	20006714 	.word	0x20006714
 8002d04:	40004c00 	.word	0x40004c00
 8002d08:	20006710 	.word	0x20006710
 8002d0c:	20006448 	.word	0x20006448
 8002d10:	40005000 	.word	0x40005000
 8002d14:	200063c0 	.word	0x200063c0
 8002d18:	40011400 	.word	0x40011400
 8002d1c:	20006444 	.word	0x20006444

08002d20 <UARTx_DMA_Rx_Init>:
 * 						  baudrate				,normally set to 115200 according to UTM ROBOCON UART COMMUNICATION PROTOCOL.
 * Function Return		: None
 * Function Example		: UARTx_DMA_Rx_Init(&huart1, &hdma_usart2_rx, 115200);
 */
void UARTx_DMA_Rx_Init(UART_HandleTypeDef* huartx, DMA_HandleTypeDef* hdma_usart_rx,  uint32_t baudrate)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	4b5a      	ldr	r3, [pc, #360]	; (8002e9c <UARTx_DMA_Rx_Init+0x17c>)
 8002d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d34:	4a59      	ldr	r2, [pc, #356]	; (8002e9c <UARTx_DMA_Rx_Init+0x17c>)
 8002d36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d3a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3c:	4b57      	ldr	r3, [pc, #348]	; (8002e9c <UARTx_DMA_Rx_Init+0x17c>)
 8002d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	697b      	ldr	r3, [r7, #20]
	IRQn_Type nvic;
	uint32_t DMA_CHANNEL;

	if(hdma_usart_rx == &hdma_usart2_rx){
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	4a55      	ldr	r2, [pc, #340]	; (8002ea0 <UARTx_DMA_Rx_Init+0x180>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d119      	bne.n	8002d84 <UARTx_DMA_Rx_Init+0x64>

		nvic = DMA1_Stream5_IRQn;
 8002d50:	2310      	movs	r3, #16
 8002d52:	76fb      	strb	r3, [r7, #27]
		hdma_usart_rx->Instance = DMA1_Stream5;
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4a53      	ldr	r2, [pc, #332]	; (8002ea4 <UARTx_DMA_Rx_Init+0x184>)
 8002d58:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL = DMA_CHANNEL_4;
 8002d5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002d5e:	61fb      	str	r3, [r7, #28]
		HAL_NVIC_SetPriority(nvic, UART2_RX_IRQ_PRIO, 0);
 8002d60:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002d64:	2200      	movs	r2, #0
 8002d66:	2105      	movs	r1, #5
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f007 fec3 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 8002d6e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f007 fef6 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 8002d78:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f007 fed5 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002d82:	e058      	b.n	8002e36 <UARTx_DMA_Rx_Init+0x116>

	}else if(hdma_usart_rx == &hdma_usart3_rx){
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	4a48      	ldr	r2, [pc, #288]	; (8002ea8 <UARTx_DMA_Rx_Init+0x188>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d119      	bne.n	8002dc0 <UARTx_DMA_Rx_Init+0xa0>

		nvic = DMA1_Stream1_IRQn;
 8002d8c:	230c      	movs	r3, #12
 8002d8e:	76fb      	strb	r3, [r7, #27]
		hdma_usart_rx->Instance = DMA1_Stream1;
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	4a46      	ldr	r2, [pc, #280]	; (8002eac <UARTx_DMA_Rx_Init+0x18c>)
 8002d94:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL = DMA_CHANNEL_4;
 8002d96:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002d9a:	61fb      	str	r3, [r7, #28]
		HAL_NVIC_SetPriority(nvic, UART3_RX_IRQ_PRIO, 0);
 8002d9c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002da0:	2200      	movs	r2, #0
 8002da2:	2104      	movs	r1, #4
 8002da4:	4618      	mov	r0, r3
 8002da6:	f007 fea5 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 8002daa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f007 fed8 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 8002db4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f007 feb7 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002dbe:	e03a      	b.n	8002e36 <UARTx_DMA_Rx_Init+0x116>

	}else if(hdma_usart_rx == &hdma_uart4_rx){
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4a3b      	ldr	r2, [pc, #236]	; (8002eb0 <UARTx_DMA_Rx_Init+0x190>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d119      	bne.n	8002dfc <UARTx_DMA_Rx_Init+0xdc>

		nvic = DMA1_Stream2_IRQn;
 8002dc8:	230d      	movs	r3, #13
 8002dca:	76fb      	strb	r3, [r7, #27]
		hdma_usart_rx->Instance = DMA1_Stream2;
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4a39      	ldr	r2, [pc, #228]	; (8002eb4 <UARTx_DMA_Rx_Init+0x194>)
 8002dd0:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL = DMA_CHANNEL_4;
 8002dd2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002dd6:	61fb      	str	r3, [r7, #28]
		HAL_NVIC_SetPriority(nvic, UART4_RX_IRQ_PRIO, 0);
 8002dd8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2106      	movs	r1, #6
 8002de0:	4618      	mov	r0, r3
 8002de2:	f007 fe87 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 8002de6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f007 feba 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 8002df0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f007 fe99 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8002dfa:	e01c      	b.n	8002e36 <UARTx_DMA_Rx_Init+0x116>

	}else if(hdma_usart_rx == &hdma_uart5_rx){
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4a2e      	ldr	r2, [pc, #184]	; (8002eb8 <UARTx_DMA_Rx_Init+0x198>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d118      	bne.n	8002e36 <UARTx_DMA_Rx_Init+0x116>

		nvic = DMA1_Stream0_IRQn;
 8002e04:	230b      	movs	r3, #11
 8002e06:	76fb      	strb	r3, [r7, #27]
		hdma_usart_rx->Instance = DMA1_Stream0;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	4a2c      	ldr	r2, [pc, #176]	; (8002ebc <UARTx_DMA_Rx_Init+0x19c>)
 8002e0c:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL = DMA_CHANNEL_4;
 8002e0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002e12:	61fb      	str	r3, [r7, #28]
		HAL_NVIC_SetPriority(nvic, UART5_RX_IRQ_PRIO, 0);
 8002e14:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	210e      	movs	r1, #14
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f007 fe69 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 8002e22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f007 fe9c 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 8002e2c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f007 fe7b 	bl	800ab2c <HAL_NVIC_EnableIRQ>

	}

	UARTInit(huartx, baudrate, DISABLE);
 8002e36:	2200      	movs	r2, #0
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f7ff fe68 	bl	8002b10 <UARTInit>

	hdma_usart_rx->Init.Channel = DMA_CHANNEL;
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	605a      	str	r2, [r3, #4]
	hdma_usart_rx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	609a      	str	r2, [r3, #8]
	hdma_usart_rx->Init.PeriphInc = DMA_PINC_DISABLE;
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	60da      	str	r2, [r3, #12]
	hdma_usart_rx->Init.MemInc = DMA_MINC_ENABLE;
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e58:	611a      	str	r2, [r3, #16]
	hdma_usart_rx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	615a      	str	r2, [r3, #20]
	hdma_usart_rx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2200      	movs	r2, #0
 8002e64:	619a      	str	r2, [r3, #24]
	hdma_usart_rx->Init.Mode = DMA_NORMAL;
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	61da      	str	r2, [r3, #28]
	hdma_usart_rx->Init.Priority = DMA_PRIORITY_LOW;
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	621a      	str	r2, [r3, #32]
	hdma_usart_rx->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2200      	movs	r2, #0
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_DMA_Init(hdma_usart_rx) != HAL_OK)
 8002e78:	68b8      	ldr	r0, [r7, #8]
 8002e7a:	f007 fe81 	bl	800ab80 <HAL_DMA_Init>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <UARTx_DMA_Rx_Init+0x168>
	{
		Error_Handler();
 8002e84:	f001 fb02 	bl	800448c <Error_Handler>
	}

	__HAL_LINKDMA(huartx,hdmarx, *hdma_usart_rx);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e94:	bf00      	nop
 8002e96:	3720      	adds	r7, #32
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	2000619c 	.word	0x2000619c
 8002ea4:	40026088 	.word	0x40026088
 8002ea8:	20006280 	.word	0x20006280
 8002eac:	40026028 	.word	0x40026028
 8002eb0:	2000613c 	.word	0x2000613c
 8002eb4:	40026040 	.word	0x40026040
 8002eb8:	200067d4 	.word	0x200067d4
 8002ebc:	40026010 	.word	0x40026010

08002ec0 <USART1_IRQHandler>:
void UARTPrintString_IT(UART_HandleTypeDef* huartx, char s[]){
	if(HAL_UART_GetState(huartx) == HAL_UART_STATE_READY)
		HAL_UART_Transmit_IT(huartx, (uint8_t *)s, strlen(s));
}

void  USART1_IRQHandler(void){
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0


	HAL_UART_IRQHandler(&huart1);
 8002ec4:	4802      	ldr	r0, [pc, #8]	; (8002ed0 <USART1_IRQHandler+0x10>)
 8002ec6:	f00d f941 	bl	801014c <HAL_UART_IRQHandler>
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20006528 	.word	0x20006528

08002ed4 <USART2_IRQHandler>:

void  USART2_IRQHandler(void){
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0

	HAL_UART_IRQHandler(&huart2);
 8002ed8:	4802      	ldr	r0, [pc, #8]	; (8002ee4 <USART2_IRQHandler+0x10>)
 8002eda:	f00d f937 	bl	801014c <HAL_UART_IRQHandler>
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20006794 	.word	0x20006794

08002ee8 <USART3_IRQHandler>:

void  USART3_IRQHandler(void){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0

	HAL_UART_IRQHandler(&huart3);
 8002eec:	4802      	ldr	r0, [pc, #8]	; (8002ef8 <USART3_IRQHandler+0x10>)
 8002eee:	f00d f92d 	bl	801014c <HAL_UART_IRQHandler>
}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	200062e0 	.word	0x200062e0

08002efc <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0

	HAL_UART_IRQHandler(&huart4);
 8002f00:	4802      	ldr	r0, [pc, #8]	; (8002f0c <UART4_IRQHandler+0x10>)
 8002f02:	f00d f923 	bl	801014c <HAL_UART_IRQHandler>
}
 8002f06:	bf00      	nop
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	20006714 	.word	0x20006714

08002f10 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart5);
 8002f14:	4802      	ldr	r0, [pc, #8]	; (8002f20 <UART5_IRQHandler+0x10>)
 8002f16:	f00d f919 	bl	801014c <HAL_UART_IRQHandler>
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20006448 	.word	0x20006448

08002f24 <USART6_IRQHandler>:

void  USART6_IRQHandler(void){
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0

	HAL_UART_IRQHandler(&huart6);
 8002f28:	4802      	ldr	r0, [pc, #8]	; (8002f34 <USART6_IRQHandler+0x10>)
 8002f2a:	f00d f90f 	bl	801014c <HAL_UART_IRQHandler>
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	200066d0 	.word	0x200066d0

08002f38 <CANxInit>:
 * Function Return		: CAN_InitStatus				Constant indicates initialization succeed which will be
  *        											    CAN_InitStatus_Failed or CAN_InitStatus_Success.
 * Function Example		: CAN1_Init(&hcan1,4,CAN_Filter_FIFO0,0,0,13,1,1);
 */
void CANxInit(CAN_HandleTypeDef* hcanx,uint16_t prescaler,uint32_t FilterFIFOAssignment,uint16_t CAN_FilterId_11bits,
		uint16_t CAN_FilterMaskId_11bits,uint8_t CAN_FilterNumber, uint8_t rate){
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08e      	sub	sp, #56	; 0x38
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	461a      	mov	r2, r3
 8002f44:	460b      	mov	r3, r1
 8002f46:	817b      	strh	r3, [r7, #10]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	813b      	strh	r3, [r7, #8]

	CAN_FilterTypeDef sFilterConfig = {0};
 8002f4c:	f107 0310 	add.w	r3, r7, #16
 8002f50:	2228      	movs	r2, #40	; 0x28
 8002f52:	2100      	movs	r1, #0
 8002f54:	4618      	mov	r0, r3
 8002f56:	f011 fc71 	bl	801483c <memset>

	if(hcanx == &hcan1){
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	4a53      	ldr	r2, [pc, #332]	; (80030ac <CANxInit+0x174>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d103      	bne.n	8002f6a <CANxInit+0x32>
		hcanx->Instance = CAN1;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4a52      	ldr	r2, [pc, #328]	; (80030b0 <CANxInit+0x178>)
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	e002      	b.n	8002f70 <CANxInit+0x38>
	}else{
		hcanx->Instance = CAN2;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a51      	ldr	r2, [pc, #324]	; (80030b4 <CANxInit+0x17c>)
 8002f6e:	601a      	str	r2, [r3, #0]
	}


	hcanx->Init.Prescaler = prescaler;
 8002f70:	897a      	ldrh	r2, [r7, #10]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	605a      	str	r2, [r3, #4]
	hcanx->Init.Mode = CAN_MODE_NORMAL;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	609a      	str	r2, [r3, #8]

	hcanx->Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	60da      	str	r2, [r3, #12]
	if(rate == CAN_1MHz){
 8002f82:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d108      	bne.n	8002f9c <CANxInit+0x64>
		//sampling point 85.71%
		hcanx->Init.TimeSeg1 = CAN_BS1_11TQ;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8002f90:	611a      	str	r2, [r3, #16]
		hcanx->Init.TimeSeg2 = CAN_BS2_2TQ;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f98:	615a      	str	r2, [r3, #20]
 8002f9a:	e00b      	b.n	8002fb4 <CANxInit+0x7c>
	}else if(rate == CAN_500KHz){
 8002f9c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d107      	bne.n	8002fb4 <CANxInit+0x7c>
		//sampling point 71.42%
		hcanx->Init.TimeSeg1 = CAN_BS1_14TQ;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
 8002faa:	611a      	str	r2, [r3, #16]
		hcanx->Init.TimeSeg2 = CAN_BS2_6TQ;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 8002fb2:	615a      	str	r2, [r3, #20]
	}
	hcanx->Init.TimeTriggeredMode = DISABLE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	761a      	strb	r2, [r3, #24]
	hcanx->Init.AutoBusOff = ENABLE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	765a      	strb	r2, [r3, #25]
	hcanx->Init.AutoWakeUp = DISABLE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	769a      	strb	r2, [r3, #26]
	hcanx->Init.AutoRetransmission = DISABLE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	76da      	strb	r2, [r3, #27]
	hcanx->Init.ReceiveFifoLocked = DISABLE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	771a      	strb	r2, [r3, #28]
	hcanx->Init.TransmitFifoPriority = DISABLE;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(hcanx) != HAL_OK)
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f006 fe03 	bl	8009be4 <HAL_CAN_Init>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <CANxInit+0xb0>
	{
		Error_Handler();
 8002fe4:	f001 fa52 	bl	800448c <Error_Handler>
	}

	sFilterConfig.SlaveStartFilterBank = 14;
 8002fe8:	230e      	movs	r3, #14
 8002fea:	637b      	str	r3, [r7, #52]	; 0x34
	sFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8002fec:	2301      	movs	r3, #1
 8002fee:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterFIFOAssignment=FilterFIFOAssignment; //set fifo assignment
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh= CAN_FilterId_11bits <<5; //the ID that the filter looks for (switch this for the other microcontroller)
 8002ff8:	893b      	ldrh	r3, [r7, #8]
 8002ffa:	015b      	lsls	r3, r3, #5
 8002ffc:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterIdLow=0;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMaskIdHigh=CAN_FilterMaskId_11bits <<5;
 8003002:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003006:	015b      	lsls	r3, r3, #5
 8003008:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterMaskIdLow=0;
 800300a:	2300      	movs	r3, #0
 800300c:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //set filter scale
 800300e:	2301      	movs	r3, #1
 8003010:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig.FilterBank = CAN_FilterNumber;
 8003012:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003016:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(hcanx, &sFilterConfig);
 8003018:	f107 0310 	add.w	r3, r7, #16
 800301c:	4619      	mov	r1, r3
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f006 fedc 	bl	8009ddc <HAL_CAN_ConfigFilter>



	if(hcanx == &hcan1){
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4a21      	ldr	r2, [pc, #132]	; (80030ac <CANxInit+0x174>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d11c      	bne.n	8003066 <CANxInit+0x12e>

		if(FilterFIFOAssignment ==  CAN_FILTER_FIFO0){
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10c      	bne.n	800304c <CANxInit+0x114>
			/* CAN1_RX0_IRQn interrupt configuration */
			HAL_NVIC_SetPriority(CAN1_RX0_IRQn, CAN1_FIFO1_IRQ_PRIO, 0);
 8003032:	2200      	movs	r2, #0
 8003034:	210e      	movs	r1, #14
 8003036:	2014      	movs	r0, #20
 8003038:	f007 fd5c 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800303c:	2014      	movs	r0, #20
 800303e:	f007 fd75 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			HAL_CAN_ActivateNotification(hcanx, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003042:	2102      	movs	r1, #2
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f007 fa0f 	bl	800a468 <HAL_CAN_ActivateNotification>
 800304a:	e028      	b.n	800309e <CANxInit+0x166>

		}else{
			/* CAN1_RX1_IRQn interrupt configuration */
			HAL_NVIC_SetPriority(CAN1_RX1_IRQn, CAN1_FIFO1_IRQ_PRIO, 0);
 800304c:	2200      	movs	r2, #0
 800304e:	210e      	movs	r1, #14
 8003050:	2015      	movs	r0, #21
 8003052:	f007 fd4f 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003056:	2015      	movs	r0, #21
 8003058:	f007 fd68 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			HAL_CAN_ActivateNotification(hcanx, CAN_IT_RX_FIFO1_MSG_PENDING);
 800305c:	2110      	movs	r1, #16
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f007 fa02 	bl	800a468 <HAL_CAN_ActivateNotification>
 8003064:	e01b      	b.n	800309e <CANxInit+0x166>
		}
	}else{

		if(FilterFIFOAssignment ==  CAN_FILTER_FIFO0){
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10c      	bne.n	8003086 <CANxInit+0x14e>
			/* CAN2_RX0_IRQn interrupt configuration */
			HAL_NVIC_SetPriority(CAN2_RX0_IRQn, CAN2_FIFO0_IRQ_PRIO, 0);
 800306c:	2200      	movs	r2, #0
 800306e:	210e      	movs	r1, #14
 8003070:	2040      	movs	r0, #64	; 0x40
 8003072:	f007 fd3f 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8003076:	2040      	movs	r0, #64	; 0x40
 8003078:	f007 fd58 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			HAL_CAN_ActivateNotification(hcanx, CAN_IT_RX_FIFO0_MSG_PENDING);
 800307c:	2102      	movs	r1, #2
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f007 f9f2 	bl	800a468 <HAL_CAN_ActivateNotification>
 8003084:	e00b      	b.n	800309e <CANxInit+0x166>
		}else{
			/* CAN2_RX1_IRQn interrupt configuration */
			HAL_NVIC_SetPriority(CAN2_RX1_IRQn, CAN2_FIFO1_IRQ_PRIO, 0);
 8003086:	2200      	movs	r2, #0
 8003088:	210e      	movs	r1, #14
 800308a:	2041      	movs	r0, #65	; 0x41
 800308c:	f007 fd32 	bl	800aaf4 <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8003090:	2041      	movs	r0, #65	; 0x41
 8003092:	f007 fd4b 	bl	800ab2c <HAL_NVIC_EnableIRQ>
			HAL_CAN_ActivateNotification(hcanx, CAN_IT_RX_FIFO1_MSG_PENDING);
 8003096:	2110      	movs	r1, #16
 8003098:	68f8      	ldr	r0, [r7, #12]
 800309a:	f007 f9e5 	bl	800a468 <HAL_CAN_ActivateNotification>
		}
	}

	HAL_CAN_Start(hcanx);
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f006 ff7c 	bl	8009f9c <HAL_CAN_Start>

}
 80030a4:	bf00      	nop
 80030a6:	3738      	adds	r7, #56	; 0x38
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	200098d8 	.word	0x200098d8
 80030b0:	40006400 	.word	0x40006400
 80030b4:	40006800 	.word	0x40006800

080030b8 <CAN_TxMsg>:
 * Function Return		: canmailbox		The number of the mailbox that is used for transmission or
  *         								CAN_TxStatus_NoMailBox if there is no empty mailbox.
 * Function Example		: CAN_TxMsg(&hcan1,1,&data,1);
 */
uint32_t CAN_TxMsg(CAN_HandleTypeDef* hcanx,uint32_t StdId_11bits,uint8_t *Msg,uint8_t len)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b090      	sub	sp, #64	; 0x40
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
 80030c4:	70fb      	strb	r3, [r7, #3]
//	sys.rns_busy = 1;
	while(HAL_CAN_GetTxMailboxesFreeLevel(hcanx) == 0);
 80030c6:	bf00      	nop
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f007 f886 	bl	800a1da <HAL_CAN_GetTxMailboxesFreeLevel>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f9      	beq.n	80030c8 <CAN_TxMsg+0x10>
	CAN_TxHeaderTypeDef TxMessage;
	uint32_t canMailbox;
	uint8_t* buf = Msg;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint16_t i=0,datalen=len;
 80030d8:	2300      	movs	r3, #0
 80030da:	877b      	strh	r3, [r7, #58]	; 0x3a
 80030dc:	78fb      	ldrb	r3, [r7, #3]
 80030de:	873b      	strh	r3, [r7, #56]	; 0x38
	uint8_t Txmsg[8];

	TxMessage.StdId=StdId_11bits;					 // standard identifier=0
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	623b      	str	r3, [r7, #32]
	TxMessage.ExtId=0;					 // extended identifier=StdId
 80030e4:	2300      	movs	r3, #0
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
	TxMessage.IDE=CAN_Id_Standard;			 // type of identifier for the message is Standard
 80030e8:	2300      	movs	r3, #0
 80030ea:	62bb      	str	r3, [r7, #40]	; 0x28
	TxMessage.RTR=CAN_RTR_Data;
 80030ec:	2300      	movs	r3, #0
 80030ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	TxMessage.TransmitGlobalTime = DISABLE;  // the type of frame for the message that will be transmitted
 80030f0:	2300      	movs	r3, #0
 80030f2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	while(datalen--)
 80030f6:	e00c      	b.n	8003112 <CAN_TxMsg+0x5a>
	{
		Txmsg[i++]= *(uint8_t*)buf++;
 80030f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80030fe:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8003100:	1c51      	adds	r1, r2, #1
 8003102:	8779      	strh	r1, [r7, #58]	; 0x3a
 8003104:	4611      	mov	r1, r2
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800310c:	440b      	add	r3, r1
 800310e:	f803 2c2c 	strb.w	r2, [r3, #-44]
	while(datalen--)
 8003112:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003114:	1e5a      	subs	r2, r3, #1
 8003116:	873a      	strh	r2, [r7, #56]	; 0x38
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1ed      	bne.n	80030f8 <CAN_TxMsg+0x40>
//			if (HAL_CAN_AddTxMessage(hcanx, &TxMessage, Txmsg, &canMailbox) != HAL_OK) {
//				Error_Handler();
//			}
//		}
	}
	if(i>0){
 800311c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00f      	beq.n	8003142 <CAN_TxMsg+0x8a>
		TxMessage.DLC = i;
 8003122:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003124:	633b      	str	r3, [r7, #48]	; 0x30
		if (HAL_CAN_AddTxMessage(hcanx, &TxMessage, Txmsg, &canMailbox) != HAL_OK) {
 8003126:	f107 031c 	add.w	r3, r7, #28
 800312a:	f107 0214 	add.w	r2, r7, #20
 800312e:	f107 0120 	add.w	r1, r7, #32
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f006 ff76 	bl	800a024 <HAL_CAN_AddTxMessage>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <CAN_TxMsg+0x8a>
			Error_Handler();
 800313e:	f001 f9a5 	bl	800448c <Error_Handler>
		}

	}
//	sys.rns_busy = 0;

	return(canMailbox);
 8003142:	69fb      	ldr	r3, [r7, #28]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3740      	adds	r7, #64	; 0x40
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <CAN_TxMsgEID>:
 * Function Return		: canmailbox		The number of the mailbox that is used for transmission or
  *         								CAN_TxStatus_NoMailBox if there is no empty mailbox.
 * Function Example		: CAN_TxMsg(&hcan1,1,&data,1);
 */
uint32_t CAN_TxMsgEID(CAN_HandleTypeDef* hcanx,uint32_t EID,uint8_t *Msg,uint8_t len)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b090      	sub	sp, #64	; 0x40
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	70fb      	strb	r3, [r7, #3]


	while(HAL_CAN_GetTxMailboxesFreeLevel(hcanx) == 0);
 800315a:	bf00      	nop
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f007 f83c 	bl	800a1da <HAL_CAN_GetTxMailboxesFreeLevel>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0f9      	beq.n	800315c <CAN_TxMsgEID+0x10>
	CAN_TxHeaderTypeDef TxMessage;
	uint32_t canMailbox;
	uint8_t* buf = Msg;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint16_t i=0,datalen=len;
 800316c:	2300      	movs	r3, #0
 800316e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8003170:	78fb      	ldrb	r3, [r7, #3]
 8003172:	873b      	strh	r3, [r7, #56]	; 0x38
	uint8_t Txmsg[8];

	TxMessage.StdId=0;					 // standard identifier=0
 8003174:	2300      	movs	r3, #0
 8003176:	623b      	str	r3, [r7, #32]
	TxMessage.ExtId=EID;					 // extended identifier=StdId
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
	TxMessage.IDE=CAN_Id_Extended;			 // type of identifier for the message is Standard
 800317c:	2304      	movs	r3, #4
 800317e:	62bb      	str	r3, [r7, #40]	; 0x28
	TxMessage.RTR=CAN_RTR_Data;
 8003180:	2300      	movs	r3, #0
 8003182:	62fb      	str	r3, [r7, #44]	; 0x2c
	TxMessage.TransmitGlobalTime = DISABLE;  // the type of frame for the message that will be transmitted
 8003184:	2300      	movs	r3, #0
 8003186:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	while(datalen--)
 800318a:	e01f      	b.n	80031cc <CAN_TxMsgEID+0x80>
	{
		Txmsg[i++]= *(uint8_t*)buf++;
 800318c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800318e:	1c5a      	adds	r2, r3, #1
 8003190:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003192:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8003194:	1c51      	adds	r1, r2, #1
 8003196:	8779      	strh	r1, [r7, #58]	; 0x3a
 8003198:	4611      	mov	r1, r2
 800319a:	781a      	ldrb	r2, [r3, #0]
 800319c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031a0:	440b      	add	r3, r1
 80031a2:	f803 2c2c 	strb.w	r2, [r3, #-44]
		if(i == 8){
 80031a6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	d10f      	bne.n	80031cc <CAN_TxMsgEID+0x80>
			TxMessage.DLC=8;
 80031ac:	2308      	movs	r3, #8
 80031ae:	633b      	str	r3, [r7, #48]	; 0x30
			if (HAL_CAN_AddTxMessage(hcanx, &TxMessage, Txmsg, &canMailbox) != HAL_OK) {
 80031b0:	f107 031c 	add.w	r3, r7, #28
 80031b4:	f107 0214 	add.w	r2, r7, #20
 80031b8:	f107 0120 	add.w	r1, r7, #32
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f006 ff31 	bl	800a024 <HAL_CAN_AddTxMessage>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <CAN_TxMsgEID+0x80>
				Error_Handler();
 80031c8:	f001 f960 	bl	800448c <Error_Handler>
	while(datalen--)
 80031cc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031ce:	1e5a      	subs	r2, r3, #1
 80031d0:	873a      	strh	r2, [r7, #56]	; 0x38
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1da      	bne.n	800318c <CAN_TxMsgEID+0x40>
			}
		}
	}
	if(i>0){
 80031d6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00f      	beq.n	80031fc <CAN_TxMsgEID+0xb0>
		TxMessage.DLC = i;
 80031dc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80031de:	633b      	str	r3, [r7, #48]	; 0x30
		if (HAL_CAN_AddTxMessage(hcanx, &TxMessage, Txmsg, &canMailbox) != HAL_OK) {
 80031e0:	f107 031c 	add.w	r3, r7, #28
 80031e4:	f107 0214 	add.w	r2, r7, #20
 80031e8:	f107 0120 	add.w	r1, r7, #32
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f006 ff19 	bl	800a024 <HAL_CAN_AddTxMessage>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <CAN_TxMsgEID+0xb0>
			Error_Handler();
 80031f8:	f001 f948 	bl	800448c <Error_Handler>
		}

	}

	return(canMailbox);
 80031fc:	69fb      	ldr	r3, [r7, #28]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3740      	adds	r7, #64	; 0x40
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <I2CX_DMA_RX_Init>:
 * 						  ClockSpeed					Speed of transmission can be CLOCK_SPEED_100KHz or CLOCK_SPEED_400KHz
 * Function Return		: NONE
 * Function Example		: I2CX_DMA_RX_Init(&hi2c1, &hi2c1_rx_dma, main_board_1, CLOCK_SPEED_400KHz);
 *
 */
void I2CX_DMA_RX_Init(I2C_HandleTypeDef *hi2cx,DMA_HandleTypeDef* hdma_i2cx,uint8_t OwnAddress,uint32_t ClockSpeed){
 8003208:	b580      	push	{r7, lr}
 800320a:	b088      	sub	sp, #32
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	4613      	mov	r3, r2
 8003216:	71fb      	strb	r3, [r7, #7]

	IRQn_Type nvic,nvicER,nvicEV;
	uint32_t DMA_CHANNEL;
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	4b9e      	ldr	r3, [pc, #632]	; (8003498 <I2CX_DMA_RX_Init+0x290>)
 800321e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003220:	4a9d      	ldr	r2, [pc, #628]	; (8003498 <I2CX_DMA_RX_Init+0x290>)
 8003222:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003226:	6313      	str	r3, [r2, #48]	; 0x30
 8003228:	4b9b      	ldr	r3, [pc, #620]	; (8003498 <I2CX_DMA_RX_Init+0x290>)
 800322a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	697b      	ldr	r3, [r7, #20]
	if(hi2cx == &hi2c1){
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4a99      	ldr	r2, [pc, #612]	; (800349c <I2CX_DMA_RX_Init+0x294>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d11d      	bne.n	8003278 <I2CX_DMA_RX_Init+0x70>

		hi2cx->Instance = I2C1;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a98      	ldr	r2, [pc, #608]	; (80034a0 <I2CX_DMA_RX_Init+0x298>)
 8003240:	601a      	str	r2, [r3, #0]

		hdma_i2cx->Instance = DMA1_Stream0;
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	4a97      	ldr	r2, [pc, #604]	; (80034a4 <I2CX_DMA_RX_Init+0x29c>)
 8003246:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL= DMA_CHANNEL_1;
 8003248:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800324c:	61bb      	str	r3, [r7, #24]
		nvic = DMA1_Stream0_IRQn;
 800324e:	230b      	movs	r3, #11
 8003250:	77fb      	strb	r3, [r7, #31]

		nvicER = I2C1_ER_IRQn;
 8003252:	2320      	movs	r3, #32
 8003254:	77bb      	strb	r3, [r7, #30]
		nvicEV = I2C1_EV_IRQn;
 8003256:	231f      	movs	r3, #31
 8003258:	777b      	strb	r3, [r7, #29]
		__HAL_RCC_DMA1_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	613b      	str	r3, [r7, #16]
 800325e:	4b8e      	ldr	r3, [pc, #568]	; (8003498 <I2CX_DMA_RX_Init+0x290>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	4a8d      	ldr	r2, [pc, #564]	; (8003498 <I2CX_DMA_RX_Init+0x290>)
 8003264:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003268:	6313      	str	r3, [r2, #48]	; 0x30
 800326a:	4b8b      	ldr	r3, [pc, #556]	; (8003498 <I2CX_DMA_RX_Init+0x290>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	e022      	b.n	80032be <I2CX_DMA_RX_Init+0xb6>
	}else if(hi2cx == &hi2c2){
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4a8b      	ldr	r2, [pc, #556]	; (80034a8 <I2CX_DMA_RX_Init+0x2a0>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d10f      	bne.n	80032a0 <I2CX_DMA_RX_Init+0x98>

		hi2cx->Instance = I2C2;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4a8a      	ldr	r2, [pc, #552]	; (80034ac <I2CX_DMA_RX_Init+0x2a4>)
 8003284:	601a      	str	r2, [r3, #0]

		hdma_i2cx->Instance = DMA1_Stream3;
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4a89      	ldr	r2, [pc, #548]	; (80034b0 <I2CX_DMA_RX_Init+0x2a8>)
 800328a:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL= DMA_CHANNEL_7;
 800328c:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8003290:	61bb      	str	r3, [r7, #24]
		nvic = DMA1_Stream3_IRQn;
 8003292:	230e      	movs	r3, #14
 8003294:	77fb      	strb	r3, [r7, #31]
		nvicER = I2C2_ER_IRQn;
 8003296:	2322      	movs	r3, #34	; 0x22
 8003298:	77bb      	strb	r3, [r7, #30]
		nvicEV = I2C2_EV_IRQn;
 800329a:	2321      	movs	r3, #33	; 0x21
 800329c:	777b      	strb	r3, [r7, #29]
 800329e:	e00e      	b.n	80032be <I2CX_DMA_RX_Init+0xb6>

	}else{
		hi2cx->Instance = I2C3;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4a84      	ldr	r2, [pc, #528]	; (80034b4 <I2CX_DMA_RX_Init+0x2ac>)
 80032a4:	601a      	str	r2, [r3, #0]

		hdma_i2cx->Instance = DMA1_Stream2;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	4a83      	ldr	r2, [pc, #524]	; (80034b8 <I2CX_DMA_RX_Init+0x2b0>)
 80032aa:	601a      	str	r2, [r3, #0]
		DMA_CHANNEL= DMA_CHANNEL_3;
 80032ac:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80032b0:	61bb      	str	r3, [r7, #24]
		nvic = DMA1_Stream2_IRQn;
 80032b2:	230d      	movs	r3, #13
 80032b4:	77fb      	strb	r3, [r7, #31]
		nvicER = I2C3_ER_IRQn;
 80032b6:	2349      	movs	r3, #73	; 0x49
 80032b8:	77bb      	strb	r3, [r7, #30]
		nvicEV = I2C3_EV_IRQn;
 80032ba:	2348      	movs	r3, #72	; 0x48
 80032bc:	777b      	strb	r3, [r7, #29]
	}

	hdma_i2cx->Init.Channel = DMA_CHANNEL;
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	605a      	str	r2, [r3, #4]
	hdma_i2cx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2200      	movs	r2, #0
 80032c8:	609a      	str	r2, [r3, #8]
	hdma_i2cx->Init.PeriphInc = DMA_PINC_DISABLE;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2200      	movs	r2, #0
 80032ce:	60da      	str	r2, [r3, #12]
	hdma_i2cx->Init.MemInc = DMA_MINC_ENABLE;
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032d6:	611a      	str	r2, [r3, #16]
	hdma_i2cx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2200      	movs	r2, #0
 80032dc:	615a      	str	r2, [r3, #20]
	hdma_i2cx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2200      	movs	r2, #0
 80032e2:	619a      	str	r2, [r3, #24]
	hdma_i2cx->Init.Mode = DMA_NORMAL;
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2200      	movs	r2, #0
 80032e8:	61da      	str	r2, [r3, #28]
	hdma_i2cx->Init.Priority = DMA_PRIORITY_HIGH;
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032f0:	621a      	str	r2, [r3, #32]
	hdma_i2cx->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2200      	movs	r2, #0
 80032f6:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_i2cx->Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2203      	movs	r2, #3
 80032fc:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_i2cx->Init.MemBurst = DMA_MBURST_INC4;
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003304:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_i2cx->Init.PeriphBurst = DMA_PBURST_INC4;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800330c:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_DMA_Init(hdma_i2cx) != HAL_OK)
 800330e:	68b8      	ldr	r0, [r7, #8]
 8003310:	f007 fc36 	bl	800ab80 <HAL_DMA_Init>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <I2CX_DMA_RX_Init+0x116>
	{

		Error_Handler();
 800331a:	f001 f8b7 	bl	800448c <Error_Handler>

	}
	__HAL_LINKDMA(hi2cx,hdmarx,*hdma_i2cx);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	639a      	str	r2, [r3, #56]	; 0x38
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	639a      	str	r2, [r3, #56]	; 0x38

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */

	//	__HAL_DMA_ENABLE_IT(hdma_i2cx,DMA_IT_TC);
	if(hi2cx == &hi2c1){
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4a5b      	ldr	r2, [pc, #364]	; (800349c <I2CX_DMA_RX_Init+0x294>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d111      	bne.n	8003356 <I2CX_DMA_RX_Init+0x14e>
		HAL_NVIC_SetPriority(nvic, DMA1_Str0__IRQ_PRIO, 0);
 8003332:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003336:	2200      	movs	r2, #0
 8003338:	210a      	movs	r1, #10
 800333a:	4618      	mov	r0, r3
 800333c:	f007 fbda 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 8003340:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003344:	4618      	mov	r0, r3
 8003346:	f007 fc0d 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 800334a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800334e:	4618      	mov	r0, r3
 8003350:	f007 fbec 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8003354:	e026      	b.n	80033a4 <I2CX_DMA_RX_Init+0x19c>
	}else if(hi2cx == &hi2c2){
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4a53      	ldr	r2, [pc, #332]	; (80034a8 <I2CX_DMA_RX_Init+0x2a0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d111      	bne.n	8003382 <I2CX_DMA_RX_Init+0x17a>
		HAL_NVIC_SetPriority(nvic, DMA1_Str3__IRQ_PRIO, 0);
 800335e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003362:	2200      	movs	r2, #0
 8003364:	210e      	movs	r1, #14
 8003366:	4618      	mov	r0, r3
 8003368:	f007 fbc4 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 800336c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003370:	4618      	mov	r0, r3
 8003372:	f007 fbf7 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 8003376:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800337a:	4618      	mov	r0, r3
 800337c:	f007 fbd6 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8003380:	e010      	b.n	80033a4 <I2CX_DMA_RX_Init+0x19c>
	}else{
		HAL_NVIC_SetPriority(nvic, DMA1_Str2__IRQ_PRIO, 0);
 8003382:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003386:	2200      	movs	r2, #0
 8003388:	210e      	movs	r1, #14
 800338a:	4618      	mov	r0, r3
 800338c:	f007 fbb2 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_ClearPendingIRQ(nvic);
 8003390:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003394:	4618      	mov	r0, r3
 8003396:	f007 fbe5 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_EnableIRQ(nvic);
 800339a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800339e:	4618      	mov	r0, r3
 80033a0:	f007 fbc4 	bl	800ab2c <HAL_NVIC_EnableIRQ>
	}

	hi2cx->Init.ClockSpeed = ClockSpeed;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	605a      	str	r2, [r3, #4]
	hi2cx->Init.DutyCycle = I2C_DUTYCYCLE_2;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	609a      	str	r2, [r3, #8]
	hi2cx->Init.OwnAddress1 = OwnAddress<<1;
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	461a      	mov	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	60da      	str	r2, [r3, #12]
	hi2cx->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033c0:	611a      	str	r2, [r3, #16]
	hi2cx->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	615a      	str	r2, [r3, #20]
	hi2cx->Init.OwnAddress2 = 0;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	619a      	str	r2, [r3, #24]
	hi2cx->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	61da      	str	r2, [r3, #28]
	hi2cx->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	621a      	str	r2, [r3, #32]

	if(hi2cx == &hi2c1){
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4a2f      	ldr	r2, [pc, #188]	; (800349c <I2CX_DMA_RX_Init+0x294>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d118      	bne.n	8003414 <I2CX_DMA_RX_Init+0x20c>
		HAL_NVIC_SetPriority(nvicER, I2C1_ER_IRQ_PRIO, 0);
 80033e2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80033e6:	2200      	movs	r2, #0
 80033e8:	2100      	movs	r1, #0
 80033ea:	4618      	mov	r0, r3
 80033ec:	f007 fb82 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvicER);
 80033f0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f007 fb99 	bl	800ab2c <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(nvicEV, I2C1_EV_IRQ_PRIO, 0);
 80033fa:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80033fe:	2200      	movs	r2, #0
 8003400:	2108      	movs	r1, #8
 8003402:	4618      	mov	r0, r3
 8003404:	f007 fb76 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvicEV);
 8003408:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800340c:	4618      	mov	r0, r3
 800340e:	f007 fb8d 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 8003412:	e034      	b.n	800347e <I2CX_DMA_RX_Init+0x276>
	}else if(hi2cx == &hi2c2){
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	4a24      	ldr	r2, [pc, #144]	; (80034a8 <I2CX_DMA_RX_Init+0x2a0>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d118      	bne.n	800344e <I2CX_DMA_RX_Init+0x246>
		HAL_NVIC_SetPriority(nvicER, I2C2_ER_IRQ_PRIO, 0);
 800341c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003420:	2200      	movs	r2, #0
 8003422:	210e      	movs	r1, #14
 8003424:	4618      	mov	r0, r3
 8003426:	f007 fb65 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvicER);
 800342a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800342e:	4618      	mov	r0, r3
 8003430:	f007 fb7c 	bl	800ab2c <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(nvicEV, I2C2_EV_IRQ_PRIO, 0);
 8003434:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003438:	2200      	movs	r2, #0
 800343a:	210e      	movs	r1, #14
 800343c:	4618      	mov	r0, r3
 800343e:	f007 fb59 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvicEV);
 8003442:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003446:	4618      	mov	r0, r3
 8003448:	f007 fb70 	bl	800ab2c <HAL_NVIC_EnableIRQ>
 800344c:	e017      	b.n	800347e <I2CX_DMA_RX_Init+0x276>
	}else{
		HAL_NVIC_SetPriority(nvicER, I2C3_ER_IRQ_PRIO, 0);
 800344e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003452:	2200      	movs	r2, #0
 8003454:	210e      	movs	r1, #14
 8003456:	4618      	mov	r0, r3
 8003458:	f007 fb4c 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvicER);
 800345c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003460:	4618      	mov	r0, r3
 8003462:	f007 fb63 	bl	800ab2c <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(nvicEV, I2C3_EV_IRQ_PRIO, 0);
 8003466:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800346a:	2200      	movs	r2, #0
 800346c:	210e      	movs	r1, #14
 800346e:	4618      	mov	r0, r3
 8003470:	f007 fb40 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvicEV);
 8003474:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003478:	4618      	mov	r0, r3
 800347a:	f007 fb57 	bl	800ab2c <HAL_NVIC_EnableIRQ>
	}

	if (HAL_I2C_Init(hi2cx) != HAL_OK)
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f008 fd1e 	bl	800bec0 <HAL_I2C_Init>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <I2CX_DMA_RX_Init+0x286>
	{

		Error_Handler();
 800348a:	f000 ffff 	bl	800448c <Error_Handler>
	}
}
 800348e:	bf00      	nop
 8003490:	3720      	adds	r7, #32
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800
 800349c:	20007160 	.word	0x20007160
 80034a0:	40005400 	.word	0x40005400
 80034a4:	40026010 	.word	0x40026010
 80034a8:	200071b4 	.word	0x200071b4
 80034ac:	40005800 	.word	0x40005800
 80034b0:	40026058 	.word	0x40026058
 80034b4:	40005c00 	.word	0x40005c00
 80034b8:	40026040 	.word	0x40026040

080034bc <I2C2_EV_IRQHandler>:
 * Function Remarks		: This interrupt handle slave receive mode, master receive mode and slave transmit mode.
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void I2C2_EV_IRQHandler(void){
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0


	HAL_I2C_EV_IRQHandler(&hi2c2);
 80034c0:	4802      	ldr	r0, [pc, #8]	; (80034cc <I2C2_EV_IRQHandler+0x10>)
 80034c2:	f008 ff87 	bl	800c3d4 <HAL_I2C_EV_IRQHandler>


}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	200071b4 	.word	0x200071b4

080034d0 <I2C2_ER_IRQHandler>:
 * Function Remarks		: This interrupt handle the error event of I2C2.
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void I2C2_ER_IRQHandler(void){
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0

	HAL_I2C_ER_IRQHandler(&hi2c2);
 80034d4:	4802      	ldr	r0, [pc, #8]	; (80034e0 <I2C2_ER_IRQHandler+0x10>)
 80034d6:	f009 f8ea 	bl	800c6ae <HAL_I2C_ER_IRQHandler>


}
 80034da:	bf00      	nop
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	200071b4 	.word	0x200071b4

080034e4 <I2C3_EV_IRQHandler>:
 * Function Remarks		: This interrupt handle slave receive mode, master receive mode and slave transmit mode.
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void I2C3_EV_IRQHandler(void){
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0

	//	taskENTER_CRITICAL();
	HAL_I2C_EV_IRQHandler(&hi2c3);
 80034e8:	4802      	ldr	r0, [pc, #8]	; (80034f4 <I2C3_EV_IRQHandler+0x10>)
 80034ea:	f008 ff73 	bl	800c3d4 <HAL_I2C_EV_IRQHandler>
	//	taskEXIT_CRITICAL();

}
 80034ee:	bf00      	nop
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	20006e10 	.word	0x20006e10

080034f8 <ILI9341_Init>:
static unsigned int Y_SIZE = 320;

unsigned char hh;
static SPI_HandleTypeDef led_spi;

void ILI9341_Init() {
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
//	ILI9341_SPI_Init();

	/* Reset The Screen */
	ILI9341_Reset();
 80034fc:	f000 f910 	bl	8003720 <ILI9341_Reset>
	ILI9341_Send_Command(0x01);
 8003500:	2001      	movs	r0, #1
 8003502:	f000 fa13 	bl	800392c <ILI9341_Send_Command>

	/* Power Control A */
	ILI9341_Send_Command(0xCB);
 8003506:	20cb      	movs	r0, #203	; 0xcb
 8003508:	f000 fa10 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x39);
 800350c:	2039      	movs	r0, #57	; 0x39
 800350e:	f000 fa1c 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2C);
 8003512:	202c      	movs	r0, #44	; 0x2c
 8003514:	f000 fa19 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8003518:	2000      	movs	r0, #0
 800351a:	f000 fa16 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x34);
 800351e:	2034      	movs	r0, #52	; 0x34
 8003520:	f000 fa13 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x02);
 8003524:	2002      	movs	r0, #2
 8003526:	f000 fa10 	bl	800394a <ILI9341_Send_Data>

	/* Power Control B */
	ILI9341_Send_Command(0xCF);
 800352a:	20cf      	movs	r0, #207	; 0xcf
 800352c:	f000 f9fe 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8003530:	2000      	movs	r0, #0
 8003532:	f000 fa0a 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 8003536:	20c1      	movs	r0, #193	; 0xc1
 8003538:	f000 fa07 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x30);
 800353c:	2030      	movs	r0, #48	; 0x30
 800353e:	f000 fa04 	bl	800394a <ILI9341_Send_Data>

	/* Driver timing control A */
	ILI9341_Send_Command(0xE8);
 8003542:	20e8      	movs	r0, #232	; 0xe8
 8003544:	f000 f9f2 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x85);
 8003548:	2085      	movs	r0, #133	; 0x85
 800354a:	f000 f9fe 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 800354e:	2000      	movs	r0, #0
 8003550:	f000 f9fb 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x78);
 8003554:	2078      	movs	r0, #120	; 0x78
 8003556:	f000 f9f8 	bl	800394a <ILI9341_Send_Data>

	/* Driver timing control B */
	ILI9341_Send_Command(0xEA);
 800355a:	20ea      	movs	r0, #234	; 0xea
 800355c:	f000 f9e6 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8003560:	2000      	movs	r0, #0
 8003562:	f000 f9f2 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8003566:	2000      	movs	r0, #0
 8003568:	f000 f9ef 	bl	800394a <ILI9341_Send_Data>

	/* Power on Sequence control */
	ILI9341_Send_Command(0xED);
 800356c:	20ed      	movs	r0, #237	; 0xed
 800356e:	f000 f9dd 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x64);
 8003572:	2064      	movs	r0, #100	; 0x64
 8003574:	f000 f9e9 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 8003578:	2003      	movs	r0, #3
 800357a:	f000 f9e6 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x12);
 800357e:	2012      	movs	r0, #18
 8003580:	f000 f9e3 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x81);
 8003584:	2081      	movs	r0, #129	; 0x81
 8003586:	f000 f9e0 	bl	800394a <ILI9341_Send_Data>

	/* Pump ratio control */
	ILI9341_Send_Command(0xF7);
 800358a:	20f7      	movs	r0, #247	; 0xf7
 800358c:	f000 f9ce 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x20);
 8003590:	2020      	movs	r0, #32
 8003592:	f000 f9da 	bl	800394a <ILI9341_Send_Data>

	/* Power Control 1 */
	ILI9341_Send_Command(0xC0);
 8003596:	20c0      	movs	r0, #192	; 0xc0
 8003598:	f000 f9c8 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 800359c:	2010      	movs	r0, #16
 800359e:	f000 f9d4 	bl	800394a <ILI9341_Send_Data>

	/* Power Control 2 */
	ILI9341_Send_Command(0xC1);
 80035a2:	20c1      	movs	r0, #193	; 0xc1
 80035a4:	f000 f9c2 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 80035a8:	2010      	movs	r0, #16
 80035aa:	f000 f9ce 	bl	800394a <ILI9341_Send_Data>

	/* VCOM Control 1 */
	ILI9341_Send_Command(0xC5);
 80035ae:	20c5      	movs	r0, #197	; 0xc5
 80035b0:	f000 f9bc 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x3E);
 80035b4:	203e      	movs	r0, #62	; 0x3e
 80035b6:	f000 f9c8 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x28);
 80035ba:	2028      	movs	r0, #40	; 0x28
 80035bc:	f000 f9c5 	bl	800394a <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0xC7);
 80035c0:	20c7      	movs	r0, #199	; 0xc7
 80035c2:	f000 f9b3 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x86);
 80035c6:	2086      	movs	r0, #134	; 0x86
 80035c8:	f000 f9bf 	bl	800394a <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0x36);
 80035cc:	2036      	movs	r0, #54	; 0x36
 80035ce:	f000 f9ad 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x48);
 80035d2:	2048      	movs	r0, #72	; 0x48
 80035d4:	f000 f9b9 	bl	800394a <ILI9341_Send_Data>

	/* Pixel Format Set */
	ILI9341_Send_Command(0x3A);
 80035d8:	203a      	movs	r0, #58	; 0x3a
 80035da:	f000 f9a7 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x55);    //16bit
 80035de:	2055      	movs	r0, #85	; 0x55
 80035e0:	f000 f9b3 	bl	800394a <ILI9341_Send_Data>

	ILI9341_Send_Command(0xB1);
 80035e4:	20b1      	movs	r0, #177	; 0xb1
 80035e6:	f000 f9a1 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80035ea:	2000      	movs	r0, #0
 80035ec:	f000 f9ad 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x18);
 80035f0:	2018      	movs	r0, #24
 80035f2:	f000 f9aa 	bl	800394a <ILI9341_Send_Data>

	/* Display Function Control */
	ILI9341_Send_Command(0xB6);
 80035f6:	20b6      	movs	r0, #182	; 0xb6
 80035f8:	f000 f998 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x08);
 80035fc:	2008      	movs	r0, #8
 80035fe:	f000 f9a4 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x82);
 8003602:	2082      	movs	r0, #130	; 0x82
 8003604:	f000 f9a1 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x27);
 8003608:	2027      	movs	r0, #39	; 0x27
 800360a:	f000 f99e 	bl	800394a <ILI9341_Send_Data>

	/* 3GAMMA FUNCTION DISABLE */
	ILI9341_Send_Command(0xF2);
 800360e:	20f2      	movs	r0, #242	; 0xf2
 8003610:	f000 f98c 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8003614:	2000      	movs	r0, #0
 8003616:	f000 f998 	bl	800394a <ILI9341_Send_Data>

	/* GAMMA CURVE SELECTED */
	ILI9341_Send_Command(0x26); //Gamma set
 800361a:	2026      	movs	r0, #38	; 0x26
 800361c:	f000 f986 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x01); 	//Gamma Curve (G2.2)
 8003620:	2001      	movs	r0, #1
 8003622:	f000 f992 	bl	800394a <ILI9341_Send_Data>

	//Positive Gamma  Correction
	ILI9341_Send_Command(0xE0);
 8003626:	20e0      	movs	r0, #224	; 0xe0
 8003628:	f000 f980 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x0F);
 800362c:	200f      	movs	r0, #15
 800362e:	f000 f98c 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8003632:	2031      	movs	r0, #49	; 0x31
 8003634:	f000 f989 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2B);
 8003638:	202b      	movs	r0, #43	; 0x2b
 800363a:	f000 f986 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 800363e:	200c      	movs	r0, #12
 8003640:	f000 f983 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8003644:	200e      	movs	r0, #14
 8003646:	f000 f980 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 800364a:	2008      	movs	r0, #8
 800364c:	f000 f97d 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x4E);
 8003650:	204e      	movs	r0, #78	; 0x4e
 8003652:	f000 f97a 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0xF1);
 8003656:	20f1      	movs	r0, #241	; 0xf1
 8003658:	f000 f977 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x37);
 800365c:	2037      	movs	r0, #55	; 0x37
 800365e:	f000 f974 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 8003662:	2007      	movs	r0, #7
 8003664:	f000 f971 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x10);
 8003668:	2010      	movs	r0, #16
 800366a:	f000 f96e 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800366e:	2003      	movs	r0, #3
 8003670:	f000 f96b 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8003674:	200e      	movs	r0, #14
 8003676:	f000 f968 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x09);
 800367a:	2009      	movs	r0, #9
 800367c:	f000 f965 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8003680:	2000      	movs	r0, #0
 8003682:	f000 f962 	bl	800394a <ILI9341_Send_Data>

	//Negative Gamma  Correction
	ILI9341_Send_Command(0xE1);
 8003686:	20e1      	movs	r0, #225	; 0xe1
 8003688:	f000 f950 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 800368c:	2000      	movs	r0, #0
 800368e:	f000 f95c 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8003692:	200e      	movs	r0, #14
 8003694:	f000 f959 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x14);
 8003698:	2014      	movs	r0, #20
 800369a:	f000 f956 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800369e:	2003      	movs	r0, #3
 80036a0:	f000 f953 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x11);
 80036a4:	2011      	movs	r0, #17
 80036a6:	f000 f950 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 80036aa:	2007      	movs	r0, #7
 80036ac:	f000 f94d 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80036b0:	2031      	movs	r0, #49	; 0x31
 80036b2:	f000 f94a 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 80036b6:	20c1      	movs	r0, #193	; 0xc1
 80036b8:	f000 f947 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x48);
 80036bc:	2048      	movs	r0, #72	; 0x48
 80036be:	f000 f944 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 80036c2:	2008      	movs	r0, #8
 80036c4:	f000 f941 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80036c8:	200f      	movs	r0, #15
 80036ca:	f000 f93e 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 80036ce:	200c      	movs	r0, #12
 80036d0:	f000 f93b 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80036d4:	2031      	movs	r0, #49	; 0x31
 80036d6:	f000 f938 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x36);
 80036da:	2036      	movs	r0, #54	; 0x36
 80036dc:	f000 f935 	bl	800394a <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80036e0:	200f      	movs	r0, #15
 80036e2:	f000 f932 	bl	800394a <ILI9341_Send_Data>

	//EXIT SLEEP
	ILI9341_Send_Command(0x11);
 80036e6:	2011      	movs	r0, #17
 80036e8:	f000 f920 	bl	800392c <ILI9341_Send_Command>

	//TURN ON DISPLAY
	ILI9341_Send_Command(0x29);
 80036ec:	2029      	movs	r0, #41	; 0x29
 80036ee:	f000 f91d 	bl	800392c <ILI9341_Send_Command>
	ILI9341_Send_Data(0x2C);
 80036f2:	202c      	movs	r0, #44	; 0x2c
 80036f4:	f000 f929 	bl	800394a <ILI9341_Send_Data>
}
 80036f8:	bf00      	nop
 80036fa:	bd80      	pop	{r7, pc}

080036fc <ILI9341_SPI_Send>:
		Error_Handler();
	}
}

void ILI9341_SPI_Send(unsigned char data)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &data, 1, 1);
 8003706:	1df9      	adds	r1, r7, #7
 8003708:	2301      	movs	r3, #1
 800370a:	2201      	movs	r2, #1
 800370c:	4803      	ldr	r0, [pc, #12]	; (800371c <ILI9341_SPI_Send+0x20>)
 800370e:	f00b f92d 	bl	800e96c <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&hspi1, &data, 1);
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	2000960c 	.word	0x2000960c

08003720 <ILI9341_Reset>:
{
	HAL_SPI_Transmit(&hspi1, &data, size, 10);
//	HAL_SPI_Transmit_DMA(&hspi1, &data, size);
}

void ILI9341_Reset() {
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
	RESET_ON;
 8003724:	2200      	movs	r2, #0
 8003726:	2110      	movs	r1, #16
 8003728:	4809      	ldr	r0, [pc, #36]	; (8003750 <ILI9341_Reset+0x30>)
 800372a:	f008 fbaf 	bl	800be8c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800372e:	2032      	movs	r0, #50	; 0x32
 8003730:	f006 fa34 	bl	8009b9c <HAL_Delay>
	RESET_OFF;
 8003734:	2201      	movs	r2, #1
 8003736:	2110      	movs	r1, #16
 8003738:	4805      	ldr	r0, [pc, #20]	; (8003750 <ILI9341_Reset+0x30>)
 800373a:	f008 fba7 	bl	800be8c <HAL_GPIO_WritePin>
	//CS_ON;
	HAL_Delay(50);
 800373e:	2032      	movs	r0, #50	; 0x32
 8003740:	f006 fa2c 	bl	8009b9c <HAL_Delay>
	ILI9341_Send_Command(0x01);
 8003744:	2001      	movs	r0, #1
 8003746:	f000 f8f1 	bl	800392c <ILI9341_Send_Command>
	//CS_OFF;
}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40020000 	.word	0x40020000

08003754 <ILI9341_SPI_Send_32>:
		Y_SIZE = 240;
		break;
	}
}

void ILI9341_SPI_Send_32(unsigned char command, unsigned long data) {
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	6039      	str	r1, [r7, #0]
 800375e:	71fb      	strb	r3, [r7, #7]
	//CS_ON;
	DC_COMMAND;
 8003760:	2200      	movs	r2, #0
 8003762:	2140      	movs	r1, #64	; 0x40
 8003764:	4813      	ldr	r0, [pc, #76]	; (80037b4 <ILI9341_SPI_Send_32+0x60>)
 8003766:	f008 fb91 	bl	800be8c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff ffc5 	bl	80036fc <ILI9341_SPI_Send>

	DC_DATA;
 8003772:	2201      	movs	r2, #1
 8003774:	2140      	movs	r1, #64	; 0x40
 8003776:	480f      	ldr	r0, [pc, #60]	; (80037b4 <ILI9341_SPI_Send_32+0x60>)
 8003778:	f008 fb88 	bl	800be8c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data >> 24);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	0e1b      	lsrs	r3, r3, #24
 8003780:	b2db      	uxtb	r3, r3
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff ffba 	bl	80036fc <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 16);
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	0c1b      	lsrs	r3, r3, #16
 800378c:	b2db      	uxtb	r3, r3
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff ffb4 	bl	80036fc <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 8);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	b2db      	uxtb	r3, r3
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff ffae 	bl	80036fc <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data);
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff ffa9 	bl	80036fc <ILI9341_SPI_Send>

}
 80037aa:	bf00      	nop
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40020000 	.word	0x40020000

080037b8 <ILI9341_Set_Address>:

void ILI9341_Set_Address(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
 80037c4:	603b      	str	r3, [r7, #0]
	unsigned long t;
	t = x1;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	617b      	str	r3, [r7, #20]
	t <<= 16;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	041b      	lsls	r3, r3, #16
 80037ce:	617b      	str	r3, [r7, #20]
	t |= x2;
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2A, t); //Column Addres Set
 80037d8:	6979      	ldr	r1, [r7, #20]
 80037da:	202a      	movs	r0, #42	; 0x2a
 80037dc:	f7ff ffba 	bl	8003754 <ILI9341_SPI_Send_32>
	t = y1;
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	617b      	str	r3, [r7, #20]
	t <<= 16;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	041b      	lsls	r3, r3, #16
 80037e8:	617b      	str	r3, [r7, #20]
	t |= y2;
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2B, t); //Page Addres Set
 80037f2:	6979      	ldr	r1, [r7, #20]
 80037f4:	202b      	movs	r0, #43	; 0x2b
 80037f6:	f7ff ffad 	bl	8003754 <ILI9341_SPI_Send_32>
}
 80037fa:	bf00      	nop
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
	...

08003804 <ILI9341_Fill_Screen>:

void ILI9341_Fill_Screen(unsigned int color)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
	ILI9341_Set_Address(0, 0, X_SIZE-1, Y_SIZE-1);
 800380c:	4b0d      	ldr	r3, [pc, #52]	; (8003844 <ILI9341_Fill_Screen+0x40>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	1e5a      	subs	r2, r3, #1
 8003812:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <ILI9341_Fill_Screen+0x44>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	3b01      	subs	r3, #1
 8003818:	2100      	movs	r1, #0
 800381a:	2000      	movs	r0, #0
 800381c:	f7ff ffcc 	bl	80037b8 <ILI9341_Set_Address>
	ILI9341_Send_Burst(color, (long)X_SIZE * (long)Y_SIZE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	b29b      	uxth	r3, r3
 8003824:	4a07      	ldr	r2, [pc, #28]	; (8003844 <ILI9341_Fill_Screen+0x40>)
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	4611      	mov	r1, r2
 800382a:	4a07      	ldr	r2, [pc, #28]	; (8003848 <ILI9341_Fill_Screen+0x44>)
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	fb02 f201 	mul.w	r2, r2, r1
 8003832:	4611      	mov	r1, r2
 8003834:	4618      	mov	r0, r3
 8003836:	f000 f897 	bl	8003968 <ILI9341_Send_Burst>
}
 800383a:	bf00      	nop
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000000 	.word	0x20000000
 8003848:	20000004 	.word	0x20000004

0800384c <ILI9341_Draw_String>:
		}
	}
}

void ILI9341_Draw_String(unsigned int x, unsigned int y, unsigned int color, unsigned int phone, char *str, unsigned char size)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af02      	add	r7, sp, #8
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
 8003858:	603b      	str	r3, [r7, #0]
	switch (size)
 800385a:	7f3b      	ldrb	r3, [r7, #28]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d028      	beq.n	80038b2 <ILI9341_Draw_String+0x66>
 8003860:	2b02      	cmp	r3, #2
 8003862:	d02b      	beq.n	80038bc <ILI9341_Draw_String+0x70>
			x += hh*8;
			str++;
		}
	break;
	}
}
 8003864:	e059      	b.n	800391a <ILI9341_Draw_String+0xce>
			if ((x+(size*8))>X_SIZE)
 8003866:	7f3b      	ldrb	r3, [r7, #28]
 8003868:	00db      	lsls	r3, r3, #3
 800386a:	461a      	mov	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	441a      	add	r2, r3
 8003870:	4b2c      	ldr	r3, [pc, #176]	; (8003924 <ILI9341_Draw_String+0xd8>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d907      	bls.n	8003888 <ILI9341_Draw_String+0x3c>
				x = 1;
 8003878:	2301      	movs	r3, #1
 800387a:	60fb      	str	r3, [r7, #12]
				y = y + (size*8);
 800387c:	7f3b      	ldrb	r3, [r7, #28]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	461a      	mov	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	4413      	add	r3, r2
 8003886:	60bb      	str	r3, [r7, #8]
			ILI9341_Draw_Char(x, y, color, phone, *str, size);
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	68b9      	ldr	r1, [r7, #8]
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	7f3a      	ldrb	r2, [r7, #28]
 8003892:	9201      	str	r2, [sp, #4]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	f000 f919 	bl	8003ad0 <ILI9341_Draw_Char>
			x += size*8-2;
 800389e:	7f3b      	ldrb	r3, [r7, #28]
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	461a      	mov	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4413      	add	r3, r2
 80038a8:	3b02      	subs	r3, #2
 80038aa:	60fb      	str	r3, [r7, #12]
			str++;
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	3301      	adds	r3, #1
 80038b0:	61bb      	str	r3, [r7, #24]
		while (*str)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1d5      	bne.n	8003866 <ILI9341_Draw_String+0x1a>
	break;
 80038ba:	e02e      	b.n	800391a <ILI9341_Draw_String+0xce>
		hh=1;
 80038bc:	4b1a      	ldr	r3, [pc, #104]	; (8003928 <ILI9341_Draw_String+0xdc>)
 80038be:	2201      	movs	r2, #1
 80038c0:	701a      	strb	r2, [r3, #0]
		while (*str)
 80038c2:	e025      	b.n	8003910 <ILI9341_Draw_String+0xc4>
			if ((x+(size*8))>X_SIZE)
 80038c4:	7f3b      	ldrb	r3, [r7, #28]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	461a      	mov	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	441a      	add	r2, r3
 80038ce:	4b15      	ldr	r3, [pc, #84]	; (8003924 <ILI9341_Draw_String+0xd8>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d907      	bls.n	80038e6 <ILI9341_Draw_String+0x9a>
				x = 1;
 80038d6:	2301      	movs	r3, #1
 80038d8:	60fb      	str	r3, [r7, #12]
				y = y + (size*8);
 80038da:	7f3b      	ldrb	r3, [r7, #28]
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	461a      	mov	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4413      	add	r3, r2
 80038e4:	60bb      	str	r3, [r7, #8]
			ILI9341_Draw_Char(x,y,color,phone,*str,size);
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	68b9      	ldr	r1, [r7, #8]
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	7f3a      	ldrb	r2, [r7, #28]
 80038f0:	9201      	str	r2, [sp, #4]
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	f000 f8ea 	bl	8003ad0 <ILI9341_Draw_Char>
			x += hh*8;
 80038fc:	4b0a      	ldr	r3, [pc, #40]	; (8003928 <ILI9341_Draw_String+0xdc>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	461a      	mov	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4413      	add	r3, r2
 8003908:	60fb      	str	r3, [r7, #12]
			str++;
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	3301      	adds	r3, #1
 800390e:	61bb      	str	r3, [r7, #24]
		while (*str)
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1d5      	bne.n	80038c4 <ILI9341_Draw_String+0x78>
	break;
 8003918:	bf00      	nop
}
 800391a:	bf00      	nop
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000000 	.word	0x20000000
 8003928:	20009fcc 	.word	0x20009fcc

0800392c <ILI9341_Send_Command>:

static void ILI9341_Send_Command(unsigned char command) {
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	4603      	mov	r3, r0
 8003934:	71fb      	strb	r3, [r7, #7]
	Before_Sending_Command();
 8003936:	f000 f995 	bl	8003c64 <Before_Sending_Command>
	ILI9341_SPI_Send(command);
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff fedd 	bl	80036fc <ILI9341_SPI_Send>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <ILI9341_Send_Data>:

static void ILI9341_Send_Data(unsigned char data) {
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	4603      	mov	r3, r0
 8003952:	71fb      	strb	r3, [r7, #7]
	Before_Sending_Data();
 8003954:	f000 f97a 	bl	8003c4c <Before_Sending_Data>
	ILI9341_SPI_Send(data);
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff fece 	bl	80036fc <ILI9341_SPI_Send>
}
 8003960:	bf00      	nop
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <ILI9341_Send_Burst>:

static void ILI9341_Send_Burst(unsigned short color, unsigned long len) {
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	6039      	str	r1, [r7, #0]
 8003972:	80fb      	strh	r3, [r7, #6]
	unsigned short blocks;
	unsigned char i, high_bit = color >> 8, low_bit = color;
 8003974:	88fb      	ldrh	r3, [r7, #6]
 8003976:	0a1b      	lsrs	r3, r3, #8
 8003978:	b29b      	uxth	r3, r3
 800397a:	733b      	strb	r3, [r7, #12]
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	72fb      	strb	r3, [r7, #11]
	//CS_ON;
	DC_COMMAND;
 8003980:	2200      	movs	r2, #0
 8003982:	2140      	movs	r1, #64	; 0x40
 8003984:	4851      	ldr	r0, [pc, #324]	; (8003acc <ILI9341_Send_Burst+0x164>)
 8003986:	f008 fa81 	bl	800be8c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 800398a:	202c      	movs	r0, #44	; 0x2c
 800398c:	f7ff feb6 	bl	80036fc <ILI9341_SPI_Send>
	DC_DATA;
 8003990:	2201      	movs	r2, #1
 8003992:	2140      	movs	r1, #64	; 0x40
 8003994:	484d      	ldr	r0, [pc, #308]	; (8003acc <ILI9341_Send_Burst+0x164>)
 8003996:	f008 fa79 	bl	800be8c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(high_bit);
 800399a:	7b3b      	ldrb	r3, [r7, #12]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fead 	bl	80036fc <ILI9341_SPI_Send>
	ILI9341_SPI_Send(low_bit);
 80039a2:	7afb      	ldrb	r3, [r7, #11]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7ff fea9 	bl	80036fc <ILI9341_SPI_Send>
	len--;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	603b      	str	r3, [r7, #0]
	blocks = (unsigned short) (len / 64); //64 pixels/block
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	099b      	lsrs	r3, r3, #6
 80039b4:	81fb      	strh	r3, [r7, #14]
	if (high_bit == low_bit)
 80039b6:	7b3a      	ldrb	r2, [r7, #12]
 80039b8:	7afb      	ldrb	r3, [r7, #11]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d169      	bne.n	8003a92 <ILI9341_Send_Burst+0x12a>
	{
		while (blocks--) {
 80039be:	e027      	b.n	8003a10 <ILI9341_Send_Burst+0xa8>
			i = 16;
 80039c0:	2310      	movs	r3, #16
 80039c2:	737b      	strb	r3, [r7, #13]
			do {
				ILI9341_SPI_Send(low_bit);
 80039c4:	7afb      	ldrb	r3, [r7, #11]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff fe98 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039cc:	7afb      	ldrb	r3, [r7, #11]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff fe94 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039d4:	7afb      	ldrb	r3, [r7, #11]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff fe90 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039dc:	7afb      	ldrb	r3, [r7, #11]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff fe8c 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039e4:	7afb      	ldrb	r3, [r7, #11]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff fe88 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039ec:	7afb      	ldrb	r3, [r7, #11]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff fe84 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039f4:	7afb      	ldrb	r3, [r7, #11]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7ff fe80 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 80039fc:	7afb      	ldrb	r3, [r7, #11]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff fe7c 	bl	80036fc <ILI9341_SPI_Send>
			} while (--i);
 8003a04:	7b7b      	ldrb	r3, [r7, #13]
 8003a06:	3b01      	subs	r3, #1
 8003a08:	737b      	strb	r3, [r7, #13]
 8003a0a:	7b7b      	ldrb	r3, [r7, #13]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1d9      	bne.n	80039c4 <ILI9341_Send_Burst+0x5c>
		while (blocks--) {
 8003a10:	89fb      	ldrh	r3, [r7, #14]
 8003a12:	1e5a      	subs	r2, r3, #1
 8003a14:	81fa      	strh	r2, [r7, #14]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1d2      	bne.n	80039c0 <ILI9341_Send_Burst+0x58>
		}
		//Fill any remaining pixels(1 to 64)
		for (i = (unsigned char) len & 63; i--;) {
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a22:	737b      	strb	r3, [r7, #13]
 8003a24:	e007      	b.n	8003a36 <ILI9341_Send_Burst+0xce>
			ILI9341_SPI_Send(low_bit);
 8003a26:	7afb      	ldrb	r3, [r7, #11]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff fe67 	bl	80036fc <ILI9341_SPI_Send>
			ILI9341_SPI_Send(low_bit);
 8003a2e:	7afb      	ldrb	r3, [r7, #11]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fe63 	bl	80036fc <ILI9341_SPI_Send>
		for (i = (unsigned char) len & 63; i--;) {
 8003a36:	7b7b      	ldrb	r3, [r7, #13]
 8003a38:	1e5a      	subs	r2, r3, #1
 8003a3a:	737a      	strb	r2, [r7, #13]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1f2      	bne.n	8003a26 <ILI9341_Send_Burst+0xbe>
			ILI9341_SPI_Send(high_bit);
			ILI9341_SPI_Send(low_bit);
		}
	}
	//CS_OFF;
}
 8003a40:	e03f      	b.n	8003ac2 <ILI9341_Send_Burst+0x15a>
			i = 16;
 8003a42:	2310      	movs	r3, #16
 8003a44:	737b      	strb	r3, [r7, #13]
				ILI9341_SPI_Send(high_bit);
 8003a46:	7b3b      	ldrb	r3, [r7, #12]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff fe57 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8003a4e:	7afb      	ldrb	r3, [r7, #11]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff fe53 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(high_bit);
 8003a56:	7b3b      	ldrb	r3, [r7, #12]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff fe4f 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8003a5e:	7afb      	ldrb	r3, [r7, #11]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff fe4b 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(high_bit);
 8003a66:	7b3b      	ldrb	r3, [r7, #12]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7ff fe47 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8003a6e:	7afb      	ldrb	r3, [r7, #11]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff fe43 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(high_bit);
 8003a76:	7b3b      	ldrb	r3, [r7, #12]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fe3f 	bl	80036fc <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff fe3b 	bl	80036fc <ILI9341_SPI_Send>
			} while (--i);
 8003a86:	7b7b      	ldrb	r3, [r7, #13]
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	737b      	strb	r3, [r7, #13]
 8003a8c:	7b7b      	ldrb	r3, [r7, #13]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1d9      	bne.n	8003a46 <ILI9341_Send_Burst+0xde>
		while (blocks--) {
 8003a92:	89fb      	ldrh	r3, [r7, #14]
 8003a94:	1e5a      	subs	r2, r3, #1
 8003a96:	81fa      	strh	r2, [r7, #14]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1d2      	bne.n	8003a42 <ILI9341_Send_Burst+0xda>
		for (i = (unsigned char) len & 63; i--;) {
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aa4:	737b      	strb	r3, [r7, #13]
 8003aa6:	e007      	b.n	8003ab8 <ILI9341_Send_Burst+0x150>
			ILI9341_SPI_Send(high_bit);
 8003aa8:	7b3b      	ldrb	r3, [r7, #12]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff fe26 	bl	80036fc <ILI9341_SPI_Send>
			ILI9341_SPI_Send(low_bit);
 8003ab0:	7afb      	ldrb	r3, [r7, #11]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff fe22 	bl	80036fc <ILI9341_SPI_Send>
		for (i = (unsigned char) len & 63; i--;) {
 8003ab8:	7b7b      	ldrb	r3, [r7, #13]
 8003aba:	1e5a      	subs	r2, r3, #1
 8003abc:	737a      	strb	r2, [r7, #13]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f2      	bne.n	8003aa8 <ILI9341_Send_Burst+0x140>
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	40020000 	.word	0x40020000

08003ad0 <ILI9341_Draw_Char>:
	ILI9341_SPI_Send(color1);
	ILI9341_SPI_Send(color2);
}

static void ILI9341_Draw_Char(int x, int y, unsigned int color, unsigned int phone, unsigned char charcode, unsigned char size)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
	int i,h;
	switch(size)
 8003ade:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d002      	beq.n	8003aec <ILI9341_Draw_Char+0x1c>
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d053      	beq.n	8003b92 <ILI9341_Draw_Char+0xc2>
					}
				}
			}
		break;
	}
}
 8003aea:	e0a5      	b.n	8003c38 <ILI9341_Draw_Char+0x168>
			ILI9341_Set_Address(x, y, x+5, y+8);
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	3305      	adds	r3, #5
 8003af4:	461a      	mov	r2, r3
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	3308      	adds	r3, #8
 8003afa:	f7ff fe5d 	bl	80037b8 <ILI9341_Set_Address>
			DC_COMMAND;
 8003afe:	2200      	movs	r2, #0
 8003b00:	2140      	movs	r1, #64	; 0x40
 8003b02:	484f      	ldr	r0, [pc, #316]	; (8003c40 <ILI9341_Draw_Char+0x170>)
 8003b04:	f008 f9c2 	bl	800be8c <HAL_GPIO_WritePin>
			ILI9341_SPI_Send(0x2C);
 8003b08:	202c      	movs	r0, #44	; 0x2c
 8003b0a:	f7ff fdf7 	bl	80036fc <ILI9341_SPI_Send>
			DC_DATA;
 8003b0e:	2201      	movs	r2, #1
 8003b10:	2140      	movs	r1, #64	; 0x40
 8003b12:	484b      	ldr	r0, [pc, #300]	; (8003c40 <ILI9341_Draw_Char+0x170>)
 8003b14:	f008 f9ba 	bl	800be8c <HAL_GPIO_WritePin>
			for(h=0;h<8;h++)
 8003b18:	2300      	movs	r3, #0
 8003b1a:	613b      	str	r3, [r7, #16]
 8003b1c:	e035      	b.n	8003b8a <ILI9341_Draw_Char+0xba>
				for(i=2;i<8;i++)
 8003b1e:	2302      	movs	r3, #2
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	e02c      	b.n	8003b7e <ILI9341_Draw_Char+0xae>
					if ((chars8[charcode-0x20][h]>>(7-i))&0x01)
 8003b24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003b28:	3b20      	subs	r3, #32
 8003b2a:	4a46      	ldr	r2, [pc, #280]	; (8003c44 <ILI9341_Draw_Char+0x174>)
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	441a      	add	r2, r3
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	4413      	add	r3, r2
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	f1c3 0307 	rsb	r3, r3, #7
 8003b3e:	fa42 f303 	asr.w	r3, r2, r3
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00b      	beq.n	8003b62 <ILI9341_Draw_Char+0x92>
						ILI9341_SPI_Send(color>>8);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	0a1b      	lsrs	r3, r3, #8
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff fdd3 	bl	80036fc <ILI9341_SPI_Send>
						ILI9341_SPI_Send(color);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff fdce 	bl	80036fc <ILI9341_SPI_Send>
 8003b60:	e00a      	b.n	8003b78 <ILI9341_Draw_Char+0xa8>
						ILI9341_SPI_Send(phone>>8);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	0a1b      	lsrs	r3, r3, #8
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff fdc7 	bl	80036fc <ILI9341_SPI_Send>
						ILI9341_SPI_Send(phone);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff fdc2 	bl	80036fc <ILI9341_SPI_Send>
				for(i=2;i<8;i++)
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	617b      	str	r3, [r7, #20]
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	2b07      	cmp	r3, #7
 8003b82:	ddcf      	ble.n	8003b24 <ILI9341_Draw_Char+0x54>
			for(h=0;h<8;h++)
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	3301      	adds	r3, #1
 8003b88:	613b      	str	r3, [r7, #16]
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	2b07      	cmp	r3, #7
 8003b8e:	ddc6      	ble.n	8003b1e <ILI9341_Draw_Char+0x4e>
			break;
 8003b90:	e052      	b.n	8003c38 <ILI9341_Draw_Char+0x168>
			ILI9341_Set_Address(x, y, x+7, y+16);
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	68b9      	ldr	r1, [r7, #8]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	3307      	adds	r3, #7
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	3310      	adds	r3, #16
 8003ba0:	f7ff fe0a 	bl	80037b8 <ILI9341_Set_Address>
			DC_COMMAND;
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2140      	movs	r1, #64	; 0x40
 8003ba8:	4825      	ldr	r0, [pc, #148]	; (8003c40 <ILI9341_Draw_Char+0x170>)
 8003baa:	f008 f96f 	bl	800be8c <HAL_GPIO_WritePin>
			ILI9341_SPI_Send(0x2C);
 8003bae:	202c      	movs	r0, #44	; 0x2c
 8003bb0:	f7ff fda4 	bl	80036fc <ILI9341_SPI_Send>
			DC_DATA;
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	2140      	movs	r1, #64	; 0x40
 8003bb8:	4821      	ldr	r0, [pc, #132]	; (8003c40 <ILI9341_Draw_Char+0x170>)
 8003bba:	f008 f967 	bl	800be8c <HAL_GPIO_WritePin>
			for(h=0;h<16;h++)
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	613b      	str	r3, [r7, #16]
 8003bc2:	e035      	b.n	8003c30 <ILI9341_Draw_Char+0x160>
				for(i=0;i<8;i++)
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	e02c      	b.n	8003c24 <ILI9341_Draw_Char+0x154>
					if ((chars16[charcode-0x20][h]>>(7-i))&0x01)
 8003bca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003bce:	3b20      	subs	r3, #32
 8003bd0:	4a1d      	ldr	r2, [pc, #116]	; (8003c48 <ILI9341_Draw_Char+0x178>)
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	441a      	add	r2, r3
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4413      	add	r3, r2
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	461a      	mov	r2, r3
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f1c3 0307 	rsb	r3, r3, #7
 8003be4:	fa42 f303 	asr.w	r3, r2, r3
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00b      	beq.n	8003c08 <ILI9341_Draw_Char+0x138>
						ILI9341_SPI_Send(color>>8);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	0a1b      	lsrs	r3, r3, #8
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7ff fd80 	bl	80036fc <ILI9341_SPI_Send>
						ILI9341_SPI_Send(color);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff fd7b 	bl	80036fc <ILI9341_SPI_Send>
 8003c06:	e00a      	b.n	8003c1e <ILI9341_Draw_Char+0x14e>
						ILI9341_SPI_Send(phone>>8);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	0a1b      	lsrs	r3, r3, #8
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff fd74 	bl	80036fc <ILI9341_SPI_Send>
						ILI9341_SPI_Send(phone);
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7ff fd6f 	bl	80036fc <ILI9341_SPI_Send>
				for(i=0;i<8;i++)
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	3301      	adds	r3, #1
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2b07      	cmp	r3, #7
 8003c28:	ddcf      	ble.n	8003bca <ILI9341_Draw_Char+0xfa>
			for(h=0;h<16;h++)
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	613b      	str	r3, [r7, #16]
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	2b0f      	cmp	r3, #15
 8003c34:	ddc6      	ble.n	8003bc4 <ILI9341_Draw_Char+0xf4>
		break;
 8003c36:	bf00      	nop
}
 8003c38:	bf00      	nop
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40020000 	.word	0x40020000
 8003c44:	08019d9c 	.word	0x08019d9c
 8003c48:	0801a074 	.word	0x0801a074

08003c4c <Before_Sending_Data>:

static void Before_Sending_Data() {
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_GPIO_PIN, GPIO_PIN_SET);
 8003c50:	2201      	movs	r2, #1
 8003c52:	2140      	movs	r1, #64	; 0x40
 8003c54:	4802      	ldr	r0, [pc, #8]	; (8003c60 <Before_Sending_Data+0x14>)
 8003c56:	f008 f919 	bl	800be8c <HAL_GPIO_WritePin>
//	CS_ON
}
 8003c5a:	bf00      	nop
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40020000 	.word	0x40020000

08003c64 <Before_Sending_Command>:

static void Before_Sending_Command() {
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_GPIO_PIN, GPIO_PIN_RESET);
 8003c68:	2200      	movs	r2, #0
 8003c6a:	2140      	movs	r1, #64	; 0x40
 8003c6c:	4802      	ldr	r0, [pc, #8]	; (8003c78 <Before_Sending_Command+0x14>)
 8003c6e:	f008 f90d 	bl	800be8c <HAL_GPIO_WritePin>
//	CS_ON
}
 8003c72:	bf00      	nop
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40020000 	.word	0x40020000

08003c7c <main>:
 * @brief  The application entry point.
 * @retval int
 */

int main(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b0a0      	sub	sp, #128	; 0x80
 8003c80:	af00      	add	r7, sp, #0
	set();
 8003c82:	f002 fc1d 	bl	80064c0 <set>
	const osThreadAttr_t MainTask_attributes = {
 8003c86:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003c8a:	2224      	movs	r2, #36	; 0x24
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f010 fdd4 	bl	801483c <memset>
 8003c94:	4b3a      	ldr	r3, [pc, #232]	; (8003d80 <main+0x104>)
 8003c96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c9c:	673b      	str	r3, [r7, #112]	; 0x70
 8003c9e:	2318      	movs	r3, #24
 8003ca0:	677b      	str	r3, [r7, #116]	; 0x74
			.name = "MainTask",
			.stack_size = 1024 * 4,
			.priority = (osPriority_t) osPriorityNormal,
	};

	const osThreadAttr_t EmergencyTask_attributes = {
 8003ca2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ca6:	2224      	movs	r2, #36	; 0x24
 8003ca8:	2100      	movs	r1, #0
 8003caa:	4618      	mov	r0, r3
 8003cac:	f010 fdc6 	bl	801483c <memset>
 8003cb0:	4b34      	ldr	r3, [pc, #208]	; (8003d84 <main+0x108>)
 8003cb2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cba:	2318      	movs	r3, #24
 8003cbc:	653b      	str	r3, [r7, #80]	; 0x50
			.name = "EmergencyTask",
			.stack_size = 256 * 4,
			.priority = (osPriority_t) osPriorityNormal,
	};

	const osThreadAttr_t TuneTask_attributes = {
 8003cbe:	f107 0314 	add.w	r3, r7, #20
 8003cc2:	2224      	movs	r2, #36	; 0x24
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f010 fdb8 	bl	801483c <memset>
 8003ccc:	4b2e      	ldr	r3, [pc, #184]	; (8003d88 <main+0x10c>)
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cd6:	2320      	movs	r3, #32
 8003cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
			.name = "TuneTask",
			.stack_size = 256 * 4,
			.priority = (osPriority_t) osPriorityAboveNormal,
	};

	const osSemaphoreAttr_t TuneSemaphore_attributes = {
 8003cda:	1d3b      	adds	r3, r7, #4
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	4b29      	ldr	r3, [pc, #164]	; (8003d8c <main+0x110>)
 8003ce8:	607b      	str	r3, [r7, #4]
			.name = "TuneSemaphore"
	};

	ILI9341_Init();
 8003cea:	f7ff fc05 	bl	80034f8 <ILI9341_Init>
//	ILI9341_Set_Rotation(1);
	ILI9341_Fill_Screen(BLACK);
 8003cee:	2000      	movs	r0, #0
 8003cf0:	f7ff fd88 	bl	8003804 <ILI9341_Fill_Screen>
	ILI9341_Init_List();
 8003cf4:	f002 fe4c 	bl	8006990 <ILI9341_Init_List>

	osKernelInitialize();
 8003cf8:	f00d f934 	bl	8010f64 <osKernelInitialize>

	MainTaskHandle = osThreadNew(MainTask, NULL, &MainTask_attributes);
 8003cfc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003d00:	461a      	mov	r2, r3
 8003d02:	2100      	movs	r1, #0
 8003d04:	4822      	ldr	r0, [pc, #136]	; (8003d90 <main+0x114>)
 8003d06:	f00d f977 	bl	8010ff8 <osThreadNew>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	4a21      	ldr	r2, [pc, #132]	; (8003d94 <main+0x118>)
 8003d0e:	6013      	str	r3, [r2, #0]
	EmergencyTaskHandle = osThreadNew(EmergencyTask, NULL, &EmergencyTask_attributes);
 8003d10:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d14:	461a      	mov	r2, r3
 8003d16:	2100      	movs	r1, #0
 8003d18:	481f      	ldr	r0, [pc, #124]	; (8003d98 <main+0x11c>)
 8003d1a:	f00d f96d 	bl	8010ff8 <osThreadNew>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	4a1e      	ldr	r2, [pc, #120]	; (8003d9c <main+0x120>)
 8003d22:	6013      	str	r3, [r2, #0]
	TuneTaskHandle = osThreadNew(TuneTask, NULL, &TuneTask_attributes);
 8003d24:	f107 0314 	add.w	r3, r7, #20
 8003d28:	461a      	mov	r2, r3
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	481c      	ldr	r0, [pc, #112]	; (8003da0 <main+0x124>)
 8003d2e:	f00d f963 	bl	8010ff8 <osThreadNew>
 8003d32:	4603      	mov	r3, r0
 8003d34:	4a1b      	ldr	r2, [pc, #108]	; (8003da4 <main+0x128>)
 8003d36:	6013      	str	r3, [r2, #0]
	TuneSemaphore = osSemaphoreNew(1, 0, &TuneSemaphore_attributes);
 8003d38:	1d3b      	adds	r3, r7, #4
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	2001      	movs	r0, #1
 8003d40:	f00d fa55 	bl	80111ee <osSemaphoreNew>
 8003d44:	4603      	mov	r3, r0
 8003d46:	4a18      	ldr	r2, [pc, #96]	; (8003da8 <main+0x12c>)
 8003d48:	6013      	str	r3, [r2, #0]
//	led2 = 1;
	osKernelStart();
 8003d4a:	f00d f92f 	bl	8010fac <osKernelStart>

	while(1){
		//diagnostic
//		ILI9341_Update_List();
		if(ps4.button == SQUARE){
 8003d4e:	4b17      	ldr	r3, [pc, #92]	; (8003dac <main+0x130>)
 8003d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d56:	d1fa      	bne.n	8003d4e <main+0xd2>
			while(ps4.button == SQUARE);
 8003d58:	bf00      	nop
 8003d5a:	4b14      	ldr	r3, [pc, #80]	; (8003dac <main+0x130>)
 8003d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d62:	d0fa      	beq.n	8003d5a <main+0xde>
			led3 = !led3;
 8003d64:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <main+0x134>)
 8003d66:	785b      	ldrb	r3, [r3, #1]
 8003d68:	b25b      	sxtb	r3, r3
 8003d6a:	4a11      	ldr	r2, [pc, #68]	; (8003db0 <main+0x134>)
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	09db      	lsrs	r3, r3, #7
 8003d72:	b2d9      	uxtb	r1, r3
 8003d74:	7853      	ldrb	r3, [r2, #1]
 8003d76:	f361 13c7 	bfi	r3, r1, #7, #1
 8003d7a:	7053      	strb	r3, [r2, #1]
		if(ps4.button == SQUARE){
 8003d7c:	e7e7      	b.n	8003d4e <main+0xd2>
 8003d7e:	bf00      	nop
 8003d80:	08019c40 	.word	0x08019c40
 8003d84:	08019c4c 	.word	0x08019c4c
 8003d88:	08019c5c 	.word	0x08019c5c
 8003d8c:	08019c68 	.word	0x08019c68
 8003d90:	08003de9 	.word	0x08003de9
 8003d94:	200076e8 	.word	0x200076e8
 8003d98:	080040e9 	.word	0x080040e9
 8003d9c:	20009770 	.word	0x20009770
 8003da0:	0800417d 	.word	0x0800417d
 8003da4:	20009604 	.word	0x20009604
 8003da8:	200099e4 	.word	0x200099e4
 8003dac:	2000996c 	.word	0x2000996c
 8003db0:	40020814 	.word	0x40020814

08003db4 <TIM6_DAC_IRQHandler>:
		}
	}
}

void TIM6_DAC_IRQHandler(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
	led1 = !led1;
 8003db8:	4b09      	ldr	r3, [pc, #36]	; (8003de0 <TIM6_DAC_IRQHandler+0x2c>)
 8003dba:	785b      	ldrb	r3, [r3, #1]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	4a07      	ldr	r2, [pc, #28]	; (8003de0 <TIM6_DAC_IRQHandler+0x2c>)
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2d9      	uxtb	r1, r3
 8003dce:	7853      	ldrb	r3, [r2, #1]
 8003dd0:	f361 1345 	bfi	r3, r1, #5, #1
 8003dd4:	7053      	strb	r3, [r2, #1]
//		UARTPrintString(&huart2, data);
//	if(!sys.rns_busy)
//		CAN_Open_TxSync(&hcan1);
	//RNSSync(&rns);
	HAL_TIM_IRQHandler(&htim6);
 8003dd6:	4803      	ldr	r0, [pc, #12]	; (8003de4 <TIM6_DAC_IRQHandler+0x30>)
 8003dd8:	f00b f9a2 	bl	800f120 <HAL_TIM_IRQHandler>
}
 8003ddc:	bf00      	nop
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40020814 	.word	0x40020814
 8003de4:	20006610 	.word	0x20006610

08003de8 <MainTask>:


void MainTask(void *argument)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	ed2d 8b02 	vpush	{d8}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]

	while(1)
	{
		ROS_Navi_Enq();
 8003df4:	f001 fd58 	bl	80058a8 <ROS_Navi_Enq>

		if(sys.vel_ready)
 8003df8:	4bb7      	ldr	r3, [pc, #732]	; (80040d8 <MainTask+0x2f0>)
 8003dfa:	785b      	ldrb	r3, [r3, #1]
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 8143 	beq.w	800408e <MainTask+0x2a6>
		{
			float yaww;
			RNSEnquire(RNS_COORDINATE_X_Y_Z_Zrad, &rns);
 8003e08:	49b4      	ldr	r1, [pc, #720]	; (80040dc <MainTask+0x2f4>)
 8003e0a:	205f      	movs	r0, #95	; 0x5f
 8003e0c:	f001 fc86 	bl	800571c <RNSEnquire>
			yaww = rns.enq.enq_buffer[3].data;
 8003e10:	4bb2      	ldr	r3, [pc, #712]	; (80040dc <MainTask+0x2f4>)
 8003e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e14:	60fb      	str	r3, [r7, #12]
			if(ROS_navi.x_vel == 0 && ROS_navi.y_vel == 0 && ROS_navi.w_vel == 0)
 8003e16:	4bb2      	ldr	r3, [pc, #712]	; (80040e0 <MainTask+0x2f8>)
 8003e18:	edd3 7a02 	vldr	s15, [r3, #8]
 8003e1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e24:	d113      	bne.n	8003e4e <MainTask+0x66>
 8003e26:	4bae      	ldr	r3, [pc, #696]	; (80040e0 <MainTask+0x2f8>)
 8003e28:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e2c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e34:	d10b      	bne.n	8003e4e <MainTask+0x66>
 8003e36:	4baa      	ldr	r3, [pc, #680]	; (80040e0 <MainTask+0x2f8>)
 8003e38:	edd3 7a04 	vldr	s15, [r3, #16]
 8003e3c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e44:	d103      	bne.n	8003e4e <MainTask+0x66>
				RNSStop(&rns);
 8003e46:	48a5      	ldr	r0, [pc, #660]	; (80040dc <MainTask+0x2f4>)
 8003e48:	f001 f990 	bl	800516c <RNSStop>
 8003e4c:	e123      	b.n	8004096 <MainTask+0x2ae>
			else
			{
				// ROS turning symbol opposite (AC -> +)
				ROS_navi.vel1 = ROS_navi.x_vel*cosf(0.7854-yaww) + ROS_navi.y_vel*sinf(0.7854-yaww) - ROS_navi.w_vel;
 8003e4e:	4ba4      	ldr	r3, [pc, #656]	; (80040e0 <MainTask+0x2f8>)
 8003e50:	ed93 8a02 	vldr	s16, [r3, #8]
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f7fc fb77 	bl	8000548 <__aeabi_f2d>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	a19a      	add	r1, pc, #616	; (adr r1, 80040c8 <MainTask+0x2e0>)
 8003e60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e64:	f7fc fa10 	bl	8000288 <__aeabi_dsub>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	4619      	mov	r1, r3
 8003e70:	f7fc feba 	bl	8000be8 <__aeabi_d2f>
 8003e74:	4603      	mov	r3, r0
 8003e76:	ee00 3a10 	vmov	s0, r3
 8003e7a:	f015 f999 	bl	80191b0 <cosf>
 8003e7e:	eef0 7a40 	vmov.f32	s15, s0
 8003e82:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003e86:	4b96      	ldr	r3, [pc, #600]	; (80040e0 <MainTask+0x2f8>)
 8003e88:	edd3 8a03 	vldr	s17, [r3, #12]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f7fc fb5b 	bl	8000548 <__aeabi_f2d>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	a18c      	add	r1, pc, #560	; (adr r1, 80040c8 <MainTask+0x2e0>)
 8003e98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e9c:	f7fc f9f4 	bl	8000288 <__aeabi_dsub>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f7fc fe9e 	bl	8000be8 <__aeabi_d2f>
 8003eac:	4603      	mov	r3, r0
 8003eae:	ee00 3a10 	vmov	s0, r3
 8003eb2:	f015 f9bd 	bl	8019230 <sinf>
 8003eb6:	eef0 7a40 	vmov.f32	s15, s0
 8003eba:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003ebe:	ee38 7a27 	vadd.f32	s14, s16, s15
 8003ec2:	4b87      	ldr	r3, [pc, #540]	; (80040e0 <MainTask+0x2f8>)
 8003ec4:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ec8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ecc:	4b84      	ldr	r3, [pc, #528]	; (80040e0 <MainTask+0x2f8>)
 8003ece:	edc3 7a05 	vstr	s15, [r3, #20]
				ROS_navi.vel2 = ROS_navi.x_vel*cosf(2.3562-yaww) + ROS_navi.y_vel*sinf(2.3562-yaww) + ROS_navi.w_vel;
 8003ed2:	4b83      	ldr	r3, [pc, #524]	; (80040e0 <MainTask+0x2f8>)
 8003ed4:	ed93 8a02 	vldr	s16, [r3, #8]
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f7fc fb35 	bl	8000548 <__aeabi_f2d>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	a17b      	add	r1, pc, #492	; (adr r1, 80040d0 <MainTask+0x2e8>)
 8003ee4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ee8:	f7fc f9ce 	bl	8000288 <__aeabi_dsub>
 8003eec:	4602      	mov	r2, r0
 8003eee:	460b      	mov	r3, r1
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	f7fc fe78 	bl	8000be8 <__aeabi_d2f>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	ee00 3a10 	vmov	s0, r3
 8003efe:	f015 f957 	bl	80191b0 <cosf>
 8003f02:	eef0 7a40 	vmov.f32	s15, s0
 8003f06:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003f0a:	4b75      	ldr	r3, [pc, #468]	; (80040e0 <MainTask+0x2f8>)
 8003f0c:	edd3 8a03 	vldr	s17, [r3, #12]
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7fc fb19 	bl	8000548 <__aeabi_f2d>
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	a16d      	add	r1, pc, #436	; (adr r1, 80040d0 <MainTask+0x2e8>)
 8003f1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f20:	f7fc f9b2 	bl	8000288 <__aeabi_dsub>
 8003f24:	4602      	mov	r2, r0
 8003f26:	460b      	mov	r3, r1
 8003f28:	4610      	mov	r0, r2
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	f7fc fe5c 	bl	8000be8 <__aeabi_d2f>
 8003f30:	4603      	mov	r3, r0
 8003f32:	ee00 3a10 	vmov	s0, r3
 8003f36:	f015 f97b 	bl	8019230 <sinf>
 8003f3a:	eef0 7a40 	vmov.f32	s15, s0
 8003f3e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003f42:	ee38 7a27 	vadd.f32	s14, s16, s15
 8003f46:	4b66      	ldr	r3, [pc, #408]	; (80040e0 <MainTask+0x2f8>)
 8003f48:	edd3 7a04 	vldr	s15, [r3, #16]
 8003f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f50:	4b63      	ldr	r3, [pc, #396]	; (80040e0 <MainTask+0x2f8>)
 8003f52:	edc3 7a06 	vstr	s15, [r3, #24]
				ROS_navi.vel3 = ROS_navi.x_vel*cosf(2.3562-yaww) + ROS_navi.y_vel*sinf(2.3562-yaww) - ROS_navi.w_vel;
 8003f56:	4b62      	ldr	r3, [pc, #392]	; (80040e0 <MainTask+0x2f8>)
 8003f58:	ed93 8a02 	vldr	s16, [r3, #8]
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f7fc faf3 	bl	8000548 <__aeabi_f2d>
 8003f62:	4602      	mov	r2, r0
 8003f64:	460b      	mov	r3, r1
 8003f66:	a15a      	add	r1, pc, #360	; (adr r1, 80040d0 <MainTask+0x2e8>)
 8003f68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f6c:	f7fc f98c 	bl	8000288 <__aeabi_dsub>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4610      	mov	r0, r2
 8003f76:	4619      	mov	r1, r3
 8003f78:	f7fc fe36 	bl	8000be8 <__aeabi_d2f>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	ee00 3a10 	vmov	s0, r3
 8003f82:	f015 f915 	bl	80191b0 <cosf>
 8003f86:	eef0 7a40 	vmov.f32	s15, s0
 8003f8a:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003f8e:	4b54      	ldr	r3, [pc, #336]	; (80040e0 <MainTask+0x2f8>)
 8003f90:	edd3 8a03 	vldr	s17, [r3, #12]
 8003f94:	68f8      	ldr	r0, [r7, #12]
 8003f96:	f7fc fad7 	bl	8000548 <__aeabi_f2d>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	a14c      	add	r1, pc, #304	; (adr r1, 80040d0 <MainTask+0x2e8>)
 8003fa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fa4:	f7fc f970 	bl	8000288 <__aeabi_dsub>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4610      	mov	r0, r2
 8003fae:	4619      	mov	r1, r3
 8003fb0:	f7fc fe1a 	bl	8000be8 <__aeabi_d2f>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	ee00 3a10 	vmov	s0, r3
 8003fba:	f015 f939 	bl	8019230 <sinf>
 8003fbe:	eef0 7a40 	vmov.f32	s15, s0
 8003fc2:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003fc6:	ee38 7a27 	vadd.f32	s14, s16, s15
 8003fca:	4b45      	ldr	r3, [pc, #276]	; (80040e0 <MainTask+0x2f8>)
 8003fcc:	edd3 7a04 	vldr	s15, [r3, #16]
 8003fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fd4:	4b42      	ldr	r3, [pc, #264]	; (80040e0 <MainTask+0x2f8>)
 8003fd6:	edc3 7a07 	vstr	s15, [r3, #28]
				ROS_navi.vel4 = ROS_navi.x_vel*cosf(0.7854-yaww) + ROS_navi.y_vel*sinf(0.7854-yaww) + ROS_navi.w_vel;
 8003fda:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <MainTask+0x2f8>)
 8003fdc:	ed93 8a02 	vldr	s16, [r3, #8]
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f7fc fab1 	bl	8000548 <__aeabi_f2d>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	a137      	add	r1, pc, #220	; (adr r1, 80040c8 <MainTask+0x2e0>)
 8003fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ff0:	f7fc f94a 	bl	8000288 <__aeabi_dsub>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	4610      	mov	r0, r2
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	f7fc fdf4 	bl	8000be8 <__aeabi_d2f>
 8004000:	4603      	mov	r3, r0
 8004002:	ee00 3a10 	vmov	s0, r3
 8004006:	f015 f8d3 	bl	80191b0 <cosf>
 800400a:	eef0 7a40 	vmov.f32	s15, s0
 800400e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8004012:	4b33      	ldr	r3, [pc, #204]	; (80040e0 <MainTask+0x2f8>)
 8004014:	edd3 8a03 	vldr	s17, [r3, #12]
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f7fc fa95 	bl	8000548 <__aeabi_f2d>
 800401e:	4602      	mov	r2, r0
 8004020:	460b      	mov	r3, r1
 8004022:	a129      	add	r1, pc, #164	; (adr r1, 80040c8 <MainTask+0x2e0>)
 8004024:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004028:	f7fc f92e 	bl	8000288 <__aeabi_dsub>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4610      	mov	r0, r2
 8004032:	4619      	mov	r1, r3
 8004034:	f7fc fdd8 	bl	8000be8 <__aeabi_d2f>
 8004038:	4603      	mov	r3, r0
 800403a:	ee00 3a10 	vmov	s0, r3
 800403e:	f015 f8f7 	bl	8019230 <sinf>
 8004042:	eef0 7a40 	vmov.f32	s15, s0
 8004046:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800404a:	ee38 7a27 	vadd.f32	s14, s16, s15
 800404e:	4b24      	ldr	r3, [pc, #144]	; (80040e0 <MainTask+0x2f8>)
 8004050:	edd3 7a04 	vldr	s15, [r3, #16]
 8004054:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004058:	4b21      	ldr	r3, [pc, #132]	; (80040e0 <MainTask+0x2f8>)
 800405a:	edc3 7a08 	vstr	s15, [r3, #32]
				RNSVelocity(ROS_navi.vel1, ROS_navi.vel2, ROS_navi.vel3, ROS_navi.vel4, &rns);
 800405e:	4b20      	ldr	r3, [pc, #128]	; (80040e0 <MainTask+0x2f8>)
 8004060:	edd3 7a05 	vldr	s15, [r3, #20]
 8004064:	4b1e      	ldr	r3, [pc, #120]	; (80040e0 <MainTask+0x2f8>)
 8004066:	ed93 7a06 	vldr	s14, [r3, #24]
 800406a:	4b1d      	ldr	r3, [pc, #116]	; (80040e0 <MainTask+0x2f8>)
 800406c:	edd3 6a07 	vldr	s13, [r3, #28]
 8004070:	4b1b      	ldr	r3, [pc, #108]	; (80040e0 <MainTask+0x2f8>)
 8004072:	ed93 6a08 	vldr	s12, [r3, #32]
 8004076:	4819      	ldr	r0, [pc, #100]	; (80040dc <MainTask+0x2f4>)
 8004078:	eef0 1a46 	vmov.f32	s3, s12
 800407c:	eeb0 1a66 	vmov.f32	s2, s13
 8004080:	eef0 0a47 	vmov.f32	s1, s14
 8004084:	eeb0 0a67 	vmov.f32	s0, s15
 8004088:	f001 f8f4 	bl	8005274 <RNSVelocity>
 800408c:	e003      	b.n	8004096 <MainTask+0x2ae>
			}
		}
		else
			realMODN(&ps4, &rns);
 800408e:	4913      	ldr	r1, [pc, #76]	; (80040dc <MainTask+0x2f4>)
 8004090:	4814      	ldr	r0, [pc, #80]	; (80040e4 <MainTask+0x2fc>)
 8004092:	f000 fa61 	bl	8004558 <realMODN>

		enq();
 8004096:	f002 fc2b 	bl	80068f0 <enq>

		if(ps4.button == CROSS)
 800409a:	4b12      	ldr	r3, [pc, #72]	; (80040e4 <MainTask+0x2fc>)
 800409c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800409e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040a2:	f47f aea7 	bne.w	8003df4 <MainTask+0xc>
		{
			sys.stop = 1;
 80040a6:	4a0c      	ldr	r2, [pc, #48]	; (80040d8 <MainTask+0x2f0>)
 80040a8:	7853      	ldrb	r3, [r2, #1]
 80040aa:	f043 0302 	orr.w	r3, r3, #2
 80040ae:	7053      	strb	r3, [r2, #1]
			sys.vel_ready = 0;
 80040b0:	4a09      	ldr	r2, [pc, #36]	; (80040d8 <MainTask+0x2f0>)
 80040b2:	7853      	ldrb	r3, [r2, #1]
 80040b4:	f36f 0300 	bfc	r3, #0, #1
 80040b8:	7053      	strb	r3, [r2, #1]
			RNSStop(&rns);
 80040ba:	4808      	ldr	r0, [pc, #32]	; (80040dc <MainTask+0x2f4>)
 80040bc:	f001 f856 	bl	800516c <RNSStop>
		ROS_Navi_Enq();
 80040c0:	e698      	b.n	8003df4 <MainTask+0xc>
 80040c2:	bf00      	nop
 80040c4:	f3af 8000 	nop.w
 80040c8:	2e48e8a7 	.word	0x2e48e8a7
 80040cc:	3fe921ff 	.word	0x3fe921ff
 80040d0:	62b6ae7d 	.word	0x62b6ae7d
 80040d4:	4002d97f 	.word	0x4002d97f
 80040d8:	20007258 	.word	0x20007258
 80040dc:	20008cec 	.word	0x20008cec
 80040e0:	20009f2c 	.word	0x20009f2c
 80040e4:	2000996c 	.word	0x2000996c

080040e8 <EmergencyTask>:

		}
	}
}

void EmergencyTask(void *argument){
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b08c      	sub	sp, #48	; 0x30
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

	while(1){

		if(ps4.button == TOUCH){
 80040f0:	4b1a      	ldr	r3, [pc, #104]	; (800415c <EmergencyTask+0x74>)
 80040f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040f8:	d1fa      	bne.n	80040f0 <EmergencyTask+0x8>
			RNSStop(&rns);
 80040fa:	4819      	ldr	r0, [pc, #100]	; (8004160 <EmergencyTask+0x78>)
 80040fc:	f001 f836 	bl	800516c <RNSStop>
			VESCStop(&vesc1);
 8004100:	4818      	ldr	r0, [pc, #96]	; (8004164 <EmergencyTask+0x7c>)
 8004102:	f005 fc93 	bl	8009a2c <VESCStop>
			osThreadSuspend(FlywheelPitchPIDTaskHandle);
 8004106:	4b18      	ldr	r3, [pc, #96]	; (8004168 <EmergencyTask+0x80>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f00d f806 	bl	801111c <osThreadSuspend>
			osThreadSuspend(FlywheelYawPIDTaskHandle);
 8004110:	4b16      	ldr	r3, [pc, #88]	; (800416c <EmergencyTask+0x84>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f00d f801 	bl	801111c <osThreadSuspend>
			osThreadTerminate(MainTaskHandle);
 800411a:	4b15      	ldr	r3, [pc, #84]	; (8004170 <EmergencyTask+0x88>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f00d f81d 	bl	801115e <osThreadTerminate>
			osDelay(5);
 8004124:	2005      	movs	r0, #5
 8004126:	f00d f847 	bl	80111b8 <osDelay>

			const osThreadAttr_t MainTask_attributes = {
 800412a:	f107 030c 	add.w	r3, r7, #12
 800412e:	2224      	movs	r2, #36	; 0x24
 8004130:	2100      	movs	r1, #0
 8004132:	4618      	mov	r0, r3
 8004134:	f010 fb82 	bl	801483c <memset>
 8004138:	4b0e      	ldr	r3, [pc, #56]	; (8004174 <EmergencyTask+0x8c>)
 800413a:	60fb      	str	r3, [r7, #12]
 800413c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004140:	623b      	str	r3, [r7, #32]
 8004142:	2318      	movs	r3, #24
 8004144:	627b      	str	r3, [r7, #36]	; 0x24
					.name = "MainTask",
					.stack_size = 256 * 4,
					.priority = (osPriority_t) osPriorityNormal,
			};

			MainTaskHandle = osThreadNew(MainTask, NULL, &MainTask_attributes);
 8004146:	f107 030c 	add.w	r3, r7, #12
 800414a:	461a      	mov	r2, r3
 800414c:	2100      	movs	r1, #0
 800414e:	480a      	ldr	r0, [pc, #40]	; (8004178 <EmergencyTask+0x90>)
 8004150:	f00c ff52 	bl	8010ff8 <osThreadNew>
 8004154:	4603      	mov	r3, r0
 8004156:	4a06      	ldr	r2, [pc, #24]	; (8004170 <EmergencyTask+0x88>)
 8004158:	6013      	str	r3, [r2, #0]
		if(ps4.button == TOUCH){
 800415a:	e7c9      	b.n	80040f0 <EmergencyTask+0x8>
 800415c:	2000996c 	.word	0x2000996c
 8004160:	20008cec 	.word	0x20008cec
 8004164:	200070ec 	.word	0x200070ec
 8004168:	20009180 	.word	0x20009180
 800416c:	20007244 	.word	0x20007244
 8004170:	200076e8 	.word	0x200076e8
 8004174:	08019c40 	.word	0x08019c40
 8004178:	08003de9 	.word	0x08003de9

0800417c <TuneTask>:
		}

	}
}

void TuneTask(void *argument){
 800417c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004180:	b088      	sub	sp, #32
 8004182:	af04      	add	r7, sp, #16
 8004184:	6078      	str	r0, [r7, #4]
	tunePending();
 8004186:	f002 fef9 	bl	8006f7c <tunePending>
	int page = -1;
 800418a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800418e:	60fb      	str	r3, [r7, #12]
	while(1){
		osSemaphoreAcquire(TuneSemaphore,osWaitForever);
 8004190:	4b95      	ldr	r3, [pc, #596]	; (80043e8 <TuneTask+0x26c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004198:	4618      	mov	r0, r3
 800419a:	f00d f8b1 	bl	8011300 <osSemaphoreAcquire>

		if(tuneCommand == '0'){
 800419e:	4b93      	ldr	r3, [pc, #588]	; (80043ec <TuneTask+0x270>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b30      	cmp	r3, #48	; 0x30
 80041a4:	d106      	bne.n	80041b4 <TuneTask+0x38>
			page = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	60fb      	str	r3, [r7, #12]
			tuneInit(page);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	4618      	mov	r0, r3
 80041b0:	f002 fef4 	bl	8006f9c <tuneInit>
		}
		if(tuneCommand == '1'){
 80041b4:	4b8d      	ldr	r3, [pc, #564]	; (80043ec <TuneTask+0x270>)
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b31      	cmp	r3, #49	; 0x31
 80041ba:	d106      	bne.n	80041ca <TuneTask+0x4e>
			page = 1;
 80041bc:	2301      	movs	r3, #1
 80041be:	60fb      	str	r3, [r7, #12]
			tuneInit(page);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	4618      	mov	r0, r3
 80041c6:	f002 fee9 	bl	8006f9c <tuneInit>
		}
		if(tuneCommand == '2'){
 80041ca:	4b88      	ldr	r3, [pc, #544]	; (80043ec <TuneTask+0x270>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	2b32      	cmp	r3, #50	; 0x32
 80041d0:	d106      	bne.n	80041e0 <TuneTask+0x64>
			page = 2;
 80041d2:	2302      	movs	r3, #2
 80041d4:	60fb      	str	r3, [r7, #12]
			tuneInit(page);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	4618      	mov	r0, r3
 80041dc:	f002 fede 	bl	8006f9c <tuneInit>
		}
		if(tuneCommand == '3'){
 80041e0:	4b82      	ldr	r3, [pc, #520]	; (80043ec <TuneTask+0x270>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2b33      	cmp	r3, #51	; 0x33
 80041e6:	d106      	bne.n	80041f6 <TuneTask+0x7a>
			page = 3;
 80041e8:	2303      	movs	r3, #3
 80041ea:	60fb      	str	r3, [r7, #12]
			tuneInit(page);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	4618      	mov	r0, r3
 80041f2:	f002 fed3 	bl	8006f9c <tuneInit>
		}
		if(tuneCommand == '4'){
 80041f6:	4b7d      	ldr	r3, [pc, #500]	; (80043ec <TuneTask+0x270>)
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	2b34      	cmp	r3, #52	; 0x34
 80041fc:	d106      	bne.n	800420c <TuneTask+0x90>
			page = 4;
 80041fe:	2304      	movs	r3, #4
 8004200:	60fb      	str	r3, [r7, #12]
			tuneInit(page);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	4618      	mov	r0, r3
 8004208:	f002 fec8 	bl	8006f9c <tuneInit>
		}

		if(tuneCommand == 'r'){
 800420c:	4b77      	ldr	r3, [pc, #476]	; (80043ec <TuneTask+0x270>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	2b72      	cmp	r3, #114	; 0x72
 8004212:	d104      	bne.n	800421e <TuneTask+0xa2>
			tuneUpdate(page);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	b2db      	uxtb	r3, r3
 8004218:	4618      	mov	r0, r3
 800421a:	f002 fff3 	bl	8007204 <tuneUpdate>
		}

		if(tuneCommand == 'w'){
 800421e:	4b73      	ldr	r3, [pc, #460]	; (80043ec <TuneTask+0x270>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2b77      	cmp	r3, #119	; 0x77
 8004224:	d13d      	bne.n	80042a2 <TuneTask+0x126>
			led3 = 0; led2 = 1;
 8004226:	4a72      	ldr	r2, [pc, #456]	; (80043f0 <TuneTask+0x274>)
 8004228:	7853      	ldrb	r3, [r2, #1]
 800422a:	f36f 13c7 	bfc	r3, #7, #1
 800422e:	7053      	strb	r3, [r2, #1]
 8004230:	4a6f      	ldr	r2, [pc, #444]	; (80043f0 <TuneTask+0x274>)
 8004232:	7853      	ldrb	r3, [r2, #1]
 8004234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004238:	7053      	strb	r3, [r2, #1]
			led2 = 0;
 800423a:	4a6d      	ldr	r2, [pc, #436]	; (80043f0 <TuneTask+0x274>)
 800423c:	7853      	ldrb	r3, [r2, #1]
 800423e:	f36f 1386 	bfc	r3, #6, #1
 8004242:	7053      	strb	r3, [r2, #1]
			uint32_t writeSuccess=0;
 8004244:	2300      	movs	r3, #0
 8004246:	60bb      	str	r3, [r7, #8]
			writeSuccess += tuneWriteInt();
 8004248:	f003 f96a 	bl	8007520 <tuneWriteInt>
 800424c:	4602      	mov	r2, r0
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	4413      	add	r3, r2
 8004252:	60bb      	str	r3, [r7, #8]
			writeSuccess += tuneWriteFloat();
 8004254:	f003 f9cc 	bl	80075f0 <tuneWriteFloat>
 8004258:	4602      	mov	r2, r0
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	4413      	add	r3, r2
 800425e:	60bb      	str	r3, [r7, #8]

			if( writeSuccess == tuneWriteSuccess){
 8004260:	4b64      	ldr	r3, [pc, #400]	; (80043f4 <TuneTask+0x278>)
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	461a      	mov	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	4293      	cmp	r3, r2
 800426a:	d10c      	bne.n	8004286 <TuneTask+0x10a>
				HAL_UART_Transmit(tuneUart, (uint8_t *)((char *)"EEPROM WRITTEN\n"), 15, 10);
 800426c:	4b62      	ldr	r3, [pc, #392]	; (80043f8 <TuneTask+0x27c>)
 800426e:	6818      	ldr	r0, [r3, #0]
 8004270:	230a      	movs	r3, #10
 8004272:	220f      	movs	r2, #15
 8004274:	4961      	ldr	r1, [pc, #388]	; (80043fc <TuneTask+0x280>)
 8004276:	f00b fdfa 	bl	800fe6e <HAL_UART_Transmit>
				led2 = 1;
 800427a:	4a5d      	ldr	r2, [pc, #372]	; (80043f0 <TuneTask+0x274>)
 800427c:	7853      	ldrb	r3, [r2, #1]
 800427e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004282:	7053      	strb	r3, [r2, #1]
 8004284:	e00b      	b.n	800429e <TuneTask+0x122>
			}else{
				HAL_UART_Transmit(tuneUart, (uint8_t *)((char *)"EEPROM WRITE FAIL\n"), 18, 10);
 8004286:	4b5c      	ldr	r3, [pc, #368]	; (80043f8 <TuneTask+0x27c>)
 8004288:	6818      	ldr	r0, [r3, #0]
 800428a:	230a      	movs	r3, #10
 800428c:	2212      	movs	r2, #18
 800428e:	495c      	ldr	r1, [pc, #368]	; (8004400 <TuneTask+0x284>)
 8004290:	f00b fded 	bl	800fe6e <HAL_UART_Transmit>
				led3 = 1;
 8004294:	4a56      	ldr	r2, [pc, #344]	; (80043f0 <TuneTask+0x274>)
 8004296:	7853      	ldrb	r3, [r2, #1]
 8004298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800429c:	7053      	strb	r3, [r2, #1]
			}
			tunePending();
 800429e:	f002 fe6d 	bl	8006f7c <tunePending>
		}

		if(tuneCommand == 'e'){
 80042a2:	4b52      	ldr	r3, [pc, #328]	; (80043ec <TuneTask+0x270>)
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	2b65      	cmp	r3, #101	; 0x65
 80042a8:	d104      	bne.n	80042b4 <TuneTask+0x138>
			tuneEdit(page);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	4618      	mov	r0, r3
 80042b0:	f003 f87a 	bl	80073a8 <tuneEdit>
		}
		if(tune_flag.editTerminated && page == 0){
 80042b4:	4b53      	ldr	r3, [pc, #332]	; (8004404 <TuneTask+0x288>)
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f43f af66 	beq.w	8004190 <TuneTask+0x14>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f47f af62 	bne.w	8004190 <TuneTask+0x14>
			led3 = !led3;
 80042cc:	4b48      	ldr	r3, [pc, #288]	; (80043f0 <TuneTask+0x274>)
 80042ce:	785b      	ldrb	r3, [r3, #1]
 80042d0:	b25b      	sxtb	r3, r3
 80042d2:	4a47      	ldr	r2, [pc, #284]	; (80043f0 <TuneTask+0x274>)
 80042d4:	43db      	mvns	r3, r3
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	09db      	lsrs	r3, r3, #7
 80042da:	b2d9      	uxtb	r1, r3
 80042dc:	7853      	ldrb	r3, [r2, #1]
 80042de:	f361 13c7 	bfi	r3, r1, #7, #1
 80042e2:	7053      	strb	r3, [r2, #1]
			RNSSet(&rns, RNS_F_LEFT_VEL_PID,  AP, AI, AD);   //
 80042e4:	4b48      	ldr	r3, [pc, #288]	; (8004408 <TuneTask+0x28c>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fc f92d 	bl	8000548 <__aeabi_f2d>
 80042ee:	4680      	mov	r8, r0
 80042f0:	4689      	mov	r9, r1
 80042f2:	4b46      	ldr	r3, [pc, #280]	; (800440c <TuneTask+0x290>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fc f926 	bl	8000548 <__aeabi_f2d>
 80042fc:	4604      	mov	r4, r0
 80042fe:	460d      	mov	r5, r1
 8004300:	4b43      	ldr	r3, [pc, #268]	; (8004410 <TuneTask+0x294>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4618      	mov	r0, r3
 8004306:	f7fc f91f 	bl	8000548 <__aeabi_f2d>
 800430a:	4602      	mov	r2, r0
 800430c:	460b      	mov	r3, r1
 800430e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004312:	e9cd 4500 	strd	r4, r5, [sp]
 8004316:	4642      	mov	r2, r8
 8004318:	464b      	mov	r3, r9
 800431a:	212f      	movs	r1, #47	; 0x2f
 800431c:	483d      	ldr	r0, [pc, #244]	; (8004414 <TuneTask+0x298>)
 800431e:	f001 f843 	bl	80053a8 <RNSSet>
			RNSSet(&rns, RNS_F_RIGHT_VEL_PID, BP, BI, BD);   //
 8004322:	4b3d      	ldr	r3, [pc, #244]	; (8004418 <TuneTask+0x29c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7fc f90e 	bl	8000548 <__aeabi_f2d>
 800432c:	4680      	mov	r8, r0
 800432e:	4689      	mov	r9, r1
 8004330:	4b3a      	ldr	r3, [pc, #232]	; (800441c <TuneTask+0x2a0>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f7fc f907 	bl	8000548 <__aeabi_f2d>
 800433a:	4604      	mov	r4, r0
 800433c:	460d      	mov	r5, r1
 800433e:	4b38      	ldr	r3, [pc, #224]	; (8004420 <TuneTask+0x2a4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f7fc f900 	bl	8000548 <__aeabi_f2d>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004350:	e9cd 4500 	strd	r4, r5, [sp]
 8004354:	4642      	mov	r2, r8
 8004356:	464b      	mov	r3, r9
 8004358:	2130      	movs	r1, #48	; 0x30
 800435a:	482e      	ldr	r0, [pc, #184]	; (8004414 <TuneTask+0x298>)
 800435c:	f001 f824 	bl	80053a8 <RNSSet>
			RNSSet(&rns, RNS_B_LEFT_VEL_PID,  CP, CI, CD);   //
 8004360:	4b30      	ldr	r3, [pc, #192]	; (8004424 <TuneTask+0x2a8>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4618      	mov	r0, r3
 8004366:	f7fc f8ef 	bl	8000548 <__aeabi_f2d>
 800436a:	4680      	mov	r8, r0
 800436c:	4689      	mov	r9, r1
 800436e:	4b2e      	ldr	r3, [pc, #184]	; (8004428 <TuneTask+0x2ac>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f7fc f8e8 	bl	8000548 <__aeabi_f2d>
 8004378:	4604      	mov	r4, r0
 800437a:	460d      	mov	r5, r1
 800437c:	4b2b      	ldr	r3, [pc, #172]	; (800442c <TuneTask+0x2b0>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f7fc f8e1 	bl	8000548 <__aeabi_f2d>
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800438e:	e9cd 4500 	strd	r4, r5, [sp]
 8004392:	4642      	mov	r2, r8
 8004394:	464b      	mov	r3, r9
 8004396:	2131      	movs	r1, #49	; 0x31
 8004398:	481e      	ldr	r0, [pc, #120]	; (8004414 <TuneTask+0x298>)
 800439a:	f001 f805 	bl	80053a8 <RNSSet>
			RNSSet(&rns, RNS_B_RIGHT_VEL_PID, DP, DI, DD);   //
 800439e:	4b24      	ldr	r3, [pc, #144]	; (8004430 <TuneTask+0x2b4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fc f8d0 	bl	8000548 <__aeabi_f2d>
 80043a8:	4680      	mov	r8, r0
 80043aa:	4689      	mov	r9, r1
 80043ac:	4b21      	ldr	r3, [pc, #132]	; (8004434 <TuneTask+0x2b8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fc f8c9 	bl	8000548 <__aeabi_f2d>
 80043b6:	4604      	mov	r4, r0
 80043b8:	460d      	mov	r5, r1
 80043ba:	4b1f      	ldr	r3, [pc, #124]	; (8004438 <TuneTask+0x2bc>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fc f8c2 	bl	8000548 <__aeabi_f2d>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043cc:	e9cd 4500 	strd	r4, r5, [sp]
 80043d0:	4642      	mov	r2, r8
 80043d2:	464b      	mov	r3, r9
 80043d4:	2132      	movs	r1, #50	; 0x32
 80043d6:	480f      	ldr	r0, [pc, #60]	; (8004414 <TuneTask+0x298>)
 80043d8:	f000 ffe6 	bl	80053a8 <RNSSet>
			tune_flag.editTerminated = 0;
 80043dc:	4a09      	ldr	r2, [pc, #36]	; (8004404 <TuneTask+0x288>)
 80043de:	7813      	ldrb	r3, [r2, #0]
 80043e0:	f36f 0300 	bfc	r3, #0, #1
 80043e4:	7013      	strb	r3, [r2, #0]
		osSemaphoreAcquire(TuneSemaphore,osWaitForever);
 80043e6:	e6d3      	b.n	8004190 <TuneTask+0x14>
 80043e8:	200099e4 	.word	0x200099e4
 80043ec:	20008fa9 	.word	0x20008fa9
 80043f0:	40020814 	.word	0x40020814
 80043f4:	20008fa8 	.word	0x20008fa8
 80043f8:	20009ce0 	.word	0x20009ce0
 80043fc:	08019c78 	.word	0x08019c78
 8004400:	08019c88 	.word	0x08019c88
 8004404:	20009768 	.word	0x20009768
 8004408:	20009c2c 	.word	0x20009c2c
 800440c:	20007240 	.word	0x20007240
 8004410:	20009c28 	.word	0x20009c28
 8004414:	20008cec 	.word	0x20008cec
 8004418:	200074d4 	.word	0x200074d4
 800441c:	20008f64 	.word	0x20008f64
 8004420:	2000723c 	.word	0x2000723c
 8004424:	2000918c 	.word	0x2000918c
 8004428:	2000931c 	.word	0x2000931c
 800442c:	20006bb4 	.word	0x20006bb4
 8004430:	2000976c 	.word	0x2000976c
 8004434:	2000704c 	.word	0x2000704c
 8004438:	200094c8 	.word	0x200094c8

0800443c <HAL_UART_RxCpltCallback>:
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
	if(huart == tuneUart)
 8004444:	4b0e      	ldr	r3, [pc, #56]	; (8004480 <HAL_UART_RxCpltCallback+0x44>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	429a      	cmp	r2, r3
 800444c:	d104      	bne.n	8004458 <HAL_UART_RxCpltCallback+0x1c>
		osSemaphoreRelease(TuneSemaphore);
 800444e:	4b0d      	ldr	r3, [pc, #52]	; (8004484 <HAL_UART_RxCpltCallback+0x48>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4618      	mov	r0, r3
 8004454:	f00c ffa6 	bl	80113a4 <osSemaphoreRelease>
//	}else if(huart == ROS_UART){
//		ROS_Handler();
//	}
	if(huart == ROS_navi.Send_Pos)
 8004458:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <HAL_UART_RxCpltCallback+0x4c>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	429a      	cmp	r2, r3
 8004460:	d102      	bne.n	8004468 <HAL_UART_RxCpltCallback+0x2c>
		ROS_Navi_Pos_Handler();
 8004462:	f001 fa47 	bl	80058f4 <ROS_Navi_Pos_Handler>
		ROS_Navi_Vel_Handler();

//		else if(huart == ps4.huartps4){
//		PSx_HandlerUART(&ps4);
//	}
}
 8004466:	e006      	b.n	8004476 <HAL_UART_RxCpltCallback+0x3a>
	else if(huart == ROS_navi.Recv_Vel)
 8004468:	4b07      	ldr	r3, [pc, #28]	; (8004488 <HAL_UART_RxCpltCallback+0x4c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	429a      	cmp	r2, r3
 8004470:	d101      	bne.n	8004476 <HAL_UART_RxCpltCallback+0x3a>
		ROS_Navi_Vel_Handler();
 8004472:	f001 fa5d 	bl	8005930 <ROS_Navi_Vel_Handler>
}
 8004476:	bf00      	nop
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	20009ce0 	.word	0x20009ce0
 8004484:	200099e4 	.word	0x200099e4
 8004488:	20009f2c 	.word	0x20009f2c

0800448c <Error_Handler>:

/**
 * @brief  This function is executed in case of errorYaw occurrence.
 */
void Error_Handler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0


}
 8004490:	bf00      	nop
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	0000      	movs	r0, r0
 800449c:	0000      	movs	r0, r0
	...

080044a0 <MODNInit>:
 * 						  								gain added to four wheels based on the speed
 * Function Return		: NONE
 * Function Example		: void MODNInit(MODN_FWD_OMNI, 3.0, 0.5, 2.0, 0.1);
 */
void MODNInit(RobotBaseType_t base, float speed, float turnSpeed, float angleTol, float imuGain)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4603      	mov	r3, r0
 80044a8:	ed87 0a04 	vstr	s0, [r7, #16]
 80044ac:	edc7 0a03 	vstr	s1, [r7, #12]
 80044b0:	ed87 1a02 	vstr	s2, [r7, #8]
 80044b4:	edc7 1a01 	vstr	s3, [r7, #4]
 80044b8:	75fb      	strb	r3, [r7, #23]
	MODN.base = base;
 80044ba:	4a23      	ldr	r2, [pc, #140]	; (8004548 <MODNInit+0xa8>)
 80044bc:	7dfb      	ldrb	r3, [r7, #23]
 80044be:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
	MODN.speed = speed;
 80044c2:	4a21      	ldr	r2, [pc, #132]	; (8004548 <MODNInit+0xa8>)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	61d3      	str	r3, [r2, #28]
	MODN.d	= turnSpeed;
 80044c8:	4a1f      	ldr	r2, [pc, #124]	; (8004548 <MODNInit+0xa8>)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6213      	str	r3, [r2, #32]
	MODN.radTol = angleTol/180.0*3.14159265359;
 80044ce:	68b8      	ldr	r0, [r7, #8]
 80044d0:	f7fc f83a 	bl	8000548 <__aeabi_f2d>
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	4b1c      	ldr	r3, [pc, #112]	; (800454c <MODNInit+0xac>)
 80044da:	f7fc f9b7 	bl	800084c <__aeabi_ddiv>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	4610      	mov	r0, r2
 80044e4:	4619      	mov	r1, r3
 80044e6:	a316      	add	r3, pc, #88	; (adr r3, 8004540 <MODNInit+0xa0>)
 80044e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ec:	f7fc f884 	bl	80005f8 <__aeabi_dmul>
 80044f0:	4602      	mov	r2, r0
 80044f2:	460b      	mov	r3, r1
 80044f4:	4610      	mov	r0, r2
 80044f6:	4619      	mov	r1, r3
 80044f8:	f7fc fb76 	bl	8000be8 <__aeabi_d2f>
 80044fc:	4603      	mov	r3, r0
 80044fe:	4a12      	ldr	r2, [pc, #72]	; (8004548 <MODNInit+0xa8>)
 8004500:	62d3      	str	r3, [r2, #44]	; 0x2c
	MODN.imuGain = speed*imuGain/MODN.radTol;
 8004502:	ed97 7a04 	vldr	s14, [r7, #16]
 8004506:	edd7 7a01 	vldr	s15, [r7, #4]
 800450a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800450e:	4b0e      	ldr	r3, [pc, #56]	; (8004548 <MODNInit+0xa8>)
 8004510:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004518:	4b0b      	ldr	r3, [pc, #44]	; (8004548 <MODNInit+0xa8>)
 800451a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	MODN.radTarget = 0.0;
 800451e:	4b0a      	ldr	r3, [pc, #40]	; (8004548 <MODNInit+0xa8>)
 8004520:	f04f 0200 	mov.w	r2, #0
 8004524:	639a      	str	r2, [r3, #56]	; 0x38
	MODN.orientation = 0;
 8004526:	4b08      	ldr	r3, [pc, #32]	; (8004548 <MODNInit+0xa8>)
 8004528:	2200      	movs	r2, #0
 800452a:	641a      	str	r2, [r3, #64]	; 0x40
	MODN.real_x_vel = &(MODN.x_vel);
 800452c:	4b06      	ldr	r3, [pc, #24]	; (8004548 <MODNInit+0xa8>)
 800452e:	4a06      	ldr	r2, [pc, #24]	; (8004548 <MODNInit+0xa8>)
 8004530:	645a      	str	r2, [r3, #68]	; 0x44
	MODN.real_y_vel = &(MODN.y_vel);
 8004532:	4b05      	ldr	r3, [pc, #20]	; (8004548 <MODNInit+0xa8>)
 8004534:	4a06      	ldr	r2, [pc, #24]	; (8004550 <MODNInit+0xb0>)
 8004536:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004538:	bf00      	nop
 800453a:	3718      	adds	r7, #24
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	54442eea 	.word	0x54442eea
 8004544:	400921fb 	.word	0x400921fb
 8004548:	2000705c 	.word	0x2000705c
 800454c:	40668000 	.word	0x40668000
 8004550:	20007060 	.word	0x20007060
 8004554:	00000000 	.word	0x00000000

08004558 <realMODN>:
 * Function Return		: NONE
 * Function Example		: realMODN(ps4, &rns);
 */

void realMODN(PSxBT_t *psx, RNS_interface_t* rns)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	ed2d 8b02 	vpush	{d8}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
	MODN.x_vel = -(psx->joyL_x) * MODN.speed;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800456c:	eeb1 7a67 	vneg.f32	s14, s15
 8004570:	4bc3      	ldr	r3, [pc, #780]	; (8004880 <realMODN+0x328>)
 8004572:	edd3 7a07 	vldr	s15, [r3, #28]
 8004576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800457a:	4bc1      	ldr	r3, [pc, #772]	; (8004880 <realMODN+0x328>)
 800457c:	edc3 7a00 	vstr	s15, [r3]
	MODN.y_vel =  (psx->joyL_y) * MODN.speed;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8004586:	4bbe      	ldr	r3, [pc, #760]	; (8004880 <realMODN+0x328>)
 8004588:	edd3 7a07 	vldr	s15, [r3, #28]
 800458c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004590:	4bbb      	ldr	r3, [pc, #748]	; (8004880 <realMODN+0x328>)
 8004592:	edc3 7a01 	vstr	s15, [r3, #4]
	MODN.w_vel = ((psx->joyR_2) - (psx->joyL_2))* MODN.speed;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80045a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80045a6:	4bb6      	ldr	r3, [pc, #728]	; (8004880 <realMODN+0x328>)
 80045a8:	edd3 7a07 	vldr	s15, [r3, #28]
 80045ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045b0:	4bb3      	ldr	r3, [pc, #716]	; (8004880 <realMODN+0x328>)
 80045b2:	edc3 7a02 	vstr	s15, [r3, #8]
	if(MODN.x_vel==0.0 && MODN.y_vel==0.0 && MODN.w_vel==0.0){
 80045b6:	4bb2      	ldr	r3, [pc, #712]	; (8004880 <realMODN+0x328>)
 80045b8:	edd3 7a00 	vldr	s15, [r3]
 80045bc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80045c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045c4:	d113      	bne.n	80045ee <realMODN+0x96>
 80045c6:	4bae      	ldr	r3, [pc, #696]	; (8004880 <realMODN+0x328>)
 80045c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80045cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80045d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045d4:	d10b      	bne.n	80045ee <realMODN+0x96>
 80045d6:	4baa      	ldr	r3, [pc, #680]	; (8004880 <realMODN+0x328>)
 80045d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80045dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80045e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e4:	d103      	bne.n	80045ee <realMODN+0x96>
		RNSStop(rns);
 80045e6:	6838      	ldr	r0, [r7, #0]
 80045e8:	f000 fdc0 	bl	800516c <RNSStop>
			MODN.vel1 = MODN.y_vel*sinf(2.0944-realZrad) + MODN.x_vel*cosf(2.0944-realZrad) + MODN.w_vel*MODN.d;
			MODN.vel2 = MODN.y_vel*sinf(1.0472-realZrad) + MODN.x_vel*cosf(1.0472-realZrad) - MODN.w_vel*MODN.d;
			RNSVelocity(MODN.vel1, MODN.vel2, MODN.vel3, 0.0, rns);
		}
	}
}
 80045ec:	e21f      	b.n	8004a2e <realMODN+0x4d6>
		RNSEnquire(RNS_COORDINATE_X_Y_Z_Zrad, rns);
 80045ee:	6839      	ldr	r1, [r7, #0]
 80045f0:	205f      	movs	r0, #95	; 0x5f
 80045f2:	f001 f893 	bl	800571c <RNSEnquire>
		float realZrad = rns->enq.enq_buffer[3].data;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fa:	60fb      	str	r3, [r7, #12]
		if(MODN.base == MODN_FWD_OMNI) {
 80045fc:	4ba0      	ldr	r3, [pc, #640]	; (8004880 <realMODN+0x328>)
 80045fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004602:	2b00      	cmp	r3, #0
 8004604:	f040 813e 	bne.w	8004884 <realMODN+0x32c>
			MODN.vel1 = MODN.x_vel*cosf(0.7854-realZrad) + MODN.y_vel*sinf(0.7854-realZrad) + MODN.w_vel*MODN.d;
 8004608:	4b9d      	ldr	r3, [pc, #628]	; (8004880 <realMODN+0x328>)
 800460a:	ed93 8a00 	vldr	s16, [r3]
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f7fb ff9a 	bl	8000548 <__aeabi_f2d>
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	a195      	add	r1, pc, #596	; (adr r1, 8004870 <realMODN+0x318>)
 800461a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800461e:	f7fb fe33 	bl	8000288 <__aeabi_dsub>
 8004622:	4602      	mov	r2, r0
 8004624:	460b      	mov	r3, r1
 8004626:	4610      	mov	r0, r2
 8004628:	4619      	mov	r1, r3
 800462a:	f7fc fadd 	bl	8000be8 <__aeabi_d2f>
 800462e:	4603      	mov	r3, r0
 8004630:	ee00 3a10 	vmov	s0, r3
 8004634:	f014 fdbc 	bl	80191b0 <cosf>
 8004638:	eef0 7a40 	vmov.f32	s15, s0
 800463c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8004640:	4b8f      	ldr	r3, [pc, #572]	; (8004880 <realMODN+0x328>)
 8004642:	edd3 8a01 	vldr	s17, [r3, #4]
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f7fb ff7e 	bl	8000548 <__aeabi_f2d>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	a187      	add	r1, pc, #540	; (adr r1, 8004870 <realMODN+0x318>)
 8004652:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004656:	f7fb fe17 	bl	8000288 <__aeabi_dsub>
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	4610      	mov	r0, r2
 8004660:	4619      	mov	r1, r3
 8004662:	f7fc fac1 	bl	8000be8 <__aeabi_d2f>
 8004666:	4603      	mov	r3, r0
 8004668:	ee00 3a10 	vmov	s0, r3
 800466c:	f014 fde0 	bl	8019230 <sinf>
 8004670:	eef0 7a40 	vmov.f32	s15, s0
 8004674:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004678:	ee38 7a27 	vadd.f32	s14, s16, s15
 800467c:	4b80      	ldr	r3, [pc, #512]	; (8004880 <realMODN+0x328>)
 800467e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004682:	4b7f      	ldr	r3, [pc, #508]	; (8004880 <realMODN+0x328>)
 8004684:	edd3 7a08 	vldr	s15, [r3, #32]
 8004688:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800468c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004690:	4b7b      	ldr	r3, [pc, #492]	; (8004880 <realMODN+0x328>)
 8004692:	edc3 7a03 	vstr	s15, [r3, #12]
			MODN.vel2 = MODN.x_vel*cosf(2.3562-realZrad) + MODN.y_vel*sinf(2.3562-realZrad) - MODN.w_vel*MODN.d;
 8004696:	4b7a      	ldr	r3, [pc, #488]	; (8004880 <realMODN+0x328>)
 8004698:	ed93 8a00 	vldr	s16, [r3]
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f7fb ff53 	bl	8000548 <__aeabi_f2d>
 80046a2:	4602      	mov	r2, r0
 80046a4:	460b      	mov	r3, r1
 80046a6:	a174      	add	r1, pc, #464	; (adr r1, 8004878 <realMODN+0x320>)
 80046a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046ac:	f7fb fdec 	bl	8000288 <__aeabi_dsub>
 80046b0:	4602      	mov	r2, r0
 80046b2:	460b      	mov	r3, r1
 80046b4:	4610      	mov	r0, r2
 80046b6:	4619      	mov	r1, r3
 80046b8:	f7fc fa96 	bl	8000be8 <__aeabi_d2f>
 80046bc:	4603      	mov	r3, r0
 80046be:	ee00 3a10 	vmov	s0, r3
 80046c2:	f014 fd75 	bl	80191b0 <cosf>
 80046c6:	eef0 7a40 	vmov.f32	s15, s0
 80046ca:	ee28 8a27 	vmul.f32	s16, s16, s15
 80046ce:	4b6c      	ldr	r3, [pc, #432]	; (8004880 <realMODN+0x328>)
 80046d0:	edd3 8a01 	vldr	s17, [r3, #4]
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f7fb ff37 	bl	8000548 <__aeabi_f2d>
 80046da:	4602      	mov	r2, r0
 80046dc:	460b      	mov	r3, r1
 80046de:	a166      	add	r1, pc, #408	; (adr r1, 8004878 <realMODN+0x320>)
 80046e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046e4:	f7fb fdd0 	bl	8000288 <__aeabi_dsub>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	4610      	mov	r0, r2
 80046ee:	4619      	mov	r1, r3
 80046f0:	f7fc fa7a 	bl	8000be8 <__aeabi_d2f>
 80046f4:	4603      	mov	r3, r0
 80046f6:	ee00 3a10 	vmov	s0, r3
 80046fa:	f014 fd99 	bl	8019230 <sinf>
 80046fe:	eef0 7a40 	vmov.f32	s15, s0
 8004702:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004706:	ee38 7a27 	vadd.f32	s14, s16, s15
 800470a:	4b5d      	ldr	r3, [pc, #372]	; (8004880 <realMODN+0x328>)
 800470c:	edd3 6a02 	vldr	s13, [r3, #8]
 8004710:	4b5b      	ldr	r3, [pc, #364]	; (8004880 <realMODN+0x328>)
 8004712:	edd3 7a08 	vldr	s15, [r3, #32]
 8004716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800471a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800471e:	4b58      	ldr	r3, [pc, #352]	; (8004880 <realMODN+0x328>)
 8004720:	edc3 7a04 	vstr	s15, [r3, #16]
			MODN.vel3 = MODN.x_vel*cosf(2.3562-realZrad) + MODN.y_vel*sinf(2.3562-realZrad) + MODN.w_vel*MODN.d;
 8004724:	4b56      	ldr	r3, [pc, #344]	; (8004880 <realMODN+0x328>)
 8004726:	ed93 8a00 	vldr	s16, [r3]
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f7fb ff0c 	bl	8000548 <__aeabi_f2d>
 8004730:	4602      	mov	r2, r0
 8004732:	460b      	mov	r3, r1
 8004734:	a150      	add	r1, pc, #320	; (adr r1, 8004878 <realMODN+0x320>)
 8004736:	e9d1 0100 	ldrd	r0, r1, [r1]
 800473a:	f7fb fda5 	bl	8000288 <__aeabi_dsub>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4610      	mov	r0, r2
 8004744:	4619      	mov	r1, r3
 8004746:	f7fc fa4f 	bl	8000be8 <__aeabi_d2f>
 800474a:	4603      	mov	r3, r0
 800474c:	ee00 3a10 	vmov	s0, r3
 8004750:	f014 fd2e 	bl	80191b0 <cosf>
 8004754:	eef0 7a40 	vmov.f32	s15, s0
 8004758:	ee28 8a27 	vmul.f32	s16, s16, s15
 800475c:	4b48      	ldr	r3, [pc, #288]	; (8004880 <realMODN+0x328>)
 800475e:	edd3 8a01 	vldr	s17, [r3, #4]
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f7fb fef0 	bl	8000548 <__aeabi_f2d>
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	a142      	add	r1, pc, #264	; (adr r1, 8004878 <realMODN+0x320>)
 800476e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004772:	f7fb fd89 	bl	8000288 <__aeabi_dsub>
 8004776:	4602      	mov	r2, r0
 8004778:	460b      	mov	r3, r1
 800477a:	4610      	mov	r0, r2
 800477c:	4619      	mov	r1, r3
 800477e:	f7fc fa33 	bl	8000be8 <__aeabi_d2f>
 8004782:	4603      	mov	r3, r0
 8004784:	ee00 3a10 	vmov	s0, r3
 8004788:	f014 fd52 	bl	8019230 <sinf>
 800478c:	eef0 7a40 	vmov.f32	s15, s0
 8004790:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004794:	ee38 7a27 	vadd.f32	s14, s16, s15
 8004798:	4b39      	ldr	r3, [pc, #228]	; (8004880 <realMODN+0x328>)
 800479a:	edd3 6a02 	vldr	s13, [r3, #8]
 800479e:	4b38      	ldr	r3, [pc, #224]	; (8004880 <realMODN+0x328>)
 80047a0:	edd3 7a08 	vldr	s15, [r3, #32]
 80047a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ac:	4b34      	ldr	r3, [pc, #208]	; (8004880 <realMODN+0x328>)
 80047ae:	edc3 7a05 	vstr	s15, [r3, #20]
			MODN.vel4 = MODN.x_vel*cosf(0.7854-realZrad) + MODN.y_vel*sinf(0.7854-realZrad) - MODN.w_vel*MODN.d;
 80047b2:	4b33      	ldr	r3, [pc, #204]	; (8004880 <realMODN+0x328>)
 80047b4:	ed93 8a00 	vldr	s16, [r3]
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	f7fb fec5 	bl	8000548 <__aeabi_f2d>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	a12b      	add	r1, pc, #172	; (adr r1, 8004870 <realMODN+0x318>)
 80047c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047c8:	f7fb fd5e 	bl	8000288 <__aeabi_dsub>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4610      	mov	r0, r2
 80047d2:	4619      	mov	r1, r3
 80047d4:	f7fc fa08 	bl	8000be8 <__aeabi_d2f>
 80047d8:	4603      	mov	r3, r0
 80047da:	ee00 3a10 	vmov	s0, r3
 80047de:	f014 fce7 	bl	80191b0 <cosf>
 80047e2:	eef0 7a40 	vmov.f32	s15, s0
 80047e6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80047ea:	4b25      	ldr	r3, [pc, #148]	; (8004880 <realMODN+0x328>)
 80047ec:	edd3 8a01 	vldr	s17, [r3, #4]
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f7fb fea9 	bl	8000548 <__aeabi_f2d>
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	a11d      	add	r1, pc, #116	; (adr r1, 8004870 <realMODN+0x318>)
 80047fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004800:	f7fb fd42 	bl	8000288 <__aeabi_dsub>
 8004804:	4602      	mov	r2, r0
 8004806:	460b      	mov	r3, r1
 8004808:	4610      	mov	r0, r2
 800480a:	4619      	mov	r1, r3
 800480c:	f7fc f9ec 	bl	8000be8 <__aeabi_d2f>
 8004810:	4603      	mov	r3, r0
 8004812:	ee00 3a10 	vmov	s0, r3
 8004816:	f014 fd0b 	bl	8019230 <sinf>
 800481a:	eef0 7a40 	vmov.f32	s15, s0
 800481e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004822:	ee38 7a27 	vadd.f32	s14, s16, s15
 8004826:	4b16      	ldr	r3, [pc, #88]	; (8004880 <realMODN+0x328>)
 8004828:	edd3 6a02 	vldr	s13, [r3, #8]
 800482c:	4b14      	ldr	r3, [pc, #80]	; (8004880 <realMODN+0x328>)
 800482e:	edd3 7a08 	vldr	s15, [r3, #32]
 8004832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800483a:	4b11      	ldr	r3, [pc, #68]	; (8004880 <realMODN+0x328>)
 800483c:	edc3 7a06 	vstr	s15, [r3, #24]
			RNSVelocity(MODN.vel1, MODN.vel2, MODN.vel3, MODN.vel4, rns);
 8004840:	4b0f      	ldr	r3, [pc, #60]	; (8004880 <realMODN+0x328>)
 8004842:	edd3 7a03 	vldr	s15, [r3, #12]
 8004846:	4b0e      	ldr	r3, [pc, #56]	; (8004880 <realMODN+0x328>)
 8004848:	ed93 7a04 	vldr	s14, [r3, #16]
 800484c:	4b0c      	ldr	r3, [pc, #48]	; (8004880 <realMODN+0x328>)
 800484e:	edd3 6a05 	vldr	s13, [r3, #20]
 8004852:	4b0b      	ldr	r3, [pc, #44]	; (8004880 <realMODN+0x328>)
 8004854:	ed93 6a06 	vldr	s12, [r3, #24]
 8004858:	6838      	ldr	r0, [r7, #0]
 800485a:	eef0 1a46 	vmov.f32	s3, s12
 800485e:	eeb0 1a66 	vmov.f32	s2, s13
 8004862:	eef0 0a47 	vmov.f32	s1, s14
 8004866:	eeb0 0a67 	vmov.f32	s0, s15
 800486a:	f000 fd03 	bl	8005274 <RNSVelocity>
}
 800486e:	e0de      	b.n	8004a2e <realMODN+0x4d6>
 8004870:	2e48e8a7 	.word	0x2e48e8a7
 8004874:	3fe921ff 	.word	0x3fe921ff
 8004878:	62b6ae7d 	.word	0x62b6ae7d
 800487c:	4002d97f 	.word	0x4002d97f
 8004880:	2000705c 	.word	0x2000705c
		else if (MODN.base == MODN_TRI_OMNI){
 8004884:	4b72      	ldr	r3, [pc, #456]	; (8004a50 <realMODN+0x4f8>)
 8004886:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800488a:	2b01      	cmp	r3, #1
 800488c:	f040 80cf 	bne.w	8004a2e <realMODN+0x4d6>
			MODN.vel3 = MODN.y_vel*sinf(-realZrad) 		 + MODN.x_vel*cosf(-realZrad)  	    + MODN.w_vel*MODN.d;
 8004890:	4b6f      	ldr	r3, [pc, #444]	; (8004a50 <realMODN+0x4f8>)
 8004892:	ed93 8a01 	vldr	s16, [r3, #4]
 8004896:	edd7 7a03 	vldr	s15, [r7, #12]
 800489a:	eef1 7a67 	vneg.f32	s15, s15
 800489e:	eeb0 0a67 	vmov.f32	s0, s15
 80048a2:	f014 fcc5 	bl	8019230 <sinf>
 80048a6:	eef0 7a40 	vmov.f32	s15, s0
 80048aa:	ee28 8a27 	vmul.f32	s16, s16, s15
 80048ae:	4b68      	ldr	r3, [pc, #416]	; (8004a50 <realMODN+0x4f8>)
 80048b0:	edd3 8a00 	vldr	s17, [r3]
 80048b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80048b8:	eef1 7a67 	vneg.f32	s15, s15
 80048bc:	eeb0 0a67 	vmov.f32	s0, s15
 80048c0:	f014 fc76 	bl	80191b0 <cosf>
 80048c4:	eef0 7a40 	vmov.f32	s15, s0
 80048c8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80048cc:	ee38 7a27 	vadd.f32	s14, s16, s15
 80048d0:	4b5f      	ldr	r3, [pc, #380]	; (8004a50 <realMODN+0x4f8>)
 80048d2:	edd3 6a02 	vldr	s13, [r3, #8]
 80048d6:	4b5e      	ldr	r3, [pc, #376]	; (8004a50 <realMODN+0x4f8>)
 80048d8:	edd3 7a08 	vldr	s15, [r3, #32]
 80048dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048e4:	4b5a      	ldr	r3, [pc, #360]	; (8004a50 <realMODN+0x4f8>)
 80048e6:	edc3 7a05 	vstr	s15, [r3, #20]
			MODN.vel1 = MODN.y_vel*sinf(2.0944-realZrad) + MODN.x_vel*cosf(2.0944-realZrad) + MODN.w_vel*MODN.d;
 80048ea:	4b59      	ldr	r3, [pc, #356]	; (8004a50 <realMODN+0x4f8>)
 80048ec:	ed93 8a01 	vldr	s16, [r3, #4]
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f7fb fe29 	bl	8000548 <__aeabi_f2d>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	a151      	add	r1, pc, #324	; (adr r1, 8004a40 <realMODN+0x4e8>)
 80048fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004900:	f7fb fcc2 	bl	8000288 <__aeabi_dsub>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	4610      	mov	r0, r2
 800490a:	4619      	mov	r1, r3
 800490c:	f7fc f96c 	bl	8000be8 <__aeabi_d2f>
 8004910:	4603      	mov	r3, r0
 8004912:	ee00 3a10 	vmov	s0, r3
 8004916:	f014 fc8b 	bl	8019230 <sinf>
 800491a:	eef0 7a40 	vmov.f32	s15, s0
 800491e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8004922:	4b4b      	ldr	r3, [pc, #300]	; (8004a50 <realMODN+0x4f8>)
 8004924:	edd3 8a00 	vldr	s17, [r3]
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f7fb fe0d 	bl	8000548 <__aeabi_f2d>
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	a143      	add	r1, pc, #268	; (adr r1, 8004a40 <realMODN+0x4e8>)
 8004934:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004938:	f7fb fca6 	bl	8000288 <__aeabi_dsub>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4610      	mov	r0, r2
 8004942:	4619      	mov	r1, r3
 8004944:	f7fc f950 	bl	8000be8 <__aeabi_d2f>
 8004948:	4603      	mov	r3, r0
 800494a:	ee00 3a10 	vmov	s0, r3
 800494e:	f014 fc2f 	bl	80191b0 <cosf>
 8004952:	eef0 7a40 	vmov.f32	s15, s0
 8004956:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800495a:	ee38 7a27 	vadd.f32	s14, s16, s15
 800495e:	4b3c      	ldr	r3, [pc, #240]	; (8004a50 <realMODN+0x4f8>)
 8004960:	edd3 6a02 	vldr	s13, [r3, #8]
 8004964:	4b3a      	ldr	r3, [pc, #232]	; (8004a50 <realMODN+0x4f8>)
 8004966:	edd3 7a08 	vldr	s15, [r3, #32]
 800496a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800496e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004972:	4b37      	ldr	r3, [pc, #220]	; (8004a50 <realMODN+0x4f8>)
 8004974:	edc3 7a03 	vstr	s15, [r3, #12]
			MODN.vel2 = MODN.y_vel*sinf(1.0472-realZrad) + MODN.x_vel*cosf(1.0472-realZrad) - MODN.w_vel*MODN.d;
 8004978:	4b35      	ldr	r3, [pc, #212]	; (8004a50 <realMODN+0x4f8>)
 800497a:	ed93 8a01 	vldr	s16, [r3, #4]
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f7fb fde2 	bl	8000548 <__aeabi_f2d>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	a12f      	add	r1, pc, #188	; (adr r1, 8004a48 <realMODN+0x4f0>)
 800498a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800498e:	f7fb fc7b 	bl	8000288 <__aeabi_dsub>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	4610      	mov	r0, r2
 8004998:	4619      	mov	r1, r3
 800499a:	f7fc f925 	bl	8000be8 <__aeabi_d2f>
 800499e:	4603      	mov	r3, r0
 80049a0:	ee00 3a10 	vmov	s0, r3
 80049a4:	f014 fc44 	bl	8019230 <sinf>
 80049a8:	eef0 7a40 	vmov.f32	s15, s0
 80049ac:	ee28 8a27 	vmul.f32	s16, s16, s15
 80049b0:	4b27      	ldr	r3, [pc, #156]	; (8004a50 <realMODN+0x4f8>)
 80049b2:	edd3 8a00 	vldr	s17, [r3]
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f7fb fdc6 	bl	8000548 <__aeabi_f2d>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	a121      	add	r1, pc, #132	; (adr r1, 8004a48 <realMODN+0x4f0>)
 80049c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049c6:	f7fb fc5f 	bl	8000288 <__aeabi_dsub>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4610      	mov	r0, r2
 80049d0:	4619      	mov	r1, r3
 80049d2:	f7fc f909 	bl	8000be8 <__aeabi_d2f>
 80049d6:	4603      	mov	r3, r0
 80049d8:	ee00 3a10 	vmov	s0, r3
 80049dc:	f014 fbe8 	bl	80191b0 <cosf>
 80049e0:	eef0 7a40 	vmov.f32	s15, s0
 80049e4:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80049e8:	ee38 7a27 	vadd.f32	s14, s16, s15
 80049ec:	4b18      	ldr	r3, [pc, #96]	; (8004a50 <realMODN+0x4f8>)
 80049ee:	edd3 6a02 	vldr	s13, [r3, #8]
 80049f2:	4b17      	ldr	r3, [pc, #92]	; (8004a50 <realMODN+0x4f8>)
 80049f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80049f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a00:	4b13      	ldr	r3, [pc, #76]	; (8004a50 <realMODN+0x4f8>)
 8004a02:	edc3 7a04 	vstr	s15, [r3, #16]
			RNSVelocity(MODN.vel1, MODN.vel2, MODN.vel3, 0.0, rns);
 8004a06:	4b12      	ldr	r3, [pc, #72]	; (8004a50 <realMODN+0x4f8>)
 8004a08:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a0c:	4b10      	ldr	r3, [pc, #64]	; (8004a50 <realMODN+0x4f8>)
 8004a0e:	ed93 7a04 	vldr	s14, [r3, #16]
 8004a12:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <realMODN+0x4f8>)
 8004a14:	edd3 6a05 	vldr	s13, [r3, #20]
 8004a18:	6838      	ldr	r0, [r7, #0]
 8004a1a:	eddf 1a0e 	vldr	s3, [pc, #56]	; 8004a54 <realMODN+0x4fc>
 8004a1e:	eeb0 1a66 	vmov.f32	s2, s13
 8004a22:	eef0 0a47 	vmov.f32	s1, s14
 8004a26:	eeb0 0a67 	vmov.f32	s0, s15
 8004a2a:	f000 fc23 	bl	8005274 <RNSVelocity>
}
 8004a2e:	bf00      	nop
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	ecbd 8b02 	vpop	{d8}
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	f3af 8000 	nop.w
 8004a40:	c985f06f 	.word	0xc985f06f
 8004a44:	4000c154 	.word	0x4000c154
 8004a48:	c985f06f 	.word	0xc985f06f
 8004a4c:	3ff0c154 	.word	0x3ff0c154
 8004a50:	2000705c 	.word	0x2000705c
 8004a54:	00000000 	.word	0x00000000

08004a58 <PSxConnectDMA>:
 * Function Remarks		: Called in respective I2c interrupt
 * Function Arguments	: *psxbt	,pointer to structure PSxBT_t
 * Function Return		: None
 * Function Example		: PSxConnectDMA(&ps4);
 */
void PSxConnectDMA(PSxBT_t* psxbt){
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Receive_DMA(psxbt->hi2cps4, 0x44 << 1 ,(unsigned char *)psxbt->ReceiveBuffer, 11);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	230b      	movs	r3, #11
 8004a6a:	2188      	movs	r1, #136	; 0x88
 8004a6c:	f007 fb9c 	bl	800c1a8 <HAL_I2C_Master_Receive_DMA>
	PSx_HandlerI2C(psxbt);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f81e 	bl	8004ab2 <PSx_HandlerI2C>
}
 8004a76:	bf00      	nop
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}

08004a7e <PSxInitDMA>:
 * Function Arguments	: *psxbt	, Pointer to structure PSxBT_t
 * 						   hi2cx    , Pointer to I2C handle
 * Function Return		: None
 * Function Example		: PSxInitDMA(&ps4,&hi2c1);
 */
void PSxInitDMA(PSxBT_t *psxbt,I2C_HandleTypeDef* hi2cx){
 8004a7e:	b580      	push	{r7, lr}
 8004a80:	b082      	sub	sp, #8
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
 8004a86:	6039      	str	r1, [r7, #0]
	psxbt->hi2cps4 = hi2cx;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	665a      	str	r2, [r3, #100]	; 0x64
//	HAL_I2C_Slave_Receive_DMA(hi2cx, psxbt->ReceiveBuffer, 11);//GG
	HAL_I2C_Master_Receive_DMA(psxbt->hi2cps4, 0x44 << 1 ,(unsigned char *)psxbt->ReceiveBuffer, 11);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	230b      	movs	r3, #11
 8004a98:	2188      	movs	r1, #136	; 0x88
 8004a9a:	f007 fb85 	bl	800c1a8 <HAL_I2C_Master_Receive_DMA>
	psxbt->initialized = 1;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	701a      	strb	r2, [r3, #0]
	psxbt->disconnected = 0;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004aaa:	bf00      	nop
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <PSx_HandlerI2C>:
 * Function Arguments	: *psxbt	,pointer to structure PSxBT_t
 * Function Return		: None
 * Function Example		: PSx_HandlerI2C(&ps4x);
 */

void PSx_HandlerI2C(PSxBT_t *psxbt){
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b082      	sub	sp, #8
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
	psxbt->buf1 = psxbt->ReceiveBuffer[1];
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	789a      	ldrb	r2, [r3, #2]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	psxbt->buf2 = psxbt->ReceiveBuffer[2];
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	78da      	ldrb	r2, [r3, #3]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	psxbt->leftjoy_x = psxbt->ReceiveBuffer[3];
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	791b      	ldrb	r3, [r3, #4]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	635a      	str	r2, [r3, #52]	; 0x34
	psxbt->leftjoy_y = psxbt->ReceiveBuffer[4];
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	795b      	ldrb	r3, [r3, #5]
 8004adc:	461a      	mov	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	639a      	str	r2, [r3, #56]	; 0x38
	psxbt->rightjoy_x = psxbt->ReceiveBuffer[5];
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	799b      	ldrb	r3, [r3, #6]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	63da      	str	r2, [r3, #60]	; 0x3c
	psxbt->rightjoy_y = psxbt->ReceiveBuffer[6];
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	79db      	ldrb	r3, [r3, #7]
 8004af0:	461a      	mov	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	641a      	str	r2, [r3, #64]	; 0x40
	psxbt->an_L2 = psxbt->ReceiveBuffer[7];
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	7a1b      	ldrb	r3, [r3, #8]
 8004afa:	461a      	mov	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	645a      	str	r2, [r3, #68]	; 0x44
	psxbt->an_R2 = psxbt->ReceiveBuffer[8];
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	7a5b      	ldrb	r3, [r3, #9]
 8004b04:	461a      	mov	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	649a      	str	r2, [r3, #72]	; 0x48
	psxbt->buf3 = psxbt->ReceiveBuffer[9];
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	7a9a      	ldrb	r2, [r3, #10]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	psxbt->state = psxbt->ReceiveBuffer[10];
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	7ada      	ldrb	r2, [r3, #11]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	PSxBTGetXY(psxbt);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f806 	bl	8004b30 <PSxBTGetXY>
}
 8004b24:	bf00      	nop
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	0000      	movs	r0, r0
	...

08004b30 <PSxBTGetXY>:
 * Function Return		: None
 * Function Example		: PSxBTGetXY(&ps3x);
 */

void PSxBTGetXY(PSxBT_t *psxbt)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
	if(joyR_up){
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3c:	ee07 3a90 	vmov	s15, r3
 8004b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b44:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 8004e48 <PSxBTGetXY+0x318>
 8004b48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b50:	d53e      	bpl.n	8004bd0 <PSxBTGetXY+0xa0>
		psxbt->joyR_y  = ((psx_low_Ry - ((float)psxbt->rightjoy_y))/100.0)/1.00;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b5e:	ee17 0a90 	vmov	r0, s15
 8004b62:	f7fb fcf1 	bl	8000548 <__aeabi_f2d>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	a1b5      	add	r1, pc, #724	; (adr r1, 8004e40 <PSxBTGetXY+0x310>)
 8004b6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b70:	f7fb fb8a 	bl	8000288 <__aeabi_dsub>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4610      	mov	r0, r2
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	f04f 0200 	mov.w	r2, #0
 8004b80:	4bb2      	ldr	r3, [pc, #712]	; (8004e4c <PSxBTGetXY+0x31c>)
 8004b82:	f7fb fe63 	bl	800084c <__aeabi_ddiv>
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	4610      	mov	r0, r2
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	f7fc f82b 	bl	8000be8 <__aeabi_d2f>
 8004b92:	4602      	mov	r2, r0
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	64da      	str	r2, [r3, #76]	; 0x4c
		if(psxbt->joyR_y < 0.0){
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004b9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba6:	d504      	bpl.n	8004bb2 <PSxBTGetXY+0x82>
			psxbt->joyR_y = 0.0;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f04f 0200 	mov.w	r2, #0
 8004bae:	64da      	str	r2, [r3, #76]	; 0x4c
 8004bb0:	e05d      	b.n	8004c6e <PSxBTGetXY+0x13e>
		}else if(psxbt->joyR_y > 1.0){
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004bb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004bbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc4:	dd53      	ble.n	8004c6e <PSxBTGetXY+0x13e>
			psxbt->joyR_y = 1.0;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004bcc:	64da      	str	r2, [r3, #76]	; 0x4c
 8004bce:	e04e      	b.n	8004c6e <PSxBTGetXY+0x13e>
		}
	}else if(joyR_down){
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd4:	ee07 3a90 	vmov	s15, r3
 8004bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bdc:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8004e58 <PSxBTGetXY+0x328>
 8004be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be8:	dd3d      	ble.n	8004c66 <PSxBTGetXY+0x136>
		psxbt->joyR_y = ((psx_high_Ry - ((float)psxbt->rightjoy_y))/100.0)/1.00;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	ee07 3a90 	vmov	s15, r3
 8004bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf6:	ee17 0a90 	vmov	r0, s15
 8004bfa:	f7fb fca5 	bl	8000548 <__aeabi_f2d>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	f04f 0000 	mov.w	r0, #0
 8004c06:	4992      	ldr	r1, [pc, #584]	; (8004e50 <PSxBTGetXY+0x320>)
 8004c08:	f7fb fb3e 	bl	8000288 <__aeabi_dsub>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	460b      	mov	r3, r1
 8004c10:	4610      	mov	r0, r2
 8004c12:	4619      	mov	r1, r3
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	4b8c      	ldr	r3, [pc, #560]	; (8004e4c <PSxBTGetXY+0x31c>)
 8004c1a:	f7fb fe17 	bl	800084c <__aeabi_ddiv>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	4610      	mov	r0, r2
 8004c24:	4619      	mov	r1, r3
 8004c26:	f7fb ffdf 	bl	8000be8 <__aeabi_d2f>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	64da      	str	r2, [r3, #76]	; 0x4c
		if(psxbt->joyR_y > 0.0){
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004c36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c3e:	dd04      	ble.n	8004c4a <PSxBTGetXY+0x11a>
			psxbt->joyR_y = 0.0;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c48:	e011      	b.n	8004c6e <PSxBTGetXY+0x13e>
		}else if(psxbt->joyR_y < -1.0){
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004c50:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004c54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c5c:	d507      	bpl.n	8004c6e <PSxBTGetXY+0x13e>
			psxbt->joyR_y = -1.0;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a7c      	ldr	r2, [pc, #496]	; (8004e54 <PSxBTGetXY+0x324>)
 8004c62:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c64:	e003      	b.n	8004c6e <PSxBTGetXY+0x13e>
		}
	}else{
		psxbt->joyR_y = 0.0;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	64da      	str	r2, [r3, #76]	; 0x4c
	}

	if(joyR_left){
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c7a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8004e48 <PSxBTGetXY+0x318>
 8004c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c86:	d53e      	bpl.n	8004d06 <PSxBTGetXY+0x1d6>
		psxbt->joyR_x = ((psx_low_Rx - ((float)psxbt->rightjoy_x))/100.0)/1.00;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8c:	ee07 3a90 	vmov	s15, r3
 8004c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c94:	ee17 0a90 	vmov	r0, s15
 8004c98:	f7fb fc56 	bl	8000548 <__aeabi_f2d>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	a167      	add	r1, pc, #412	; (adr r1, 8004e40 <PSxBTGetXY+0x310>)
 8004ca2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ca6:	f7fb faef 	bl	8000288 <__aeabi_dsub>
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	f04f 0200 	mov.w	r2, #0
 8004cb6:	4b65      	ldr	r3, [pc, #404]	; (8004e4c <PSxBTGetXY+0x31c>)
 8004cb8:	f7fb fdc8 	bl	800084c <__aeabi_ddiv>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	f7fb ff90 	bl	8000be8 <__aeabi_d2f>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	651a      	str	r2, [r3, #80]	; 0x50
		if(psxbt->joyR_x < 0.0){
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004cd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cdc:	d504      	bpl.n	8004ce8 <PSxBTGetXY+0x1b8>
			psxbt->joyR_x = 0.0;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f04f 0200 	mov.w	r2, #0
 8004ce4:	651a      	str	r2, [r3, #80]	; 0x50
 8004ce6:	e05d      	b.n	8004da4 <PSxBTGetXY+0x274>
		}else if(psxbt->joyR_x > 1.0){
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004cee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004cf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfa:	dd53      	ble.n	8004da4 <PSxBTGetXY+0x274>
			psxbt->joyR_x = 1.0;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004d02:	651a      	str	r2, [r3, #80]	; 0x50
 8004d04:	e04e      	b.n	8004da4 <PSxBTGetXY+0x274>
		}
	}else if(joyR_right){
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d0a:	ee07 3a90 	vmov	s15, r3
 8004d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d12:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8004e58 <PSxBTGetXY+0x328>
 8004d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d1e:	dd3d      	ble.n	8004d9c <PSxBTGetXY+0x26c>
		psxbt->joyR_x = ((psx_high_Rx - ((float)psxbt->rightjoy_x))/100.0)/1.00;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d24:	ee07 3a90 	vmov	s15, r3
 8004d28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d2c:	ee17 0a90 	vmov	r0, s15
 8004d30:	f7fb fc0a 	bl	8000548 <__aeabi_f2d>
 8004d34:	4602      	mov	r2, r0
 8004d36:	460b      	mov	r3, r1
 8004d38:	f04f 0000 	mov.w	r0, #0
 8004d3c:	4944      	ldr	r1, [pc, #272]	; (8004e50 <PSxBTGetXY+0x320>)
 8004d3e:	f7fb faa3 	bl	8000288 <__aeabi_dsub>
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	4610      	mov	r0, r2
 8004d48:	4619      	mov	r1, r3
 8004d4a:	f04f 0200 	mov.w	r2, #0
 8004d4e:	4b3f      	ldr	r3, [pc, #252]	; (8004e4c <PSxBTGetXY+0x31c>)
 8004d50:	f7fb fd7c 	bl	800084c <__aeabi_ddiv>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4610      	mov	r0, r2
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	f7fb ff44 	bl	8000be8 <__aeabi_d2f>
 8004d60:	4602      	mov	r2, r0
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	651a      	str	r2, [r3, #80]	; 0x50
		if(psxbt->joyR_x > 0.0){
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004d6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d74:	dd04      	ble.n	8004d80 <PSxBTGetXY+0x250>
			psxbt->joyR_x = 0.0;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	651a      	str	r2, [r3, #80]	; 0x50
 8004d7e:	e011      	b.n	8004da4 <PSxBTGetXY+0x274>
		}else if(psxbt->joyR_x < -1.0){
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004d86:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d92:	d507      	bpl.n	8004da4 <PSxBTGetXY+0x274>
			psxbt->joyR_x = -1.0;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a2f      	ldr	r2, [pc, #188]	; (8004e54 <PSxBTGetXY+0x324>)
 8004d98:	651a      	str	r2, [r3, #80]	; 0x50
 8004d9a:	e003      	b.n	8004da4 <PSxBTGetXY+0x274>
		}
	}else{
		psxbt->joyR_x = 0.0;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f04f 0200 	mov.w	r2, #0
 8004da2:	651a      	str	r2, [r3, #80]	; 0x50
	}

	if(joyL_up){
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da8:	ee07 3a90 	vmov	s15, r3
 8004dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004db0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8004e48 <PSxBTGetXY+0x318>
 8004db4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dbc:	d54e      	bpl.n	8004e5c <PSxBTGetXY+0x32c>
		psxbt->joyL_y = ((psx_low_Ly - ((float)psxbt->leftjoy_y))/100.0)/1.00;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc2:	ee07 3a90 	vmov	s15, r3
 8004dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dca:	ee17 0a90 	vmov	r0, s15
 8004dce:	f7fb fbbb 	bl	8000548 <__aeabi_f2d>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	a11a      	add	r1, pc, #104	; (adr r1, 8004e40 <PSxBTGetXY+0x310>)
 8004dd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ddc:	f7fb fa54 	bl	8000288 <__aeabi_dsub>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4610      	mov	r0, r2
 8004de6:	4619      	mov	r1, r3
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	4b17      	ldr	r3, [pc, #92]	; (8004e4c <PSxBTGetXY+0x31c>)
 8004dee:	f7fb fd2d 	bl	800084c <__aeabi_ddiv>
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4610      	mov	r0, r2
 8004df8:	4619      	mov	r1, r3
 8004dfa:	f7fb fef5 	bl	8000be8 <__aeabi_d2f>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	655a      	str	r2, [r3, #84]	; 0x54
		if(psxbt->joyL_y < 0.0){
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004e0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e12:	d504      	bpl.n	8004e1e <PSxBTGetXY+0x2ee>
			psxbt->joyL_y = 0.0;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f04f 0200 	mov.w	r2, #0
 8004e1a:	655a      	str	r2, [r3, #84]	; 0x54
 8004e1c:	e06d      	b.n	8004efa <PSxBTGetXY+0x3ca>
		}else if(psxbt->joyL_y > 1.0){
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004e24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004e28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e30:	dd63      	ble.n	8004efa <PSxBTGetXY+0x3ca>
			psxbt->joyL_y = 1.0;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004e38:	655a      	str	r2, [r3, #84]	; 0x54
 8004e3a:	e05e      	b.n	8004efa <PSxBTGetXY+0x3ca>
 8004e3c:	f3af 8000 	nop.w
 8004e40:	00000000 	.word	0x00000000
 8004e44:	405cc000 	.word	0x405cc000
 8004e48:	42e60000 	.word	0x42e60000
 8004e4c:	40590000 	.word	0x40590000
 8004e50:	40618000 	.word	0x40618000
 8004e54:	bf800000 	.word	0xbf800000
 8004e58:	430c0000 	.word	0x430c0000
		}
	}else if(joyL_down){
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e60:	ee07 3a90 	vmov	s15, r3
 8004e64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e68:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8004e58 <PSxBTGetXY+0x328>
 8004e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e74:	dd3d      	ble.n	8004ef2 <PSxBTGetXY+0x3c2>
		psxbt->joyL_y = ((psx_high_Ly - ((float)psxbt->leftjoy_y))/100.0)/1.00;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e7a:	ee07 3a90 	vmov	s15, r3
 8004e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e82:	ee17 0a90 	vmov	r0, s15
 8004e86:	f7fb fb5f 	bl	8000548 <__aeabi_f2d>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	f04f 0000 	mov.w	r0, #0
 8004e92:	4981      	ldr	r1, [pc, #516]	; (8005098 <PSxBTGetXY+0x568>)
 8004e94:	f7fb f9f8 	bl	8000288 <__aeabi_dsub>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	4b7d      	ldr	r3, [pc, #500]	; (800509c <PSxBTGetXY+0x56c>)
 8004ea6:	f7fb fcd1 	bl	800084c <__aeabi_ddiv>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	460b      	mov	r3, r1
 8004eae:	4610      	mov	r0, r2
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	f7fb fe99 	bl	8000be8 <__aeabi_d2f>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	655a      	str	r2, [r3, #84]	; 0x54
		if(psxbt->joyL_y > 0.0){
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004ec2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eca:	dd04      	ble.n	8004ed6 <PSxBTGetXY+0x3a6>
			psxbt->joyL_y = 0.0;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	655a      	str	r2, [r3, #84]	; 0x54
 8004ed4:	e011      	b.n	8004efa <PSxBTGetXY+0x3ca>
		}else if(psxbt->joyL_y < -1.0){
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004edc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee8:	d507      	bpl.n	8004efa <PSxBTGetXY+0x3ca>
			psxbt->joyL_y = -1.0;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a6c      	ldr	r2, [pc, #432]	; (80050a0 <PSxBTGetXY+0x570>)
 8004eee:	655a      	str	r2, [r3, #84]	; 0x54
 8004ef0:	e003      	b.n	8004efa <PSxBTGetXY+0x3ca>
		}
	}else{
		psxbt->joyL_y = 0.0;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if(joyL_left){
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efe:	ee07 3a90 	vmov	s15, r3
 8004f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f06:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80050a4 <PSxBTGetXY+0x574>
 8004f0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f12:	d53e      	bpl.n	8004f92 <PSxBTGetXY+0x462>
		psxbt->joyL_x = ((psx_low_Lx - ((float)psxbt->leftjoy_x))/100.0)/1.00;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f18:	ee07 3a90 	vmov	s15, r3
 8004f1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f20:	ee17 0a90 	vmov	r0, s15
 8004f24:	f7fb fb10 	bl	8000548 <__aeabi_f2d>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	a156      	add	r1, pc, #344	; (adr r1, 8005088 <PSxBTGetXY+0x558>)
 8004f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f32:	f7fb f9a9 	bl	8000288 <__aeabi_dsub>
 8004f36:	4602      	mov	r2, r0
 8004f38:	460b      	mov	r3, r1
 8004f3a:	4610      	mov	r0, r2
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	f04f 0200 	mov.w	r2, #0
 8004f42:	4b56      	ldr	r3, [pc, #344]	; (800509c <PSxBTGetXY+0x56c>)
 8004f44:	f7fb fc82 	bl	800084c <__aeabi_ddiv>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	4619      	mov	r1, r3
 8004f50:	f7fb fe4a 	bl	8000be8 <__aeabi_d2f>
 8004f54:	4602      	mov	r2, r0
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	659a      	str	r2, [r3, #88]	; 0x58
		if(psxbt->joyL_x < 0.0){
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004f60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f68:	d504      	bpl.n	8004f74 <PSxBTGetXY+0x444>
			psxbt->joyL_x = 0.0;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	659a      	str	r2, [r3, #88]	; 0x58
 8004f72:	e05d      	b.n	8005030 <PSxBTGetXY+0x500>
		}else if(psxbt->joyL_x > 1.0){
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004f7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f86:	dd53      	ble.n	8005030 <PSxBTGetXY+0x500>
			psxbt->joyL_x = 1.0;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004f8e:	659a      	str	r2, [r3, #88]	; 0x58
 8004f90:	e04e      	b.n	8005030 <PSxBTGetXY+0x500>
		}
	}else if(joyL_right){
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f96:	ee07 3a90 	vmov	s15, r3
 8004f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f9e:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80050a8 <PSxBTGetXY+0x578>
 8004fa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004faa:	dd3d      	ble.n	8005028 <PSxBTGetXY+0x4f8>
		psxbt->joyL_x = ((psx_high_Lx - ((float)psxbt->leftjoy_x))/100.0)/1.00;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fb0:	ee07 3a90 	vmov	s15, r3
 8004fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fb8:	ee17 0a90 	vmov	r0, s15
 8004fbc:	f7fb fac4 	bl	8000548 <__aeabi_f2d>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	f04f 0000 	mov.w	r0, #0
 8004fc8:	4933      	ldr	r1, [pc, #204]	; (8005098 <PSxBTGetXY+0x568>)
 8004fca:	f7fb f95d 	bl	8000288 <__aeabi_dsub>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	4b30      	ldr	r3, [pc, #192]	; (800509c <PSxBTGetXY+0x56c>)
 8004fdc:	f7fb fc36 	bl	800084c <__aeabi_ddiv>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	4610      	mov	r0, r2
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	f7fb fdfe 	bl	8000be8 <__aeabi_d2f>
 8004fec:	4602      	mov	r2, r0
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	659a      	str	r2, [r3, #88]	; 0x58
		if(psxbt->joyL_x > 0.0){
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004ff8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005000:	dd04      	ble.n	800500c <PSxBTGetXY+0x4dc>
			psxbt->joyL_x = 0.0;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	659a      	str	r2, [r3, #88]	; 0x58
 800500a:	e011      	b.n	8005030 <PSxBTGetXY+0x500>
		}else if(psxbt->joyL_x < -1.0){
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8005012:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005016:	eef4 7ac7 	vcmpe.f32	s15, s14
 800501a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800501e:	d507      	bpl.n	8005030 <PSxBTGetXY+0x500>
			psxbt->joyL_x = -1.0;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a1f      	ldr	r2, [pc, #124]	; (80050a0 <PSxBTGetXY+0x570>)
 8005024:	659a      	str	r2, [r3, #88]	; 0x58
 8005026:	e003      	b.n	8005030 <PSxBTGetXY+0x500>
		}
	}else{
		psxbt->joyL_x = 0.0;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	659a      	str	r2, [r3, #88]	; 0x58
	}

	psxbt->joyR_2 = (psxbt->an_R2/255.0);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005034:	4618      	mov	r0, r3
 8005036:	f7fb fa65 	bl	8000504 <__aeabi_ui2d>
 800503a:	a315      	add	r3, pc, #84	; (adr r3, 8005090 <PSxBTGetXY+0x560>)
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	f7fb fc04 	bl	800084c <__aeabi_ddiv>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	4610      	mov	r0, r2
 800504a:	4619      	mov	r1, r3
 800504c:	f7fb fdcc 	bl	8000be8 <__aeabi_d2f>
 8005050:	4602      	mov	r2, r0
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	65da      	str	r2, [r3, #92]	; 0x5c
	psxbt->joyL_2 = (psxbt->an_L2/255.0);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	4618      	mov	r0, r3
 800505c:	f7fb fa52 	bl	8000504 <__aeabi_ui2d>
 8005060:	a30b      	add	r3, pc, #44	; (adr r3, 8005090 <PSxBTGetXY+0x560>)
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	f7fb fbf1 	bl	800084c <__aeabi_ddiv>
 800506a:	4602      	mov	r2, r0
 800506c:	460b      	mov	r3, r1
 800506e:	4610      	mov	r0, r2
 8005070:	4619      	mov	r1, r3
 8005072:	f7fb fdb9 	bl	8000be8 <__aeabi_d2f>
 8005076:	4602      	mov	r2, r0
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800507c:	bf00      	nop
 800507e:	3708      	adds	r7, #8
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	f3af 8000 	nop.w
 8005088:	00000000 	.word	0x00000000
 800508c:	405cc000 	.word	0x405cc000
 8005090:	00000000 	.word	0x00000000
 8005094:	406fe000 	.word	0x406fe000
 8005098:	40618000 	.word	0x40618000
 800509c:	40590000 	.word	0x40590000
 80050a0:	bf800000 	.word	0xbf800000
 80050a4:	42e60000 	.word	0x42e60000
 80050a8:	430c0000 	.word	0x430c0000

080050ac <RNSInit>:
 * Function Example		: RNSInit(CAN1, &RNS);
 * 						  RNSInit(Robot_navi_system, I2C1,  &RNS);
 */

void RNSInit(CAN_HandleTypeDef* hcanx, RNS_interface_t* rns)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
	rns->rns_hcanx = hcanx;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	601a      	str	r2, [r3, #0]

	insData_send[0] = 1;
 80050bc:	4b28      	ldr	r3, [pc, #160]	; (8005160 <RNSInit+0xb4>)
 80050be:	2201      	movs	r2, #1
 80050c0:	701a      	strb	r2, [r3, #0]
	insData_send[1] = RNS_PENDING;
 80050c2:	4b27      	ldr	r3, [pc, #156]	; (8005160 <RNSInit+0xb4>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	705a      	strb	r2, [r3, #1]

	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	6818      	ldr	r0, [r3, #0]
 80050cc:	2302      	movs	r3, #2
 80050ce:	4a24      	ldr	r2, [pc, #144]	; (8005160 <RNSInit+0xb4>)
 80050d0:	2117      	movs	r1, #23
 80050d2:	f7fd fff1 	bl	80030b8 <CAN_TxMsg>
	rns->RNS_data.common_instruction = RNS_PENDING;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	insData_send[0] = 1;
 80050de:	4b20      	ldr	r3, [pc, #128]	; (8005160 <RNSInit+0xb4>)
 80050e0:	2201      	movs	r2, #1
 80050e2:	701a      	strb	r2, [r3, #0]
	insData_send[1] = RNS_RESET_POS;
 80050e4:	4b1e      	ldr	r3, [pc, #120]	; (8005160 <RNSInit+0xb4>)
 80050e6:	2214      	movs	r2, #20
 80050e8:	705a      	strb	r2, [r3, #1]
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	6818      	ldr	r0, [r3, #0]
 80050ee:	2302      	movs	r3, #2
 80050f0:	4a1b      	ldr	r2, [pc, #108]	; (8005160 <RNSInit+0xb4>)
 80050f2:	2117      	movs	r1, #23
 80050f4:	f7fd ffe0 	bl	80030b8 <CAN_TxMsg>

	rns->RNS_data.common_instruction = RNS_WAITING;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	int wait=0;
 8005100:	2300      	movs	r3, #0
 8005102:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING){
 8005104:	e022      	b.n	800514c <RNSInit+0xa0>
		if(wait >= 2000000){
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	4a16      	ldr	r2, [pc, #88]	; (8005164 <RNSInit+0xb8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	dd1b      	ble.n	8005146 <RNSInit+0x9a>
			insData_send[0] = 1;
 800510e:	4b14      	ldr	r3, [pc, #80]	; (8005160 <RNSInit+0xb4>)
 8005110:	2201      	movs	r2, #1
 8005112:	701a      	strb	r2, [r3, #0]
			insData_send[1] = RNS_RESET_POS;
 8005114:	4b12      	ldr	r3, [pc, #72]	; (8005160 <RNSInit+0xb4>)
 8005116:	2214      	movs	r2, #20
 8005118:	705a      	strb	r2, [r3, #1]
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	6818      	ldr	r0, [r3, #0]
 800511e:	2302      	movs	r3, #2
 8005120:	4a0f      	ldr	r2, [pc, #60]	; (8005160 <RNSInit+0xb4>)
 8005122:	2117      	movs	r1, #23
 8005124:	f7fd ffc8 	bl	80030b8 <CAN_TxMsg>
			GPIOC_OUT->bit15 = !GPIOC_OUT->bit15;
 8005128:	4b0f      	ldr	r3, [pc, #60]	; (8005168 <RNSInit+0xbc>)
 800512a:	785b      	ldrb	r3, [r3, #1]
 800512c:	b25b      	sxtb	r3, r3
 800512e:	4a0e      	ldr	r2, [pc, #56]	; (8005168 <RNSInit+0xbc>)
 8005130:	43db      	mvns	r3, r3
 8005132:	b2db      	uxtb	r3, r3
 8005134:	09db      	lsrs	r3, r3, #7
 8005136:	b2d9      	uxtb	r1, r3
 8005138:	7853      	ldrb	r3, [r2, #1]
 800513a:	f361 13c7 	bfi	r3, r1, #7, #1
 800513e:	7053      	strb	r3, [r2, #1]
			wait = 0;
 8005140:	2300      	movs	r3, #0
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	e002      	b.n	800514c <RNSInit+0xa0>
		}else{
			wait ++;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	3301      	adds	r3, #1
 800514a:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING){
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005152:	2b02      	cmp	r3, #2
 8005154:	d0d7      	beq.n	8005106 <RNSInit+0x5a>
		}
	}
}
 8005156:	bf00      	nop
 8005158:	bf00      	nop
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	20009fd0 	.word	0x20009fd0
 8005164:	001e847f 	.word	0x001e847f
 8005168:	40020814 	.word	0x40020814

0800516c <RNSStop>:
 * Function Return		: None
 * Function Example		: RNSStop(&RNS);
 */

void RNSStop(RNS_interface_t* rns)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]


	rns->ins.instruction = RNS_STOP;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2203      	movs	r2, #3
 8005178:	711a      	strb	r2, [r3, #4]
	rns->ins.ins_buffer[0].data = 0.0;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	609a      	str	r2, [r3, #8]
	rns->ins.ins_buffer[1].data = 0.0;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	60da      	str	r2, [r3, #12]
	rns->ins.ins_buffer[2].data = 0.0;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	611a      	str	r2, [r3, #16]
	rns->ins.ins_buffer[3].data = 0.0;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f04f 0200 	mov.w	r2, #0
 8005198:	615a      	str	r2, [r3, #20]

	//RNSSendIns(rns);
	rns->RNS_data.common_instruction = RNS_WAITING;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2202      	movs	r2, #2
 800519e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	insData_send[0] = 17;
 80051a2:	4b31      	ldr	r3, [pc, #196]	; (8005268 <RNSStop+0xfc>)
 80051a4:	2211      	movs	r2, #17
 80051a6:	701a      	strb	r2, [r3, #0]
	insData_send[1] = rns->ins.instruction;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	791a      	ldrb	r2, [r3, #4]
 80051ac:	4b2e      	ldr	r3, [pc, #184]	; (8005268 <RNSStop+0xfc>)
 80051ae:	705a      	strb	r2, [r3, #1]
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6818      	ldr	r0, [r3, #0]
 80051b4:	2302      	movs	r3, #2
 80051b6:	4a2c      	ldr	r2, [pc, #176]	; (8005268 <RNSStop+0xfc>)
 80051b8:	2117      	movs	r1, #23
 80051ba:	f7fd ff7d 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->ins.ins_buffer[0]),8);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6818      	ldr	r0, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f103 0208 	add.w	r2, r3, #8
 80051c8:	2308      	movs	r3, #8
 80051ca:	2118      	movs	r1, #24
 80051cc:	f7fd ff74 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->ins.ins_buffer[2]),8);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6818      	ldr	r0, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f103 0210 	add.w	r2, r3, #16
 80051da:	2308      	movs	r3, #8
 80051dc:	2119      	movs	r1, #25
 80051de:	f7fd ff6b 	bl	80030b8 <CAN_TxMsg>

	int wait = 0;
 80051e2:	2300      	movs	r3, #0
 80051e4:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 80051e6:	e035      	b.n	8005254 <RNSStop+0xe8>
	{
		if(wait >= 2000000)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4a20      	ldr	r2, [pc, #128]	; (800526c <RNSStop+0x100>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	dd2e      	ble.n	800524e <RNSStop+0xe2>
		{
			insData_send[0] = 17;
 80051f0:	4b1d      	ldr	r3, [pc, #116]	; (8005268 <RNSStop+0xfc>)
 80051f2:	2211      	movs	r2, #17
 80051f4:	701a      	strb	r2, [r3, #0]
			insData_send[1] = rns->ins.instruction;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	791a      	ldrb	r2, [r3, #4]
 80051fa:	4b1b      	ldr	r3, [pc, #108]	; (8005268 <RNSStop+0xfc>)
 80051fc:	705a      	strb	r2, [r3, #1]
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	2302      	movs	r3, #2
 8005204:	4a18      	ldr	r2, [pc, #96]	; (8005268 <RNSStop+0xfc>)
 8005206:	2117      	movs	r1, #23
 8005208:	f7fd ff56 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->ins.ins_buffer[0]),8);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f103 0208 	add.w	r2, r3, #8
 8005216:	2308      	movs	r3, #8
 8005218:	2118      	movs	r1, #24
 800521a:	f7fd ff4d 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->ins.ins_buffer[2]),8);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6818      	ldr	r0, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f103 0210 	add.w	r2, r3, #16
 8005228:	2308      	movs	r3, #8
 800522a:	2119      	movs	r1, #25
 800522c:	f7fd ff44 	bl	80030b8 <CAN_TxMsg>

			GPIOC_OUT->bit15 = !GPIOC_OUT->bit15; // Toggle LED3
 8005230:	4b0f      	ldr	r3, [pc, #60]	; (8005270 <RNSStop+0x104>)
 8005232:	785b      	ldrb	r3, [r3, #1]
 8005234:	b25b      	sxtb	r3, r3
 8005236:	4a0e      	ldr	r2, [pc, #56]	; (8005270 <RNSStop+0x104>)
 8005238:	43db      	mvns	r3, r3
 800523a:	b2db      	uxtb	r3, r3
 800523c:	09db      	lsrs	r3, r3, #7
 800523e:	b2d9      	uxtb	r1, r3
 8005240:	7853      	ldrb	r3, [r2, #1]
 8005242:	f361 13c7 	bfi	r3, r1, #7, #1
 8005246:	7053      	strb	r3, [r2, #1]
			wait = 0;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	e002      	b.n	8005254 <RNSStop+0xe8>
		}
		else
			wait++;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	3301      	adds	r3, #1
 8005252:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800525a:	2b02      	cmp	r3, #2
 800525c:	d0c4      	beq.n	80051e8 <RNSStop+0x7c>
	}


}
 800525e:	bf00      	nop
 8005260:	bf00      	nop
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	20009fd0 	.word	0x20009fd0
 800526c:	001e847f 	.word	0x001e847f
 8005270:	40020814 	.word	0x40020814

08005274 <RNSVelocity>:
 * Function Return		: None
 * Function Example		: RNSVelocity(1.0, 1.5 , 1.5 , 1.0, &RNS);
 */

void RNSVelocity(float fFLeftVelR, float fFRightVelR, float fBLeftVelR, float fBRightVelR, RNS_interface_t* rns)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	ed87 0a05 	vstr	s0, [r7, #20]
 800527e:	edc7 0a04 	vstr	s1, [r7, #16]
 8005282:	ed87 1a03 	vstr	s2, [r7, #12]
 8005286:	edc7 1a02 	vstr	s3, [r7, #8]
 800528a:	6078      	str	r0, [r7, #4]

	rns->ins.instruction = RNS_VELOCITY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2205      	movs	r2, #5
 8005290:	711a      	strb	r2, [r3, #4]
	rns->ins.ins_buffer[0].data = fFLeftVelR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	609a      	str	r2, [r3, #8]
	rns->ins.ins_buffer[1].data = fFRightVelR;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	60da      	str	r2, [r3, #12]
	rns->ins.ins_buffer[2].data = fBLeftVelR;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	611a      	str	r2, [r3, #16]
	rns->ins.ins_buffer[3].data = fBRightVelR;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	615a      	str	r2, [r3, #20]

	RNSSendIns(rns);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f804 	bl	80052b8 <RNSSendIns>

}
 80052b0:	bf00      	nop
 80052b2:	3718      	adds	r7, #24
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <RNSSendIns>:
 * Function Return		: None
 * Function Example		: None
 */

void RNSSendIns(RNS_interface_t* rns)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
	while(rns->RNS_data.common_instruction == RNS_BUSY);
 80052c0:	bf00      	nop
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d0fa      	beq.n	80052c2 <RNSSendIns+0xa>
	rns->RNS_data.common_instruction = RNS_WAITING;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	insData_send[0] = 17;
 80052d4:	4b31      	ldr	r3, [pc, #196]	; (800539c <RNSSendIns+0xe4>)
 80052d6:	2211      	movs	r2, #17
 80052d8:	701a      	strb	r2, [r3, #0]
	insData_send[1] = rns->ins.instruction;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	791a      	ldrb	r2, [r3, #4]
 80052de:	4b2f      	ldr	r3, [pc, #188]	; (800539c <RNSSendIns+0xe4>)
 80052e0:	705a      	strb	r2, [r3, #1]
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS, insData_send,2);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6818      	ldr	r0, [r3, #0]
 80052e6:	2302      	movs	r3, #2
 80052e8:	4a2c      	ldr	r2, [pc, #176]	; (800539c <RNSSendIns+0xe4>)
 80052ea:	2117      	movs	r1, #23
 80052ec:	f7fd fee4 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->ins.ins_buffer[0].data),8);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6818      	ldr	r0, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f103 0208 	add.w	r2, r3, #8
 80052fa:	2308      	movs	r3, #8
 80052fc:	2118      	movs	r1, #24
 80052fe:	f7fd fedb 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->ins.ins_buffer[2].data),8);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6818      	ldr	r0, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f103 0210 	add.w	r2, r3, #16
 800530c:	2308      	movs	r3, #8
 800530e:	2119      	movs	r1, #25
 8005310:	f7fd fed2 	bl	80030b8 <CAN_TxMsg>

	int wait = 0;
 8005314:	2300      	movs	r3, #0
 8005316:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 8005318:	e035      	b.n	8005386 <RNSSendIns+0xce>
	{
		if(wait >= 2000000)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	4a20      	ldr	r2, [pc, #128]	; (80053a0 <RNSSendIns+0xe8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	dd2e      	ble.n	8005380 <RNSSendIns+0xc8>
		{
			insData_send[0] = 17;
 8005322:	4b1e      	ldr	r3, [pc, #120]	; (800539c <RNSSendIns+0xe4>)
 8005324:	2211      	movs	r2, #17
 8005326:	701a      	strb	r2, [r3, #0]
			insData_send[1] = rns->ins.instruction;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	791a      	ldrb	r2, [r3, #4]
 800532c:	4b1b      	ldr	r3, [pc, #108]	; (800539c <RNSSendIns+0xe4>)
 800532e:	705a      	strb	r2, [r3, #1]
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS, insData_send,2);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	2302      	movs	r3, #2
 8005336:	4a19      	ldr	r2, [pc, #100]	; (800539c <RNSSendIns+0xe4>)
 8005338:	2117      	movs	r1, #23
 800533a:	f7fd febd 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->ins.ins_buffer[0].data),8);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f103 0208 	add.w	r2, r3, #8
 8005348:	2308      	movs	r3, #8
 800534a:	2118      	movs	r1, #24
 800534c:	f7fd feb4 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->ins.ins_buffer[2].data),8);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f103 0210 	add.w	r2, r3, #16
 800535a:	2308      	movs	r3, #8
 800535c:	2119      	movs	r1, #25
 800535e:	f7fd feab 	bl	80030b8 <CAN_TxMsg>

			GPIOC_OUT->bit15 = !GPIOC_OUT->bit15; // Toggle LED3
 8005362:	4b10      	ldr	r3, [pc, #64]	; (80053a4 <RNSSendIns+0xec>)
 8005364:	785b      	ldrb	r3, [r3, #1]
 8005366:	b25b      	sxtb	r3, r3
 8005368:	4a0e      	ldr	r2, [pc, #56]	; (80053a4 <RNSSendIns+0xec>)
 800536a:	43db      	mvns	r3, r3
 800536c:	b2db      	uxtb	r3, r3
 800536e:	09db      	lsrs	r3, r3, #7
 8005370:	b2d9      	uxtb	r1, r3
 8005372:	7853      	ldrb	r3, [r2, #1]
 8005374:	f361 13c7 	bfi	r3, r1, #7, #1
 8005378:	7053      	strb	r3, [r2, #1]
			wait = 0;
 800537a:	2300      	movs	r3, #0
 800537c:	60fb      	str	r3, [r7, #12]
 800537e:	e002      	b.n	8005386 <RNSSendIns+0xce>
		}
		else
		{
			wait++;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3301      	adds	r3, #1
 8005384:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800538c:	2b02      	cmp	r3, #2
 800538e:	d0c4      	beq.n	800531a <RNSSendIns+0x62>
		}
	}

}
 8005390:	bf00      	nop
 8005392:	bf00      	nop
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20009fd0 	.word	0x20009fd0
 80053a0:	001e847f 	.word	0x001e847f
 80053a4:	40020814 	.word	0x40020814

080053a8 <RNSSet>:
 * Function Return		: None
 * Function Example		: RNSSet(&RNS, RNS_F_KCD_PTD, 0.9956, 0.01/2000);
 */

void RNSSet(RNS_interface_t* rns, unsigned char parameter, ...)
{
 80053a8:	b40e      	push	{r1, r2, r3}
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b085      	sub	sp, #20
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]

	va_list value;
	rns->param.parameter = parameter;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	7f3a      	ldrb	r2, [r7, #28]
 80053b6:	761a      	strb	r2, [r3, #24]
	va_start(value, parameter);
 80053b8:	f107 0320 	add.w	r3, r7, #32
 80053bc:	60bb      	str	r3, [r7, #8]
	while(rns->RNS_data.common_instruction == RNS_WAITING);
 80053be:	bf00      	nop
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d0fa      	beq.n	80053c0 <RNSSet+0x18>
	if (parameter > RNS_PARAM_1){
 80053ca:	7f3b      	ldrb	r3, [r7, #28]
 80053cc:	2b18      	cmp	r3, #24
 80053ce:	d92b      	bls.n	8005428 <RNSSet+0x80>
		rns->param.param_buffer[0].data = va_arg(value, double);
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	3307      	adds	r3, #7
 80053d4:	f023 0307 	bic.w	r3, r3, #7
 80053d8:	f103 0208 	add.w	r2, r3, #8
 80053dc:	60ba      	str	r2, [r7, #8]
 80053de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e2:	4610      	mov	r0, r2
 80053e4:	4619      	mov	r1, r3
 80053e6:	f7fb fbff 	bl	8000be8 <__aeabi_d2f>
 80053ea:	4602      	mov	r2, r0
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	61da      	str	r2, [r3, #28]
		rns->param.param_buffer[1].data = 0;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	621a      	str	r2, [r3, #32]
		rns->param.param_buffer[2].data = 0;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f04f 0200 	mov.w	r2, #0
 80053fe:	625a      	str	r2, [r3, #36]	; 0x24
		rns->param.param_buffer[3].data = 0;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f04f 0200 	mov.w	r2, #0
 8005406:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f04f 0200 	mov.w	r2, #0
 8005416:	631a      	str	r2, [r3, #48]	; 0x30
		rns->param.param_buffer[6].data = 0;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f04f 0200 	mov.w	r2, #0
 800541e:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f04f 0200 	mov.w	r2, #0
 8005426:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if (parameter > RNS_PARAM_2){
 8005428:	7f3b      	ldrb	r3, [r7, #28]
 800542a:	2b1e      	cmp	r3, #30
 800542c:	d927      	bls.n	800547e <RNSSet+0xd6>
		rns->param.param_buffer[1].data = va_arg(value, double);
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	3307      	adds	r3, #7
 8005432:	f023 0307 	bic.w	r3, r3, #7
 8005436:	f103 0208 	add.w	r2, r3, #8
 800543a:	60ba      	str	r2, [r7, #8]
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	4610      	mov	r0, r2
 8005442:	4619      	mov	r1, r3
 8005444:	f7fb fbd0 	bl	8000be8 <__aeabi_d2f>
 8005448:	4602      	mov	r2, r0
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	621a      	str	r2, [r3, #32]
		rns->param.param_buffer[2].data = 0;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f04f 0200 	mov.w	r2, #0
 8005454:	625a      	str	r2, [r3, #36]	; 0x24
		rns->param.param_buffer[3].data = 0;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f04f 0200 	mov.w	r2, #0
 800545c:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f04f 0200 	mov.w	r2, #0
 8005464:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	631a      	str	r2, [r3, #48]	; 0x30
		rns->param.param_buffer[6].data = 0;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f04f 0200 	mov.w	r2, #0
 800547c:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if (parameter > RNS_PARAM_3){
 800547e:	7f3b      	ldrb	r3, [r7, #28]
 8005480:	2b23      	cmp	r3, #35	; 0x23
 8005482:	d923      	bls.n	80054cc <RNSSet+0x124>
		rns->param.param_buffer[2].data = va_arg(value, double);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	3307      	adds	r3, #7
 8005488:	f023 0307 	bic.w	r3, r3, #7
 800548c:	f103 0208 	add.w	r2, r3, #8
 8005490:	60ba      	str	r2, [r7, #8]
 8005492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005496:	4610      	mov	r0, r2
 8005498:	4619      	mov	r1, r3
 800549a:	f7fb fba5 	bl	8000be8 <__aeabi_d2f>
 800549e:	4602      	mov	r2, r0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	625a      	str	r2, [r3, #36]	; 0x24
		rns->param.param_buffer[3].data = 0;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f04f 0200 	mov.w	r2, #0
 80054aa:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f04f 0200 	mov.w	r2, #0
 80054b2:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f04f 0200 	mov.w	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	; 0x30
		rns->param.param_buffer[6].data = 0;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f04f 0200 	mov.w	r2, #0
 80054c2:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f04f 0200 	mov.w	r2, #0
 80054ca:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if (parameter > RNS_PARAM_4){
 80054cc:	7f3b      	ldrb	r3, [r7, #28]
 80054ce:	2b48      	cmp	r3, #72	; 0x48
 80054d0:	d91f      	bls.n	8005512 <RNSSet+0x16a>
		rns->param.param_buffer[3].data = va_arg(value, double);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	3307      	adds	r3, #7
 80054d6:	f023 0307 	bic.w	r3, r3, #7
 80054da:	f103 0208 	add.w	r2, r3, #8
 80054de:	60ba      	str	r2, [r7, #8]
 80054e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e4:	4610      	mov	r0, r2
 80054e6:	4619      	mov	r1, r3
 80054e8:	f7fb fb7e 	bl	8000be8 <__aeabi_d2f>
 80054ec:	4602      	mov	r2, r0
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f04f 0200 	mov.w	r2, #0
 80054f8:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	631a      	str	r2, [r3, #48]	; 0x30
		rns->param.param_buffer[6].data = 0;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f04f 0200 	mov.w	r2, #0
 8005508:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f04f 0200 	mov.w	r2, #0
 8005510:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if (parameter > RNS_PARAM_5){
 8005512:	7f3b      	ldrb	r3, [r7, #28]
 8005514:	2b50      	cmp	r3, #80	; 0x50
 8005516:	d91b      	bls.n	8005550 <RNSSet+0x1a8>
		rns->param.param_buffer[4].data = va_arg(value,double);
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	3307      	adds	r3, #7
 800551c:	f023 0307 	bic.w	r3, r3, #7
 8005520:	f103 0208 	add.w	r2, r3, #8
 8005524:	60ba      	str	r2, [r7, #8]
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	4610      	mov	r0, r2
 800552c:	4619      	mov	r1, r3
 800552e:	f7fb fb5b 	bl	8000be8 <__aeabi_d2f>
 8005532:	4602      	mov	r2, r0
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f04f 0200 	mov.w	r2, #0
 800553e:	631a      	str	r2, [r3, #48]	; 0x30
		rns->param.param_buffer[6].data = 0;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f04f 0200 	mov.w	r2, #0
 8005546:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if (parameter > RNS_PARAM_6){
 8005550:	7f3b      	ldrb	r3, [r7, #28]
 8005552:	2b51      	cmp	r3, #81	; 0x51
 8005554:	d917      	bls.n	8005586 <RNSSet+0x1de>
		rns->param.param_buffer[5].data = va_arg(value, double);
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	3307      	adds	r3, #7
 800555a:	f023 0307 	bic.w	r3, r3, #7
 800555e:	f103 0208 	add.w	r2, r3, #8
 8005562:	60ba      	str	r2, [r7, #8]
 8005564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005568:	4610      	mov	r0, r2
 800556a:	4619      	mov	r1, r3
 800556c:	f7fb fb3c 	bl	8000be8 <__aeabi_d2f>
 8005570:	4602      	mov	r2, r0
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	631a      	str	r2, [r3, #48]	; 0x30
		rns->param.param_buffer[6].data = 0;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if (parameter > RNS_PARAM_7){
 8005586:	7f3b      	ldrb	r3, [r7, #28]
 8005588:	2b52      	cmp	r3, #82	; 0x52
 800558a:	d913      	bls.n	80055b4 <RNSSet+0x20c>
		rns->param.param_buffer[6].data = va_arg(value, double);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	3307      	adds	r3, #7
 8005590:	f023 0307 	bic.w	r3, r3, #7
 8005594:	f103 0208 	add.w	r2, r3, #8
 8005598:	60ba      	str	r2, [r7, #8]
 800559a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559e:	4610      	mov	r0, r2
 80055a0:	4619      	mov	r1, r3
 80055a2:	f7fb fb21 	bl	8000be8 <__aeabi_d2f>
 80055a6:	4602      	mov	r2, r0
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	635a      	str	r2, [r3, #52]	; 0x34
		rns->param.param_buffer[7].data = 0;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f04f 0200 	mov.w	r2, #0
 80055b2:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if(parameter > RNS_PARAM_8){
 80055b4:	7f3b      	ldrb	r3, [r7, #28]
 80055b6:	2b54      	cmp	r3, #84	; 0x54
 80055b8:	d90f      	bls.n	80055da <RNSSet+0x232>
		rns->param.param_buffer[7].data = va_arg(value, double);
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	3307      	adds	r3, #7
 80055be:	f023 0307 	bic.w	r3, r3, #7
 80055c2:	f103 0208 	add.w	r2, r3, #8
 80055c6:	60ba      	str	r2, [r7, #8]
 80055c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055cc:	4610      	mov	r0, r2
 80055ce:	4619      	mov	r1, r3
 80055d0:	f7fb fb0a 	bl	8000be8 <__aeabi_d2f>
 80055d4:	4602      	mov	r2, r0
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	639a      	str	r2, [r3, #56]	; 0x38
	}

	va_end(value);

	insData_send[0] = 17;
 80055da:	4b4d      	ldr	r3, [pc, #308]	; (8005710 <RNSSet+0x368>)
 80055dc:	2211      	movs	r2, #17
 80055de:	701a      	strb	r2, [r3, #0]
	insData_send[1] = rns->param.parameter;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	7e1a      	ldrb	r2, [r3, #24]
 80055e4:	4b4a      	ldr	r3, [pc, #296]	; (8005710 <RNSSet+0x368>)
 80055e6:	705a      	strb	r2, [r3, #1]

	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	2302      	movs	r3, #2
 80055ee:	4a48      	ldr	r2, [pc, #288]	; (8005710 <RNSSet+0x368>)
 80055f0:	2117      	movs	r1, #23
 80055f2:	f7fd fd61 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->param.param_buffer[0]),8);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f103 021c 	add.w	r2, r3, #28
 8005600:	2308      	movs	r3, #8
 8005602:	2118      	movs	r1, #24
 8005604:	f7fd fd58 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->param.param_buffer[2]),8);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6818      	ldr	r0, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8005612:	2308      	movs	r3, #8
 8005614:	2119      	movs	r1, #25
 8005616:	f7fd fd4f 	bl	80030b8 <CAN_TxMsg>
	if(parameter > RNS_PARAM_5)
 800561a:	7f3b      	ldrb	r3, [r7, #28]
 800561c:	2b50      	cmp	r3, #80	; 0x50
 800561e:	d908      	bls.n	8005632 <RNSSet+0x28a>
		CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf3,&(rns->param.param_buffer[4]),8);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6818      	ldr	r0, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800562a:	2308      	movs	r3, #8
 800562c:	211a      	movs	r1, #26
 800562e:	f7fd fd43 	bl	80030b8 <CAN_TxMsg>
	if(parameter > RNS_PARAM_7)
 8005632:	7f3b      	ldrb	r3, [r7, #28]
 8005634:	2b52      	cmp	r3, #82	; 0x52
 8005636:	d908      	bls.n	800564a <RNSSet+0x2a2>
		CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf4,&(rns->param.param_buffer[6]),8);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6818      	ldr	r0, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005642:	2308      	movs	r3, #8
 8005644:	211b      	movs	r1, #27
 8005646:	f7fd fd37 	bl	80030b8 <CAN_TxMsg>

	rns->RNS_data.common_instruction = RNS_WAITING;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2202      	movs	r2, #2
 800564e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	int wait = 0;
 8005652:	2300      	movs	r3, #0
 8005654:	60fb      	str	r3, [r7, #12]

	while(rns->RNS_data.common_instruction == RNS_WAITING)
 8005656:	e04d      	b.n	80056f4 <RNSSet+0x34c>
	{
		if(wait >= 2000000)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	4a2e      	ldr	r2, [pc, #184]	; (8005714 <RNSSet+0x36c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	dd46      	ble.n	80056ee <RNSSet+0x346>
		{
			insData_send[0] = 17;
 8005660:	4b2b      	ldr	r3, [pc, #172]	; (8005710 <RNSSet+0x368>)
 8005662:	2211      	movs	r2, #17
 8005664:	701a      	strb	r2, [r3, #0]
			insData_send[1] = rns->param.parameter;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	7e1a      	ldrb	r2, [r3, #24]
 800566a:	4b29      	ldr	r3, [pc, #164]	; (8005710 <RNSSet+0x368>)
 800566c:	705a      	strb	r2, [r3, #1]

			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6818      	ldr	r0, [r3, #0]
 8005672:	2302      	movs	r3, #2
 8005674:	4a26      	ldr	r2, [pc, #152]	; (8005710 <RNSSet+0x368>)
 8005676:	2117      	movs	r1, #23
 8005678:	f7fd fd1e 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->param.param_buffer[0]),8);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6818      	ldr	r0, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f103 021c 	add.w	r2, r3, #28
 8005686:	2308      	movs	r3, #8
 8005688:	2118      	movs	r1, #24
 800568a:	f7fd fd15 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->param.param_buffer[2]),8);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6818      	ldr	r0, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8005698:	2308      	movs	r3, #8
 800569a:	2119      	movs	r1, #25
 800569c:	f7fd fd0c 	bl	80030b8 <CAN_TxMsg>
			if(parameter > RNS_PARAM_5)
 80056a0:	7f3b      	ldrb	r3, [r7, #28]
 80056a2:	2b50      	cmp	r3, #80	; 0x50
 80056a4:	d908      	bls.n	80056b8 <RNSSet+0x310>
				CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf3,&(rns->param.param_buffer[4]),8);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6818      	ldr	r0, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 80056b0:	2308      	movs	r3, #8
 80056b2:	211a      	movs	r1, #26
 80056b4:	f7fd fd00 	bl	80030b8 <CAN_TxMsg>
			if(parameter > RNS_PARAM_7)
 80056b8:	7f3b      	ldrb	r3, [r7, #28]
 80056ba:	2b52      	cmp	r3, #82	; 0x52
 80056bc:	d908      	bls.n	80056d0 <RNSSet+0x328>
				CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf4,&(rns->param.param_buffer[6]),8);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6818      	ldr	r0, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80056c8:	2308      	movs	r3, #8
 80056ca:	211b      	movs	r1, #27
 80056cc:	f7fd fcf4 	bl	80030b8 <CAN_TxMsg>

			GPIOC_OUT->bit15 = !GPIOC_OUT->bit15; // Toggle LED3
 80056d0:	4b11      	ldr	r3, [pc, #68]	; (8005718 <RNSSet+0x370>)
 80056d2:	785b      	ldrb	r3, [r3, #1]
 80056d4:	b25b      	sxtb	r3, r3
 80056d6:	4a10      	ldr	r2, [pc, #64]	; (8005718 <RNSSet+0x370>)
 80056d8:	43db      	mvns	r3, r3
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	09db      	lsrs	r3, r3, #7
 80056de:	b2d9      	uxtb	r1, r3
 80056e0:	7853      	ldrb	r3, [r2, #1]
 80056e2:	f361 13c7 	bfi	r3, r1, #7, #1
 80056e6:	7053      	strb	r3, [r2, #1]
			wait = 0;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	e002      	b.n	80056f4 <RNSSet+0x34c>
		}
		else
			wait++;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3301      	adds	r3, #1
 80056f2:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d0ac      	beq.n	8005658 <RNSSet+0x2b0>
	}
	//UARTPrintString(&huart5,"1\r\n");

}
 80056fe:	bf00      	nop
 8005700:	bf00      	nop
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800570a:	b003      	add	sp, #12
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20009fd0 	.word	0x20009fd0
 8005714:	001e847f 	.word	0x001e847f
 8005718:	40020814 	.word	0x40020814

0800571c <RNSEnquire>:
 * Function Return		: None
 * Function Example		: RNSSet(&RNS, RNS_F_KCD_PTD, 0.9956, 0.01/2000);
 */

uint8_t RNSEnquire(unsigned char parameter, RNS_interface_t* rns)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	4603      	mov	r3, r0
 8005724:	6039      	str	r1, [r7, #0]
 8005726:	71fb      	strb	r3, [r7, #7]

	rns->ins.instruction = parameter;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	79fa      	ldrb	r2, [r7, #7]
 800572c:	711a      	strb	r2, [r3, #4]
	rns->ins.ins_buffer[0].data = 0.0;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	f04f 0200 	mov.w	r2, #0
 8005734:	609a      	str	r2, [r3, #8]
	rns->ins.ins_buffer[1].data = 0.0;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	60da      	str	r2, [r3, #12]
	rns->ins.ins_buffer[2].data = 0.0;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	f04f 0200 	mov.w	r2, #0
 8005744:	611a      	str	r2, [r3, #16]
	rns->ins.ins_buffer[3].data = 0.0;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	f04f 0200 	mov.w	r2, #0
 800574c:	615a      	str	r2, [r3, #20]

//	RNSSendIns(rns);

	rns->RNS_data.common_instruction = RNS_WAITING;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2202      	movs	r2, #2
 8005752:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	insData_send[0] = 17;
 8005756:	4b3b      	ldr	r3, [pc, #236]	; (8005844 <RNSEnquire+0x128>)
 8005758:	2211      	movs	r2, #17
 800575a:	701a      	strb	r2, [r3, #0]
	insData_send[1] = rns->ins.instruction;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	791a      	ldrb	r2, [r3, #4]
 8005760:	4b38      	ldr	r3, [pc, #224]	; (8005844 <RNSEnquire+0x128>)
 8005762:	705a      	strb	r2, [r3, #1]
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	6818      	ldr	r0, [r3, #0]
 8005768:	2302      	movs	r3, #2
 800576a:	4a36      	ldr	r2, [pc, #216]	; (8005844 <RNSEnquire+0x128>)
 800576c:	2117      	movs	r1, #23
 800576e:	f7fd fca3 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->ins.ins_buffer[0].data),8);
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	6818      	ldr	r0, [r3, #0]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	f103 0208 	add.w	r2, r3, #8
 800577c:	2308      	movs	r3, #8
 800577e:	2118      	movs	r1, #24
 8005780:	f7fd fc9a 	bl	80030b8 <CAN_TxMsg>
	CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->ins.ins_buffer[2].data),8);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	f103 0210 	add.w	r2, r3, #16
 800578e:	2308      	movs	r3, #8
 8005790:	2119      	movs	r1, #25
 8005792:	f7fd fc91 	bl	80030b8 <CAN_TxMsg>

	int wait = 0;
 8005796:	2300      	movs	r3, #0
 8005798:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 800579a:	e035      	b.n	8005808 <RNSEnquire+0xec>
	{
		if(wait >= 2000000)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4a2a      	ldr	r2, [pc, #168]	; (8005848 <RNSEnquire+0x12c>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	dd2e      	ble.n	8005802 <RNSEnquire+0xe6>
		{
			insData_send[0] = 17;
 80057a4:	4b27      	ldr	r3, [pc, #156]	; (8005844 <RNSEnquire+0x128>)
 80057a6:	2211      	movs	r2, #17
 80057a8:	701a      	strb	r2, [r3, #0]
			insData_send[1] = rns->ins.instruction;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	791a      	ldrb	r2, [r3, #4]
 80057ae:	4b25      	ldr	r3, [pc, #148]	; (8005844 <RNSEnquire+0x128>)
 80057b0:	705a      	strb	r2, [r3, #1]
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS,insData_send,2);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	2302      	movs	r3, #2
 80057b8:	4a22      	ldr	r2, [pc, #136]	; (8005844 <RNSEnquire+0x128>)
 80057ba:	2117      	movs	r1, #23
 80057bc:	f7fd fc7c 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf1,&(rns->ins.ins_buffer[0].data),8);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	f103 0208 	add.w	r2, r3, #8
 80057ca:	2308      	movs	r3, #8
 80057cc:	2118      	movs	r1, #24
 80057ce:	f7fd fc73 	bl	80030b8 <CAN_TxMsg>
			CAN_TxMsg(rns->rns_hcanx,mainboard_TO_RNS_buf2,&(rns->ins.ins_buffer[2].data),8);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	f103 0210 	add.w	r2, r3, #16
 80057dc:	2308      	movs	r3, #8
 80057de:	2119      	movs	r1, #25
 80057e0:	f7fd fc6a 	bl	80030b8 <CAN_TxMsg>

			GPIOC_OUT->bit15 = !GPIOC_OUT->bit15; // Toggle LED3
 80057e4:	4b19      	ldr	r3, [pc, #100]	; (800584c <RNSEnquire+0x130>)
 80057e6:	785b      	ldrb	r3, [r3, #1]
 80057e8:	b25b      	sxtb	r3, r3
 80057ea:	4a18      	ldr	r2, [pc, #96]	; (800584c <RNSEnquire+0x130>)
 80057ec:	43db      	mvns	r3, r3
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	09db      	lsrs	r3, r3, #7
 80057f2:	b2d9      	uxtb	r1, r3
 80057f4:	7853      	ldrb	r3, [r2, #1]
 80057f6:	f361 13c7 	bfi	r3, r1, #7, #1
 80057fa:	7053      	strb	r3, [r2, #1]
			wait = 0;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	e002      	b.n	8005808 <RNSEnquire+0xec>
		}
		else wait++;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	3301      	adds	r3, #1
 8005806:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800580e:	2b02      	cmp	r3, #2
 8005810:	d0c4      	beq.n	800579c <RNSEnquire+0x80>

	}

	rns->enq.enquiry = parameter;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	79fa      	ldrb	r2, [r7, #7]
 8005816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	rns->enq.enq_buffer[0].data = rns->RNS_data.common_buffer[0].data;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	641a      	str	r2, [r3, #64]	; 0x40
	rns->enq.enq_buffer[1].data = rns->RNS_data.common_buffer[1].data;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	645a      	str	r2, [r3, #68]	; 0x44
	rns->enq.enq_buffer[2].data = rns->RNS_data.common_buffer[2].data;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	649a      	str	r2, [r3, #72]	; 0x48
	rns->enq.enq_buffer[3].data = rns->RNS_data.common_buffer[3].data;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	64da      	str	r2, [r3, #76]	; 0x4c


	return 1;
 800583a:	2301      	movs	r3, #1
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	20009fd0 	.word	0x20009fd0
 8005848:	001e847f 	.word	0x001e847f
 800584c:	40020814 	.word	0x40020814

08005850 <ROS_Navi_Init>:
#include "ROS_navi.h"

void ROS_Navi_Init(UART_HandleTypeDef* send_pos, UART_HandleTypeDef* recv_vel)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
	ROS_navi.Recv_Vel = recv_vel;
 800585a:	4a0f      	ldr	r2, [pc, #60]	; (8005898 <ROS_Navi_Init+0x48>)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	6013      	str	r3, [r2, #0]
	ROS_navi.Send_Pos = send_pos;
 8005860:	4a0d      	ldr	r2, [pc, #52]	; (8005898 <ROS_Navi_Init+0x48>)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6053      	str	r3, [r2, #4]

	sys.stop = 0;
 8005866:	4a0d      	ldr	r2, [pc, #52]	; (800589c <ROS_Navi_Init+0x4c>)
 8005868:	7853      	ldrb	r3, [r2, #1]
 800586a:	f36f 0341 	bfc	r3, #1, #1
 800586e:	7053      	strb	r3, [r2, #1]
	sys.vel_ready = 0;
 8005870:	4a0a      	ldr	r2, [pc, #40]	; (800589c <ROS_Navi_Init+0x4c>)
 8005872:	7853      	ldrb	r3, [r2, #1]
 8005874:	f36f 0300 	bfc	r3, #0, #1
 8005878:	7053      	strb	r3, [r2, #1]
	HAL_UART_Receive_IT(send_pos, &pos_ack, 1); // Got ack to send pos
 800587a:	2201      	movs	r2, #1
 800587c:	4908      	ldr	r1, [pc, #32]	; (80058a0 <ROS_Navi_Init+0x50>)
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f00a fb8e 	bl	800ffa0 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(recv_vel, vel, 12); // Receive vel command from ROS
 8005884:	220c      	movs	r2, #12
 8005886:	4907      	ldr	r1, [pc, #28]	; (80058a4 <ROS_Navi_Init+0x54>)
 8005888:	6838      	ldr	r0, [r7, #0]
 800588a:	f00a fb89 	bl	800ffa0 <HAL_UART_Receive_IT>
}
 800588e:	bf00      	nop
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	20009f2c 	.word	0x20009f2c
 800589c:	20007258 	.word	0x20007258
 80058a0:	20008e09 	.word	0x20008e09
 80058a4:	2000767c 	.word	0x2000767c

080058a8 <ROS_Navi_Enq>:

void ROS_Navi_Enq()
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
	RNSEnquire(RNS_COORDINATE_X_Y_Z_Zrad, &rns);
 80058ac:	490e      	ldr	r1, [pc, #56]	; (80058e8 <ROS_Navi_Enq+0x40>)
 80058ae:	205f      	movs	r0, #95	; 0x5f
 80058b0:	f7ff ff34 	bl	800571c <RNSEnquire>
	ROS_navi.x_pos = rns.enq.enq_buffer[0].data;
 80058b4:	4b0c      	ldr	r3, [pc, #48]	; (80058e8 <ROS_Navi_Enq+0x40>)
 80058b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b8:	4a0c      	ldr	r2, [pc, #48]	; (80058ec <ROS_Navi_Enq+0x44>)
 80058ba:	6253      	str	r3, [r2, #36]	; 0x24
	ROS_navi.y_pos = rns.enq.enq_buffer[1].data;
 80058bc:	4b0a      	ldr	r3, [pc, #40]	; (80058e8 <ROS_Navi_Enq+0x40>)
 80058be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058c0:	4a0a      	ldr	r2, [pc, #40]	; (80058ec <ROS_Navi_Enq+0x44>)
 80058c2:	6293      	str	r3, [r2, #40]	; 0x28
	ROS_navi.yaw_pos = rns.enq.enq_buffer[3].data; // In radian
 80058c4:	4b08      	ldr	r3, [pc, #32]	; (80058e8 <ROS_Navi_Enq+0x40>)
 80058c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c8:	4a08      	ldr	r2, [pc, #32]	; (80058ec <ROS_Navi_Enq+0x44>)
 80058ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80058cc:	4b07      	ldr	r3, [pc, #28]	; (80058ec <ROS_Navi_Enq+0x44>)
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	memcpy(&pos[0], &ROS_navi.x_pos, 4);
 80058d0:	4a07      	ldr	r2, [pc, #28]	; (80058f0 <ROS_Navi_Enq+0x48>)
 80058d2:	6013      	str	r3, [r2, #0]
 80058d4:	4b05      	ldr	r3, [pc, #20]	; (80058ec <ROS_Navi_Enq+0x44>)
 80058d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	memcpy(&pos[4], &ROS_navi.y_pos, 4);
 80058d8:	4a05      	ldr	r2, [pc, #20]	; (80058f0 <ROS_Navi_Enq+0x48>)
 80058da:	6053      	str	r3, [r2, #4]
 80058dc:	4b03      	ldr	r3, [pc, #12]	; (80058ec <ROS_Navi_Enq+0x44>)
 80058de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	memcpy(&pos[8], &ROS_navi.yaw_pos, 4);
 80058e0:	4a03      	ldr	r2, [pc, #12]	; (80058f0 <ROS_Navi_Enq+0x48>)
 80058e2:	6093      	str	r3, [r2, #8]
}
 80058e4:	bf00      	nop
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	20008cec 	.word	0x20008cec
 80058ec:	20009f2c 	.word	0x20009f2c
 80058f0:	20007208 	.word	0x20007208

080058f4 <ROS_Navi_Pos_Handler>:

void ROS_Navi_Pos_Handler()
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	af00      	add	r7, sp, #0
	if(pos_ack == 0x01)
 80058f8:	4b0a      	ldr	r3, [pc, #40]	; (8005924 <ROS_Navi_Pos_Handler+0x30>)
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d107      	bne.n	8005910 <ROS_Navi_Pos_Handler+0x1c>
	{
		HAL_UART_Transmit(ROS_navi.Send_Pos, pos, 12, HAL_MAX_DELAY);
 8005900:	4b09      	ldr	r3, [pc, #36]	; (8005928 <ROS_Navi_Pos_Handler+0x34>)
 8005902:	6858      	ldr	r0, [r3, #4]
 8005904:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005908:	220c      	movs	r2, #12
 800590a:	4908      	ldr	r1, [pc, #32]	; (800592c <ROS_Navi_Pos_Handler+0x38>)
 800590c:	f00a faaf 	bl	800fe6e <HAL_UART_Transmit>
	}
	HAL_UART_Receive_IT(ROS_navi.Send_Pos, &pos_ack, 1);
 8005910:	4b05      	ldr	r3, [pc, #20]	; (8005928 <ROS_Navi_Pos_Handler+0x34>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	2201      	movs	r2, #1
 8005916:	4903      	ldr	r1, [pc, #12]	; (8005924 <ROS_Navi_Pos_Handler+0x30>)
 8005918:	4618      	mov	r0, r3
 800591a:	f00a fb41 	bl	800ffa0 <HAL_UART_Receive_IT>
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	20008e09 	.word	0x20008e09
 8005928:	20009f2c 	.word	0x20009f2c
 800592c:	20007208 	.word	0x20007208

08005930 <ROS_Navi_Vel_Handler>:

void ROS_Navi_Vel_Handler()
{
 8005930:	b580      	push	{r7, lr}
 8005932:	af00      	add	r7, sp, #0
 8005934:	4b17      	ldr	r3, [pc, #92]	; (8005994 <ROS_Navi_Vel_Handler+0x64>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	461a      	mov	r2, r3
	memcpy(&ROS_navi.x_vel, &vel[4], 4);
 800593a:	4b17      	ldr	r3, [pc, #92]	; (8005998 <ROS_Navi_Vel_Handler+0x68>)
 800593c:	609a      	str	r2, [r3, #8]
 800593e:	4b15      	ldr	r3, [pc, #84]	; (8005994 <ROS_Navi_Vel_Handler+0x64>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	461a      	mov	r2, r3
	memcpy(&ROS_navi.y_vel, &vel[0], 4);
 8005944:	4b14      	ldr	r3, [pc, #80]	; (8005998 <ROS_Navi_Vel_Handler+0x68>)
 8005946:	60da      	str	r2, [r3, #12]
 8005948:	4b12      	ldr	r3, [pc, #72]	; (8005994 <ROS_Navi_Vel_Handler+0x64>)
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	461a      	mov	r2, r3
	memcpy(&ROS_navi.w_vel, &vel[8], 4);
 800594e:	4b12      	ldr	r3, [pc, #72]	; (8005998 <ROS_Navi_Vel_Handler+0x68>)
 8005950:	611a      	str	r2, [r3, #16]

	sys.vel_ready = 1;
 8005952:	4a12      	ldr	r2, [pc, #72]	; (800599c <ROS_Navi_Vel_Handler+0x6c>)
 8005954:	7853      	ldrb	r3, [r2, #1]
 8005956:	f043 0301 	orr.w	r3, r3, #1
 800595a:	7053      	strb	r3, [r2, #1]

	vel_ack = 0x10;
 800595c:	4b10      	ldr	r3, [pc, #64]	; (80059a0 <ROS_Navi_Vel_Handler+0x70>)
 800595e:	2210      	movs	r2, #16
 8005960:	701a      	strb	r2, [r3, #0]

	if(!sys.stop)
 8005962:	4b0e      	ldr	r3, [pc, #56]	; (800599c <ROS_Navi_Vel_Handler+0x6c>)
 8005964:	785b      	ldrb	r3, [r3, #1]
 8005966:	f003 0302 	and.w	r3, r3, #2
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10e      	bne.n	800598e <ROS_Navi_Vel_Handler+0x5e>
	{
		HAL_UART_Transmit(ROS_navi.Recv_Vel, &vel_ack, 1, HAL_MAX_DELAY);
 8005970:	4b09      	ldr	r3, [pc, #36]	; (8005998 <ROS_Navi_Vel_Handler+0x68>)
 8005972:	6818      	ldr	r0, [r3, #0]
 8005974:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005978:	2201      	movs	r2, #1
 800597a:	4909      	ldr	r1, [pc, #36]	; (80059a0 <ROS_Navi_Vel_Handler+0x70>)
 800597c:	f00a fa77 	bl	800fe6e <HAL_UART_Transmit>
		HAL_UART_Receive_IT(ROS_navi.Recv_Vel, vel, 12);
 8005980:	4b05      	ldr	r3, [pc, #20]	; (8005998 <ROS_Navi_Vel_Handler+0x68>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	220c      	movs	r2, #12
 8005986:	4903      	ldr	r1, [pc, #12]	; (8005994 <ROS_Navi_Vel_Handler+0x64>)
 8005988:	4618      	mov	r0, r3
 800598a:	f00a fb09 	bl	800ffa0 <HAL_UART_Receive_IT>
	}
}
 800598e:	bf00      	nop
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	2000767c 	.word	0x2000767c
 8005998:	20009f2c 	.word	0x20009f2c
 800599c:	20007258 	.word	0x20007258
 80059a0:	20009318 	.word	0x20009318

080059a4 <SPIxInit>:
 *
 * Function Return		: None
 * Function Example		: IMU_SPI_Init(&hspix, GPIOB , GPIO_Pin_12, SPI_MODE_MASTER);
 *
 */
void SPIxInit(SPI_HandleTypeDef* hspix, GPIO_TypeDef* GPIOx_NSS, uint16_t GPIO_Pin_NSS,uint32_t Mode, int InterruptEnable){
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b088      	sub	sp, #32
 80059a8:	af02      	add	r7, sp, #8
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	603b      	str	r3, [r7, #0]
 80059b0:	4613      	mov	r3, r2
 80059b2:	80fb      	strh	r3, [r7, #6]

	IRQn_Type nvic;
	GPIOPinsInit(GPIOx_NSS, GPIO_Pin_NSS, GPIO_MODE_OUTPUT_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80059b4:	88f9      	ldrh	r1, [r7, #6]
 80059b6:	2302      	movs	r3, #2
 80059b8:	9300      	str	r3, [sp, #0]
 80059ba:	2301      	movs	r3, #1
 80059bc:	2201      	movs	r2, #1
 80059be:	68b8      	ldr	r0, [r7, #8]
 80059c0:	f7fb fb9e 	bl	8001100 <GPIOPinsInit>

	if(hspix == &hspi1){
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4a2a      	ldr	r2, [pc, #168]	; (8005a70 <SPIxInit+0xcc>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d105      	bne.n	80059d8 <SPIxInit+0x34>
		hspix->Instance = SPI1;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	4a29      	ldr	r2, [pc, #164]	; (8005a74 <SPIxInit+0xd0>)
 80059d0:	601a      	str	r2, [r3, #0]
		nvic = SPI1_IRQn;
 80059d2:	2323      	movs	r3, #35	; 0x23
 80059d4:	75fb      	strb	r3, [r7, #23]
 80059d6:	e00e      	b.n	80059f6 <SPIxInit+0x52>
	}else if(hspix == &hspi2){
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4a27      	ldr	r2, [pc, #156]	; (8005a78 <SPIxInit+0xd4>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d105      	bne.n	80059ec <SPIxInit+0x48>
		hspix->Instance = SPI2;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4a26      	ldr	r2, [pc, #152]	; (8005a7c <SPIxInit+0xd8>)
 80059e4:	601a      	str	r2, [r3, #0]
		nvic = SPI2_IRQn;
 80059e6:	2324      	movs	r3, #36	; 0x24
 80059e8:	75fb      	strb	r3, [r7, #23]
 80059ea:	e004      	b.n	80059f6 <SPIxInit+0x52>
	}
	else{
		hspix->Instance = SPI3;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4a24      	ldr	r2, [pc, #144]	; (8005a80 <SPIxInit+0xdc>)
 80059f0:	601a      	str	r2, [r3, #0]
		nvic = SPI3_IRQn;
 80059f2:	2333      	movs	r3, #51	; 0x33
 80059f4:	75fb      	strb	r3, [r7, #23]
	}

	hspix->Init.Mode = Mode;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	683a      	ldr	r2, [r7, #0]
 80059fa:	605a      	str	r2, [r3, #4]
	hspix->Init.Direction = SPI_DIRECTION_2LINES;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	609a      	str	r2, [r3, #8]
	hspix->Init.DataSize = SPI_DATASIZE_8BIT;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	60da      	str	r2, [r3, #12]
	hspix->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	611a      	str	r2, [r3, #16]
	hspix->Init.CLKPhase = SPI_PHASE_1EDGE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	615a      	str	r2, [r3, #20]
//	hspix->Init.CLKPhase = SPI_PHASE_2EDGE;
	hspix->Init.NSS = SPI_NSS_SOFT ;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a1a:	619a      	str	r2, [r3, #24]
	hspix->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	61da      	str	r2, [r3, #28]
//	hspix->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
	hspix->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	621a      	str	r2, [r3, #32]
	hspix->Init.TIMode = SPI_TIMODE_DISABLE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	625a      	str	r2, [r3, #36]	; 0x24
	hspix->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	629a      	str	r2, [r3, #40]	; 0x28
	hspix->Init.CRCPolynomial = 10;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	220a      	movs	r2, #10
 8005a38:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005a3a:	480d      	ldr	r0, [pc, #52]	; (8005a70 <SPIxInit+0xcc>)
 8005a3c:	f008 ff32 	bl	800e8a4 <HAL_SPI_Init>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <SPIxInit+0xa6>
	{
		Error_Handler();
 8005a46:	f7fe fd21 	bl	800448c <Error_Handler>
	}

	if(InterruptEnable){
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00b      	beq.n	8005a68 <SPIxInit+0xc4>
		HAL_NVIC_SetPriority(nvic, SPI1_RX_IRQ_PRIO, 0);
 8005a50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a54:	2200      	movs	r2, #0
 8005a56:	210e      	movs	r1, #14
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f005 f84b 	bl	800aaf4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic);
 8005a5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f005 f862 	bl	800ab2c <HAL_NVIC_EnableIRQ>
	}

}
 8005a68:	bf00      	nop
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	2000960c 	.word	0x2000960c
 8005a74:	40013000 	.word	0x40013000
 8005a78:	20006ec0 	.word	0x20006ec0
 8005a7c:	40003800 	.word	0x40003800
 8005a80:	40003c00 	.word	0x40003c00

08005a84 <SPIx_DMA_TX_Init>:


void SPIx_DMA_TX_Init(SPI_HandleTypeDef* hspix, DMA_HandleTypeDef* hdma_spix,
		GPIO_TypeDef* GPIOx_NSS, uint16_t GPIO_Pin_NSS,uint32_t Mode){
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af02      	add	r7, sp, #8
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
 8005a90:	807b      	strh	r3, [r7, #2]

	__HAL_RCC_DMA2_CLK_ENABLE();
 8005a92:	2300      	movs	r3, #0
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	4b28      	ldr	r3, [pc, #160]	; (8005b38 <SPIx_DMA_TX_Init+0xb4>)
 8005a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a9a:	4a27      	ldr	r2, [pc, #156]	; (8005b38 <SPIx_DMA_TX_Init+0xb4>)
 8005a9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8005aa2:	4b25      	ldr	r3, [pc, #148]	; (8005b38 <SPIx_DMA_TX_Init+0xb4>)
 8005aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aaa:	617b      	str	r3, [r7, #20]
 8005aac:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, SPI1_TX_IRQ_PRIO, 0);
 8005aae:	2200      	movs	r2, #0
 8005ab0:	210d      	movs	r1, #13
 8005ab2:	2044      	movs	r0, #68	; 0x44
 8005ab4:	f005 f81e 	bl	800aaf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_ClearPendingIRQ(DMA2_Stream5_IRQn);
 8005ab8:	2044      	movs	r0, #68	; 0x44
 8005aba:	f005 f853 	bl	800ab64 <HAL_NVIC_ClearPendingIRQ>
    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8005abe:	2044      	movs	r0, #68	; 0x44
 8005ac0:	f005 f834 	bl	800ab2c <HAL_NVIC_EnableIRQ>

	SPIxInit(hspix, GPIOx_NSS, GPIO_Pin_NSS, Mode, DISABLE);
 8005ac4:	887a      	ldrh	r2, [r7, #2]
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	9300      	str	r3, [sp, #0]
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f7ff ff68 	bl	80059a4 <SPIxInit>

    hdma_spix->Instance = DMA2_Stream5;
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	4a19      	ldr	r2, [pc, #100]	; (8005b3c <SPIx_DMA_TX_Init+0xb8>)
 8005ad8:	601a      	str	r2, [r3, #0]
    hdma_spix->Init.Channel = DMA_CHANNEL_3;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005ae0:	605a      	str	r2, [r3, #4]
    hdma_spix->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2240      	movs	r2, #64	; 0x40
 8005ae6:	609a      	str	r2, [r3, #8]
    hdma_spix->Init.PeriphInc = DMA_PINC_DISABLE;
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	2200      	movs	r2, #0
 8005aec:	60da      	str	r2, [r3, #12]
    hdma_spix->Init.MemInc = DMA_MINC_ENABLE;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005af4:	611a      	str	r2, [r3, #16]
    hdma_spix->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2200      	movs	r2, #0
 8005afa:	615a      	str	r2, [r3, #20]
    hdma_spix->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2200      	movs	r2, #0
 8005b00:	619a      	str	r2, [r3, #24]
    hdma_spix->Init.Mode = DMA_NORMAL;
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	2200      	movs	r2, #0
 8005b06:	61da      	str	r2, [r3, #28]
    hdma_spix->Init.Priority = DMA_PRIORITY_LOW;
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	621a      	str	r2, [r3, #32]
    hdma_spix->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	2200      	movs	r2, #0
 8005b12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(hdma_spix) != HAL_OK)
 8005b14:	68b8      	ldr	r0, [r7, #8]
 8005b16:	f005 f833 	bl	800ab80 <HAL_DMA_Init>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <SPIx_DMA_TX_Init+0xa0>
    {
      Error_Handler();
 8005b20:	f7fe fcb4 	bl	800448c <Error_Handler>
    }

    __HAL_LINKDMA(hspix,hdmatx,*hdma_spix);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	649a      	str	r2, [r3, #72]	; 0x48
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005b30:	bf00      	nop
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40023800 	.word	0x40023800
 8005b3c:	40026488 	.word	0x40026488

08005b40 <SPI1_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void SPI1_IRQHandler(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	af00      	add	r7, sp, #0
    HAL_SPI_IRQHandler(&hspi1);
 8005b44:	4802      	ldr	r0, [pc, #8]	; (8005b50 <SPI1_IRQHandler+0x10>)
 8005b46:	f009 f845 	bl	800ebd4 <HAL_SPI_IRQHandler>
}
 8005b4a:	bf00      	nop
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	2000960c 	.word	0x2000960c

08005b54 <SPI2_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void SPI2_IRQHandler(void)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	af00      	add	r7, sp, #0
    HAL_SPI_IRQHandler(&hspi2);
 8005b58:	4802      	ldr	r0, [pc, #8]	; (8005b64 <SPI2_IRQHandler+0x10>)
 8005b5a:	f009 f83b 	bl	800ebd4 <HAL_SPI_IRQHandler>
}
 8005b5e:	bf00      	nop
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	20006ec0 	.word	0x20006ec0

08005b68 <SPI3_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void SPI3_IRQHandler(void)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	af00      	add	r7, sp, #0
    HAL_SPI_IRQHandler(&hspi3);
 8005b6c:	4802      	ldr	r0, [pc, #8]	; (8005b78 <SPI3_IRQHandler+0x10>)
 8005b6e:	f009 f831 	bl	800ebd4 <HAL_SPI_IRQHandler>
}
 8005b72:	bf00      	nop
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	20007688 	.word	0x20007688

08005b7c <Initialize>:
uint8_t mailbox = 0, buf2_flag = 0, buf2_flagC2 = 0;

/************************************************/
/*		 	 	Functions		       		  	*/
/************************************************/
void Initialize(){
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af04      	add	r7, sp, #16
	/* MCU Configuration--------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8005b82:	f003 ffc9 	bl	8009b18 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8005b86:	f7fc fdbd 	bl	8002704 <SystemClock_Config>

	/* Initialize all configured peripherals */
	GPIOPinsInit (LED1_PIN, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	2302      	movs	r3, #2
 8005b90:	2201      	movs	r2, #1
 8005b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005b96:	48c4      	ldr	r0, [pc, #784]	; (8005ea8 <Initialize+0x32c>)
 8005b98:	f7fb fab2 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (LED2_PIN, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005ba8:	48bf      	ldr	r0, [pc, #764]	; (8005ea8 <Initialize+0x32c>)
 8005baa:	f7fb faa9 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (LED3_PIN, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8005bae:	2301      	movs	r3, #1
 8005bb0:	9300      	str	r3, [sp, #0]
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005bba:	48bb      	ldr	r0, [pc, #748]	; (8005ea8 <Initialize+0x32c>)
 8005bbc:	f7fb faa0 	bl	8001100 <GPIOPinsInit>

	GPIOPinsInit (PB1_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	2180      	movs	r1, #128	; 0x80
 8005bca:	48b8      	ldr	r0, [pc, #736]	; (8005eac <Initialize+0x330>)
 8005bcc:	f7fb fa98 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (PB2_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	2101      	movs	r1, #1
 8005bda:	48b5      	ldr	r0, [pc, #724]	; (8005eb0 <Initialize+0x334>)
 8005bdc:	f7fb fa90 	bl	8001100 <GPIOPinsInit>

	/*Normal IOs*/
	GPIOPinsInit (IP1_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005be0:	2301      	movs	r3, #1
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	2301      	movs	r3, #1
 8005be6:	2200      	movs	r2, #0
 8005be8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005bec:	48b0      	ldr	r0, [pc, #704]	; (8005eb0 <Initialize+0x334>)
 8005bee:	f7fb fa87 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP2_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005bfe:	48ac      	ldr	r0, [pc, #688]	; (8005eb0 <Initialize+0x334>)
 8005c00:	f7fb fa7e 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP3_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c04:	2301      	movs	r3, #1
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	2301      	movs	r3, #1
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c10:	48a7      	ldr	r0, [pc, #668]	; (8005eb0 <Initialize+0x334>)
 8005c12:	f7fb fa75 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP4_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c16:	2301      	movs	r3, #1
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c22:	48a3      	ldr	r0, [pc, #652]	; (8005eb0 <Initialize+0x334>)
 8005c24:	f7fb fa6c 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP5_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c28:	2301      	movs	r3, #1
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c34:	489d      	ldr	r0, [pc, #628]	; (8005eac <Initialize+0x330>)
 8005c36:	f7fb fa63 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP6_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	2301      	movs	r3, #1
 8005c40:	2200      	movs	r2, #0
 8005c42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c46:	4899      	ldr	r0, [pc, #612]	; (8005eac <Initialize+0x330>)
 8005c48:	f7fb fa5a 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP7_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	2301      	movs	r3, #1
 8005c52:	2200      	movs	r2, #0
 8005c54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c58:	4896      	ldr	r0, [pc, #600]	; (8005eb4 <Initialize+0x338>)
 8005c5a:	f7fb fa51 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP8_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c5e:	2301      	movs	r3, #1
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	2301      	movs	r3, #1
 8005c64:	2200      	movs	r2, #0
 8005c66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c6a:	4892      	ldr	r0, [pc, #584]	; (8005eb4 <Initialize+0x338>)
 8005c6c:	f7fb fa48 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP9_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c70:	2301      	movs	r3, #1
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	2301      	movs	r3, #1
 8005c76:	2200      	movs	r2, #0
 8005c78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005c7c:	488a      	ldr	r0, [pc, #552]	; (8005ea8 <Initialize+0x32c>)
 8005c7e:	f7fb fa3f 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP10_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c82:	2301      	movs	r3, #1
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	2301      	movs	r3, #1
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c8e:	488a      	ldr	r0, [pc, #552]	; (8005eb8 <Initialize+0x33c>)
 8005c90:	f7fb fa36 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP11_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005c94:	2301      	movs	r3, #1
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	2301      	movs	r3, #1
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	2108      	movs	r1, #8
 8005c9e:	4885      	ldr	r0, [pc, #532]	; (8005eb4 <Initialize+0x338>)
 8005ca0:	f7fb fa2e 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP12_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	2301      	movs	r3, #1
 8005caa:	2200      	movs	r2, #0
 8005cac:	2110      	movs	r1, #16
 8005cae:	4881      	ldr	r0, [pc, #516]	; (8005eb4 <Initialize+0x338>)
 8005cb0:	f7fb fa26 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP13_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	2301      	movs	r3, #1
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2180      	movs	r1, #128	; 0x80
 8005cbe:	487d      	ldr	r0, [pc, #500]	; (8005eb4 <Initialize+0x338>)
 8005cc0:	f7fb fa1e 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP14_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	2301      	movs	r3, #1
 8005cca:	2200      	movs	r2, #0
 8005ccc:	2120      	movs	r1, #32
 8005cce:	4877      	ldr	r0, [pc, #476]	; (8005eac <Initialize+0x330>)
 8005cd0:	f7fb fa16 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP15_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	2301      	movs	r3, #1
 8005cda:	2200      	movs	r2, #0
 8005cdc:	2140      	movs	r1, #64	; 0x40
 8005cde:	4873      	ldr	r0, [pc, #460]	; (8005eac <Initialize+0x330>)
 8005ce0:	f7fb fa0e 	bl	8001100 <GPIOPinsInit>

	GPIOPinsInit (IP16_Analog1_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	2301      	movs	r3, #1
 8005cea:	2200      	movs	r2, #0
 8005cec:	2101      	movs	r1, #1
 8005cee:	486e      	ldr	r0, [pc, #440]	; (8005ea8 <Initialize+0x32c>)
 8005cf0:	f7fb fa06 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP17_Analog2_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2102      	movs	r1, #2
 8005cfe:	486a      	ldr	r0, [pc, #424]	; (8005ea8 <Initialize+0x32c>)
 8005d00:	f7fb f9fe 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP18_Analog3_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005d04:	2301      	movs	r3, #1
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	2301      	movs	r3, #1
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2104      	movs	r1, #4
 8005d0e:	4866      	ldr	r0, [pc, #408]	; (8005ea8 <Initialize+0x32c>)
 8005d10:	f7fb f9f6 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP19_Analog4_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005d14:	2301      	movs	r3, #1
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	2301      	movs	r3, #1
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	2108      	movs	r1, #8
 8005d1e:	4862      	ldr	r0, [pc, #392]	; (8005ea8 <Initialize+0x32c>)
 8005d20:	f7fb f9ee 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP20_Analog5_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005d24:	2301      	movs	r3, #1
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	2301      	movs	r3, #1
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	2110      	movs	r1, #16
 8005d2e:	485e      	ldr	r0, [pc, #376]	; (8005ea8 <Initialize+0x32c>)
 8005d30:	f7fb f9e6 	bl	8001100 <GPIOPinsInit>
	GPIOPinsInit (IP21_Analog6_PIN, GPIO_MODE_INPUT,GPIO_SPEED_FREQ_MEDIUM, GPIO_PULLUP);
 8005d34:	2301      	movs	r3, #1
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	2301      	movs	r3, #1
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2120      	movs	r1, #32
 8005d3e:	485a      	ldr	r0, [pc, #360]	; (8005ea8 <Initialize+0x32c>)
 8005d40:	f7fb f9de 	bl	8001100 <GPIOPinsInit>

	//Unused peripheral pins can be used as GPIO Input or Output
//	GPIOPinsInit (UART3_Rx, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);

//	MUXInit(&MUX, MUX1_INPUT_PIN, MUX1_S0_PIN, MUX1_S1_PIN, MUX1_S2_PIN);
	SHIFTREGInit (&SR, CASCADE_1, SR_SCK_PIN, SR_RCK_PIN, SR_SI_PIN);
 8005d44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d48:	9303      	str	r3, [sp, #12]
 8005d4a:	4b59      	ldr	r3, [pc, #356]	; (8005eb0 <Initialize+0x334>)
 8005d4c:	9302      	str	r3, [sp, #8]
 8005d4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d52:	9301      	str	r3, [sp, #4]
 8005d54:	4b56      	ldr	r3, [pc, #344]	; (8005eb0 <Initialize+0x334>)
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	2380      	movs	r3, #128	; 0x80
 8005d5a:	4a55      	ldr	r2, [pc, #340]	; (8005eb0 <Initialize+0x334>)
 8005d5c:	2101      	movs	r1, #1
 8005d5e:	4857      	ldr	r0, [pc, #348]	; (8005ebc <Initialize+0x340>)
 8005d60:	f7fb fd3a 	bl	80017d8 <SHIFTREGInit>

	//https://stackoverflow.com/questions/50243996/what-are-valid-values-of-hal-nvic-setpriority-when-using-stm32-and-freertos
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d64:	2003      	movs	r0, #3
 8005d66:	f004 feba 	bl	800aade <HAL_NVIC_SetPriorityGrouping>


	/*************** Set Interrupt Priorities in BIOS/priorities.h ***************/

//	I2CxInit (&hi2c1,main_board_1, CLOCK_SPEED_400KHz,ENABLE);
	I2CX_DMA_RX_Init(&hi2c1, &hi2c1_rx_dma, main_board_1, CLOCK_SPEED_400KHz);
 8005d6a:	4b55      	ldr	r3, [pc, #340]	; (8005ec0 <Initialize+0x344>)
 8005d6c:	2208      	movs	r2, #8
 8005d6e:	4955      	ldr	r1, [pc, #340]	; (8005ec4 <Initialize+0x348>)
 8005d70:	4855      	ldr	r0, [pc, #340]	; (8005ec8 <Initialize+0x34c>)
 8005d72:	f7fd fa49 	bl	8003208 <I2CX_DMA_RX_Init>
	I2CX_DMA_RX_Init(&hi2c2, &hi2c2_rx_dma, main_board_1, CLOCK_SPEED_400KHz);
 8005d76:	4b52      	ldr	r3, [pc, #328]	; (8005ec0 <Initialize+0x344>)
 8005d78:	2208      	movs	r2, #8
 8005d7a:	4954      	ldr	r1, [pc, #336]	; (8005ecc <Initialize+0x350>)
 8005d7c:	4854      	ldr	r0, [pc, #336]	; (8005ed0 <Initialize+0x354>)
 8005d7e:	f7fd fa43 	bl	8003208 <I2CX_DMA_RX_Init>

	//Servo Driver - recommended to use 100KHz I2C as 400KHz hang frequently
//	I2CxInit (&hi2c3,main_board_1, CLOCK_SPEED_100KHz,DISABLE);
//	ServoDriverInit(&srv_drv,&hi2c3,0x40);

	UARTx_DMA_Rx_Init(&huart2, &hdma_usart2_rx, 115200);//Bluebee Tuning
 8005d82:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005d86:	4953      	ldr	r1, [pc, #332]	; (8005ed4 <Initialize+0x358>)
 8005d88:	4853      	ldr	r0, [pc, #332]	; (8005ed8 <Initialize+0x35c>)
 8005d8a:	f7fc ffc9 	bl	8002d20 <UARTx_DMA_Rx_Init>
//	UARTx_DMA_Rx_Init(&huart4, &hdma_uart4_rx, 115200); //Jetson
	//UARTInit(&huart3, 115200, ENABLE); // ROS UART
	UARTInit(&huart4, 115200, ENABLE); // ROS UART
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8005d94:	4851      	ldr	r0, [pc, #324]	; (8005edc <Initialize+0x360>)
 8005d96:	f7fc febb 	bl	8002b10 <UARTInit>
	UARTInit(&huart5, 115200, ENABLE); // User Checking
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8005da0:	484f      	ldr	r0, [pc, #316]	; (8005ee0 <Initialize+0x364>)
 8005da2:	f7fc feb5 	bl	8002b10 <UARTInit>

//	QEIInit(&htim1);
//	QEIInit(&htim4);
//	QEIInit(&htim8);

	CANxInit(&hcan1,4,CAN_FILTER_FIFO0,0,0,0,CAN_500KHz);
 8005da6:	2300      	movs	r3, #0
 8005da8:	9302      	str	r3, [sp, #8]
 8005daa:	2300      	movs	r3, #0
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	2300      	movs	r3, #0
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	2300      	movs	r3, #0
 8005db4:	2200      	movs	r2, #0
 8005db6:	2104      	movs	r1, #4
 8005db8:	484a      	ldr	r0, [pc, #296]	; (8005ee4 <Initialize+0x368>)
 8005dba:	f7fd f8bd 	bl	8002f38 <CANxInit>

	PWMTimeBaseInit(&htim3, 2000, 35);
 8005dbe:	2223      	movs	r2, #35	; 0x23
 8005dc0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005dc4:	4848      	ldr	r0, [pc, #288]	; (8005ee8 <Initialize+0x36c>)
 8005dc6:	f7fb fa95 	bl	80012f4 <PWMTimeBaseInit>
	PWMChannelConfig(&htim3, TIM_CHANNEL_3, TIM3_CHANNEL3_PIN);
 8005dca:	2301      	movs	r3, #1
 8005dcc:	4a37      	ldr	r2, [pc, #220]	; (8005eac <Initialize+0x330>)
 8005dce:	2108      	movs	r1, #8
 8005dd0:	4845      	ldr	r0, [pc, #276]	; (8005ee8 <Initialize+0x36c>)
 8005dd2:	f7fb fb75 	bl	80014c0 <PWMChannelConfig>
	PWMChannelConfig(&htim3, TIM_CHANNEL_4 , TIM3_CHANNEL4_PIN);
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	4a34      	ldr	r2, [pc, #208]	; (8005eac <Initialize+0x330>)
 8005dda:	210c      	movs	r1, #12
 8005ddc:	4842      	ldr	r0, [pc, #264]	; (8005ee8 <Initialize+0x36c>)
 8005dde:	f7fb fb6f 	bl	80014c0 <PWMChannelConfig>

	PWMTimeBaseInit(&htim5, 2000, 88);
 8005de2:	2258      	movs	r2, #88	; 0x58
 8005de4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005de8:	4840      	ldr	r0, [pc, #256]	; (8005eec <Initialize+0x370>)
 8005dea:	f7fb fa83 	bl	80012f4 <PWMTimeBaseInit>
	PWMChannelConfig(&htim5, TIM_CHANNEL_1, TIM5_CHANNEL1_PIN);
 8005dee:	2301      	movs	r3, #1
 8005df0:	4a31      	ldr	r2, [pc, #196]	; (8005eb8 <Initialize+0x33c>)
 8005df2:	2100      	movs	r1, #0
 8005df4:	483d      	ldr	r0, [pc, #244]	; (8005eec <Initialize+0x370>)
 8005df6:	f7fb fb63 	bl	80014c0 <PWMChannelConfig>
	PWMChannelConfig(&htim5, TIM_CHANNEL_2, TIM5_CHANNEL2_PIN);
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	4a2e      	ldr	r2, [pc, #184]	; (8005eb8 <Initialize+0x33c>)
 8005dfe:	2104      	movs	r1, #4
 8005e00:	483a      	ldr	r0, [pc, #232]	; (8005eec <Initialize+0x370>)
 8005e02:	f7fb fb5d 	bl	80014c0 <PWMChannelConfig>
	PWMChannelConfig(&htim5, TIM_CHANNEL_3, TIM5_CHANNEL3_PIN);
 8005e06:	2304      	movs	r3, #4
 8005e08:	4a2b      	ldr	r2, [pc, #172]	; (8005eb8 <Initialize+0x33c>)
 8005e0a:	2108      	movs	r1, #8
 8005e0c:	4837      	ldr	r0, [pc, #220]	; (8005eec <Initialize+0x370>)
 8005e0e:	f7fb fb57 	bl	80014c0 <PWMChannelConfig>
	PWMChannelConfig(&htim5, TIM_CHANNEL_4, TIM5_CHANNEL4_PIN);
 8005e12:	2308      	movs	r3, #8
 8005e14:	4a28      	ldr	r2, [pc, #160]	; (8005eb8 <Initialize+0x33c>)
 8005e16:	210c      	movs	r1, #12
 8005e18:	4834      	ldr	r0, [pc, #208]	; (8005eec <Initialize+0x370>)
 8005e1a:	f7fb fb51 	bl	80014c0 <PWMChannelConfig>

	PWMTimeBaseInit(&htim9, 2000, 4);
 8005e1e:	2204      	movs	r2, #4
 8005e20:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005e24:	4832      	ldr	r0, [pc, #200]	; (8005ef0 <Initialize+0x374>)
 8005e26:	f7fb fa65 	bl	80012f4 <PWMTimeBaseInit>
	PWMChannelConfig(&htim9, TIM_CHANNEL_1, TIM9_CHANNEL1_PIN);
 8005e2a:	2320      	movs	r3, #32
 8005e2c:	4a20      	ldr	r2, [pc, #128]	; (8005eb0 <Initialize+0x334>)
 8005e2e:	2100      	movs	r1, #0
 8005e30:	482f      	ldr	r0, [pc, #188]	; (8005ef0 <Initialize+0x374>)
 8005e32:	f7fb fb45 	bl	80014c0 <PWMChannelConfig>
	PWMChannelConfig(&htim9, TIM_CHANNEL_2, TIM9_CHANNEL2_PIN);
 8005e36:	2340      	movs	r3, #64	; 0x40
 8005e38:	4a1d      	ldr	r2, [pc, #116]	; (8005eb0 <Initialize+0x334>)
 8005e3a:	2104      	movs	r1, #4
 8005e3c:	482c      	ldr	r0, [pc, #176]	; (8005ef0 <Initialize+0x374>)
 8005e3e:	f7fb fb3f 	bl	80014c0 <PWMChannelConfig>


	BDCInit(&BDC1, &htim3, TIM_CHANNEL_4, SHIFTREG, &(SR.cast[1]), Bit6, Bit7);
 8005e42:	2380      	movs	r3, #128	; 0x80
 8005e44:	9302      	str	r3, [sp, #8]
 8005e46:	2340      	movs	r3, #64	; 0x40
 8005e48:	9301      	str	r3, [sp, #4]
 8005e4a:	4b2a      	ldr	r3, [pc, #168]	; (8005ef4 <Initialize+0x378>)
 8005e4c:	9300      	str	r3, [sp, #0]
 8005e4e:	2300      	movs	r3, #0
 8005e50:	220c      	movs	r2, #12
 8005e52:	4925      	ldr	r1, [pc, #148]	; (8005ee8 <Initialize+0x36c>)
 8005e54:	4828      	ldr	r0, [pc, #160]	; (8005ef8 <Initialize+0x37c>)
 8005e56:	f7fb f8c9 	bl	8000fec <BDCInit>
	BDCInit(&BDC2, &htim3, TIM_CHANNEL_3, SHIFTREG, &(SR.cast[1]), Bit4, Bit5);
 8005e5a:	2320      	movs	r3, #32
 8005e5c:	9302      	str	r3, [sp, #8]
 8005e5e:	2310      	movs	r3, #16
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	4b24      	ldr	r3, [pc, #144]	; (8005ef4 <Initialize+0x378>)
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	2300      	movs	r3, #0
 8005e68:	2208      	movs	r2, #8
 8005e6a:	491f      	ldr	r1, [pc, #124]	; (8005ee8 <Initialize+0x36c>)
 8005e6c:	4823      	ldr	r0, [pc, #140]	; (8005efc <Initialize+0x380>)
 8005e6e:	f7fb f8bd 	bl	8000fec <BDCInit>
	BDCInit(&BDC3, &htim9, TIM_CHANNEL_1, SHIFTREG, &(SR.cast[1]), Bit2, Bit3);
 8005e72:	2308      	movs	r3, #8
 8005e74:	9302      	str	r3, [sp, #8]
 8005e76:	2304      	movs	r3, #4
 8005e78:	9301      	str	r3, [sp, #4]
 8005e7a:	4b1e      	ldr	r3, [pc, #120]	; (8005ef4 <Initialize+0x378>)
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	2300      	movs	r3, #0
 8005e80:	2200      	movs	r2, #0
 8005e82:	491b      	ldr	r1, [pc, #108]	; (8005ef0 <Initialize+0x374>)
 8005e84:	481e      	ldr	r0, [pc, #120]	; (8005f00 <Initialize+0x384>)
 8005e86:	f7fb f8b1 	bl	8000fec <BDCInit>
	BDCInit(&BDC4, &htim9, TIM_CHANNEL_2, SHIFTREG, &(SR.cast[1]), Bit0, Bit1);
 8005e8a:	2302      	movs	r3, #2
 8005e8c:	9302      	str	r3, [sp, #8]
 8005e8e:	2301      	movs	r3, #1
 8005e90:	9301      	str	r3, [sp, #4]
 8005e92:	4b18      	ldr	r3, [pc, #96]	; (8005ef4 <Initialize+0x378>)
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	2300      	movs	r3, #0
 8005e98:	2204      	movs	r2, #4
 8005e9a:	4915      	ldr	r1, [pc, #84]	; (8005ef0 <Initialize+0x374>)
 8005e9c:	4819      	ldr	r0, [pc, #100]	; (8005f04 <Initialize+0x388>)
 8005e9e:	f7fb f8a5 	bl	8000fec <BDCInit>
	BDCInit(&BDC5, &htim5, TIM_CHANNEL_4, SHIFTREG, &(SR.cast[0]), Bit6, Bit7);
 8005ea2:	2380      	movs	r3, #128	; 0x80
 8005ea4:	e030      	b.n	8005f08 <Initialize+0x38c>
 8005ea6:	bf00      	nop
 8005ea8:	40020800 	.word	0x40020800
 8005eac:	40020400 	.word	0x40020400
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	40020c00 	.word	0x40020c00
 8005eb8:	40020000 	.word	0x40020000
 8005ebc:	200090c0 	.word	0x200090c0
 8005ec0:	00061a80 	.word	0x00061a80
 8005ec4:	20009900 	.word	0x20009900
 8005ec8:	20007160 	.word	0x20007160
 8005ecc:	20006c10 	.word	0x20006c10
 8005ed0:	200071b4 	.word	0x200071b4
 8005ed4:	2000619c 	.word	0x2000619c
 8005ed8:	20006794 	.word	0x20006794
 8005edc:	20006714 	.word	0x20006714
 8005ee0:	20006448 	.word	0x20006448
 8005ee4:	200098d8 	.word	0x200098d8
 8005ee8:	20006404 	.word	0x20006404
 8005eec:	200063c4 	.word	0x200063c4
 8005ef0:	20006690 	.word	0x20006690
 8005ef4:	200090dc 	.word	0x200090dc
 8005ef8:	20009e84 	.word	0x20009e84
 8005efc:	20007624 	.word	0x20007624
 8005f00:	20007214 	.word	0x20007214
 8005f04:	20009194 	.word	0x20009194
 8005f08:	9302      	str	r3, [sp, #8]
 8005f0a:	2340      	movs	r3, #64	; 0x40
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	4b25      	ldr	r3, [pc, #148]	; (8005fa4 <Initialize+0x428>)
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	2300      	movs	r3, #0
 8005f14:	220c      	movs	r2, #12
 8005f16:	4924      	ldr	r1, [pc, #144]	; (8005fa8 <Initialize+0x42c>)
 8005f18:	4824      	ldr	r0, [pc, #144]	; (8005fac <Initialize+0x430>)
 8005f1a:	f7fb f867 	bl	8000fec <BDCInit>
	BDCInit(&BDC6, &htim5, TIM_CHANNEL_3, SHIFTREG, &(SR.cast[0]), Bit4, Bit5);
 8005f1e:	2320      	movs	r3, #32
 8005f20:	9302      	str	r3, [sp, #8]
 8005f22:	2310      	movs	r3, #16
 8005f24:	9301      	str	r3, [sp, #4]
 8005f26:	4b1f      	ldr	r3, [pc, #124]	; (8005fa4 <Initialize+0x428>)
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	2208      	movs	r2, #8
 8005f2e:	491e      	ldr	r1, [pc, #120]	; (8005fa8 <Initialize+0x42c>)
 8005f30:	481f      	ldr	r0, [pc, #124]	; (8005fb0 <Initialize+0x434>)
 8005f32:	f7fb f85b 	bl	8000fec <BDCInit>
	BDCInit(&BDC7, &htim5, TIM_CHANNEL_2, SHIFTREG, &(SR.cast[0]), Bit2, Bit3);
 8005f36:	2308      	movs	r3, #8
 8005f38:	9302      	str	r3, [sp, #8]
 8005f3a:	2304      	movs	r3, #4
 8005f3c:	9301      	str	r3, [sp, #4]
 8005f3e:	4b19      	ldr	r3, [pc, #100]	; (8005fa4 <Initialize+0x428>)
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	2300      	movs	r3, #0
 8005f44:	2204      	movs	r2, #4
 8005f46:	4918      	ldr	r1, [pc, #96]	; (8005fa8 <Initialize+0x42c>)
 8005f48:	481a      	ldr	r0, [pc, #104]	; (8005fb4 <Initialize+0x438>)
 8005f4a:	f7fb f84f 	bl	8000fec <BDCInit>
	BDCInit(&BDC8, &htim5, TIM_CHANNEL_1, SHIFTREG, &(SR.cast[0]), Bit0, Bit1);
 8005f4e:	2302      	movs	r3, #2
 8005f50:	9302      	str	r3, [sp, #8]
 8005f52:	2301      	movs	r3, #1
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	4b13      	ldr	r3, [pc, #76]	; (8005fa4 <Initialize+0x428>)
 8005f58:	9300      	str	r3, [sp, #0]
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	4912      	ldr	r1, [pc, #72]	; (8005fa8 <Initialize+0x42c>)
 8005f60:	4815      	ldr	r0, [pc, #84]	; (8005fb8 <Initialize+0x43c>)
 8005f62:	f7fb f843 	bl	8000fec <BDCInit>
	//Laser
//	ADC_DMAxInit(&adc,&hadc2,&hdma_adc1,2);
//	ADC_Channel_Config(&adc,ADC_CHANNEL_10,IP16_Analog1_PIN);
//	ADC_Channel_Config(&adc,ADC_CHANNEL_11,IP17_Analog2_PIN);

	VESCInit(31920, 7, 0.0037, VESC1, &vesc1);
 8005f66:	4915      	ldr	r1, [pc, #84]	; (8005fbc <Initialize+0x440>)
 8005f68:	206f      	movs	r0, #111	; 0x6f
 8005f6a:	ed9f 1a15 	vldr	s2, [pc, #84]	; 8005fc0 <Initialize+0x444>
 8005f6e:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8005f72:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8005fc4 <Initialize+0x448>
 8005f76:	f003 fd37 	bl	80099e8 <VESCInit>

	SPIx_DMA_TX_Init(&hspi1, &hdma_spi1_tx, SPI1_NSS_PIN, SPI_MODE_MASTER);
 8005f7a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	2310      	movs	r3, #16
 8005f82:	4a11      	ldr	r2, [pc, #68]	; (8005fc8 <Initialize+0x44c>)
 8005f84:	4911      	ldr	r1, [pc, #68]	; (8005fcc <Initialize+0x450>)
 8005f86:	4812      	ldr	r0, [pc, #72]	; (8005fd0 <Initialize+0x454>)
 8005f88:	f7ff fd7c 	bl	8005a84 <SPIx_DMA_TX_Init>
	GPIOPinsInit (SPI1_MISO_PIN, GPIO_MODE_OUTPUT_PP,GPIO_SPEED_FREQ_HIGH, GPIO_PULLUP);
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	2302      	movs	r3, #2
 8005f92:	2201      	movs	r2, #1
 8005f94:	2140      	movs	r1, #64	; 0x40
 8005f96:	480c      	ldr	r0, [pc, #48]	; (8005fc8 <Initialize+0x44c>)
 8005f98:	f7fb f8b2 	bl	8001100 <GPIOPinsInit>
}
 8005f9c:	bf00      	nop
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	200090d8 	.word	0x200090d8
 8005fa8:	200063c4 	.word	0x200063c4
 8005fac:	20009d00 	.word	0x20009d00
 8005fb0:	20009214 	.word	0x20009214
 8005fb4:	20009238 	.word	0x20009238
 8005fb8:	200072c0 	.word	0x200072c0
 8005fbc:	200070ec 	.word	0x200070ec
 8005fc0:	3b727bb3 	.word	0x3b727bb3
 8005fc4:	46f96000 	.word	0x46f96000
 8005fc8:	40020000 	.word	0x40020000
 8005fcc:	20009c30 	.word	0x20009c30
 8005fd0:	2000960c 	.word	0x2000960c

08005fd4 <CAN1_RX0_IRQHandler>:



void CAN1_RX0_IRQHandler()
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan1);
 8005fd8:	4802      	ldr	r0, [pc, #8]	; (8005fe4 <CAN1_RX0_IRQHandler+0x10>)
 8005fda:	f004 fa6b 	bl	800a4b4 <HAL_CAN_IRQHandler>

}
 8005fde:	bf00      	nop
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	200098d8 	.word	0x200098d8

08005fe8 <CAN2_RX1_IRQHandler>:

void CAN2_RX1_IRQHandler()
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	af00      	add	r7, sp, #0

	HAL_CAN_IRQHandler(&hcan2);
 8005fec:	4802      	ldr	r0, [pc, #8]	; (8005ff8 <CAN2_RX1_IRQHandler+0x10>)
 8005fee:	f004 fa61 	bl	800a4b4 <HAL_CAN_IRQHandler>

}
 8005ff2:	bf00      	nop
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	20008de0 	.word	0x20008de0

08005ffc <CAN_PROCESS>:


void CAN_PROCESS(PACKET_t packet_src){
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	4603      	mov	r3, r0
 8006004:	71fb      	strb	r3, [r7, #7]


	switch(packet_src){
 8006006:	79fb      	ldrb	r3, [r7, #7]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d004      	beq.n	8006016 <CAN_PROCESS+0x1a>
 800600c:	2b01      	cmp	r3, #1
 800600e:	d12f      	bne.n	8006070 <CAN_PROCESS+0x74>

	case VESC_PACKET:
		decode_VESC();
 8006010:	f003 fb94 	bl	800973c <decode_VESC>
		break;
 8006014:	e02c      	b.n	8006070 <CAN_PROCESS+0x74>

	case RNS_PACKET:

		if(insData_receive[0] == 1){
 8006016:	4b18      	ldr	r3, [pc, #96]	; (8006078 <CAN_PROCESS+0x7c>)
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	2b01      	cmp	r3, #1
 800601c:	d107      	bne.n	800602e <CAN_PROCESS+0x32>
			rns.RNS_data.common_instruction = insData_receive[1];
 800601e:	4b16      	ldr	r3, [pc, #88]	; (8006078 <CAN_PROCESS+0x7c>)
 8006020:	785a      	ldrb	r2, [r3, #1]
 8006022:	4b16      	ldr	r3, [pc, #88]	; (800607c <CAN_PROCESS+0x80>)
 8006024:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			insData_receive[0]=2;
 8006028:	4b13      	ldr	r3, [pc, #76]	; (8006078 <CAN_PROCESS+0x7c>)
 800602a:	2202      	movs	r2, #2
 800602c:	701a      	strb	r2, [r3, #0]
		}
		if(insData_receive[0] == 17){
 800602e:	4b12      	ldr	r3, [pc, #72]	; (8006078 <CAN_PROCESS+0x7c>)
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	2b11      	cmp	r3, #17
 8006034:	d11b      	bne.n	800606e <CAN_PROCESS+0x72>
			if(buf2_flag == 1){
 8006036:	4b12      	ldr	r3, [pc, #72]	; (8006080 <CAN_PROCESS+0x84>)
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d117      	bne.n	800606e <CAN_PROCESS+0x72>
				rns.RNS_data.common_instruction = insData_receive[1];
 800603e:	4b0e      	ldr	r3, [pc, #56]	; (8006078 <CAN_PROCESS+0x7c>)
 8006040:	785a      	ldrb	r2, [r3, #1]
 8006042:	4b0e      	ldr	r3, [pc, #56]	; (800607c <CAN_PROCESS+0x80>)
 8006044:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				rns.RNS_data.common_buffer[0].data = buf1_receive[0].data;
 8006048:	4b0e      	ldr	r3, [pc, #56]	; (8006084 <CAN_PROCESS+0x88>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a0b      	ldr	r2, [pc, #44]	; (800607c <CAN_PROCESS+0x80>)
 800604e:	6553      	str	r3, [r2, #84]	; 0x54
				rns.RNS_data.common_buffer[1].data = buf1_receive[1].data;
 8006050:	4b0c      	ldr	r3, [pc, #48]	; (8006084 <CAN_PROCESS+0x88>)
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	4a09      	ldr	r2, [pc, #36]	; (800607c <CAN_PROCESS+0x80>)
 8006056:	6593      	str	r3, [r2, #88]	; 0x58
				rns.RNS_data.common_buffer[2].data = buf2_receive[0].data;
 8006058:	4b0b      	ldr	r3, [pc, #44]	; (8006088 <CAN_PROCESS+0x8c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a07      	ldr	r2, [pc, #28]	; (800607c <CAN_PROCESS+0x80>)
 800605e:	65d3      	str	r3, [r2, #92]	; 0x5c
				rns.RNS_data.common_buffer[3].data = buf2_receive[1].data;
 8006060:	4b09      	ldr	r3, [pc, #36]	; (8006088 <CAN_PROCESS+0x8c>)
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	4a05      	ldr	r2, [pc, #20]	; (800607c <CAN_PROCESS+0x80>)
 8006066:	6613      	str	r3, [r2, #96]	; 0x60
				insData_receive[0]=3;
 8006068:	4b03      	ldr	r3, [pc, #12]	; (8006078 <CAN_PROCESS+0x7c>)
 800606a:	2203      	movs	r2, #3
 800606c:	701a      	strb	r2, [r3, #0]
			}
		}

		break;
 800606e:	bf00      	nop

	}

}
 8006070:	bf00      	nop
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	20007028 	.word	0x20007028
 800607c:	20008cec 	.word	0x20008cec
 8006080:	20000494 	.word	0x20000494
 8006084:	200095fc 	.word	0x200095fc
 8006088:	20009754 	.word	0x20009754

0800608c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)

{
 800608c:	b5b0      	push	{r4, r5, r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
	uint8_t aData[8];
	PACKET_t source;

	if(hcan == &hcan1){
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a88      	ldr	r2, [pc, #544]	; (80062b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	f040 809f 	bne.w	80061dc <HAL_CAN_RxFifo0MsgPendingCallback+0x150>
		led2 = !led2;
 800609e:	4b87      	ldr	r3, [pc, #540]	; (80062bc <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 80060a0:	785b      	ldrb	r3, [r3, #1]
 80060a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	4a84      	ldr	r2, [pc, #528]	; (80062bc <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	bf0c      	ite	eq
 80060ae:	2301      	moveq	r3, #1
 80060b0:	2300      	movne	r3, #0
 80060b2:	b2d9      	uxtb	r1, r3
 80060b4:	7853      	ldrb	r3, [r2, #1]
 80060b6:	f361 1386 	bfi	r3, r1, #6, #1
 80060ba:	7053      	strb	r3, [r2, #1]
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0 , &CAN1RxMessage, aData);
 80060bc:	f107 030c 	add.w	r3, r7, #12
 80060c0:	4a7f      	ldr	r2, [pc, #508]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 80060c2:	2100      	movs	r1, #0
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f004 f8bd 	bl	800a244 <HAL_CAN_GetRxMessage>
		//	sprintf(data,"%d %d %d %d %d %d %d %d \r\n",aData[0],aData[1],aData[2],aData[3],aData[4],aData[5],aData[6],aData[7]);

		if(CAN1RxMessage.IDE == CAN_ID_EXT)
 80060ca:	4b7d      	ldr	r3, [pc, #500]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d117      	bne.n	8006102 <HAL_CAN_RxFifo0MsgPendingCallback+0x76>
		{
			vescmsg.Rxmsg = CAN1RxMessage;
 80060d2:	4a7c      	ldr	r2, [pc, #496]	; (80062c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 80060d4:	4b7a      	ldr	r3, [pc, #488]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 80060d6:	4614      	mov	r4, r2
 80060d8:	461d      	mov	r5, r3
 80060da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80060e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			memcpy(vescmsg.Data, aData,8);
 80060e6:	4b77      	ldr	r3, [pc, #476]	; (80062c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 80060e8:	331c      	adds	r3, #28
 80060ea:	f107 020c 	add.w	r2, r7, #12
 80060ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80060f2:	e883 0003 	stmia.w	r3, {r0, r1}
			set_rx_frames(&vescmsg);
 80060f6:	4873      	ldr	r0, [pc, #460]	; (80062c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 80060f8:	f003 fc40 	bl	800997c <set_rx_frames>
			source = VESC_PACKET;
 80060fc:	2301      	movs	r3, #1
 80060fe:	75fb      	strb	r3, [r7, #23]
 8006100:	e063      	b.n	80061ca <HAL_CAN_RxFifo0MsgPendingCallback+0x13e>
		}else{
			source = RNS_PACKET;
 8006102:	2300      	movs	r3, #0
 8006104:	75fb      	strb	r3, [r7, #23]
			switch(CAN1RxMessage.StdId){
 8006106:	4b6e      	ldr	r3, [pc, #440]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b1c      	cmp	r3, #28
 800610c:	d81a      	bhi.n	8006144 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>
 800610e:	2b14      	cmp	r3, #20
 8006110:	d35a      	bcc.n	80061c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>
 8006112:	3b14      	subs	r3, #20
 8006114:	2b08      	cmp	r3, #8
 8006116:	d857      	bhi.n	80061c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>
 8006118:	a201      	add	r2, pc, #4	; (adr r2, 8006120 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 800611a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611e:	bf00      	nop
 8006120:	0800614d 	.word	0x0800614d
 8006124:	08006165 	.word	0x08006165
 8006128:	08006177 	.word	0x08006177
 800612c:	080061c9 	.word	0x080061c9
 8006130:	080061c9 	.word	0x080061c9
 8006134:	080061c9 	.word	0x080061c9
 8006138:	080061c9 	.word	0x080061c9
 800613c:	080061c9 	.word	0x080061c9
 8006140:	080061c9 	.word	0x080061c9
 8006144:	f5b3 6fea 	cmp.w	r3, #1872	; 0x750
 8006148:	d021      	beq.n	800618e <HAL_CAN_RxFifo0MsgPendingCallback+0x102>
					faul_counter = 0;
				}else{
					faul_counter ++;
				}
			default:
				break;
 800614a:	e03d      	b.n	80061c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>
				memcpy(&insData_receive, &aData, CAN1RxMessage.DLC);
 800614c:	4b5c      	ldr	r3, [pc, #368]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 800614e:	691a      	ldr	r2, [r3, #16]
 8006150:	f107 030c 	add.w	r3, r7, #12
 8006154:	4619      	mov	r1, r3
 8006156:	485c      	ldr	r0, [pc, #368]	; (80062c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x23c>)
 8006158:	f00e fb62 	bl	8014820 <memcpy>
				buf2_flag = 0;
 800615c:	4b5b      	ldr	r3, [pc, #364]	; (80062cc <HAL_CAN_RxFifo0MsgPendingCallback+0x240>)
 800615e:	2200      	movs	r2, #0
 8006160:	701a      	strb	r2, [r3, #0]
				break;
 8006162:	e032      	b.n	80061ca <HAL_CAN_RxFifo0MsgPendingCallback+0x13e>
				memcpy(&buf1_receive, &aData, CAN1RxMessage.DLC);
 8006164:	4b56      	ldr	r3, [pc, #344]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8006166:	691a      	ldr	r2, [r3, #16]
 8006168:	f107 030c 	add.w	r3, r7, #12
 800616c:	4619      	mov	r1, r3
 800616e:	4858      	ldr	r0, [pc, #352]	; (80062d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x244>)
 8006170:	f00e fb56 	bl	8014820 <memcpy>
				break;
 8006174:	e029      	b.n	80061ca <HAL_CAN_RxFifo0MsgPendingCallback+0x13e>
				memcpy(&buf2_receive, &aData, CAN1RxMessage.DLC);
 8006176:	4b52      	ldr	r3, [pc, #328]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8006178:	691a      	ldr	r2, [r3, #16]
 800617a:	f107 030c 	add.w	r3, r7, #12
 800617e:	4619      	mov	r1, r3
 8006180:	4854      	ldr	r0, [pc, #336]	; (80062d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x248>)
 8006182:	f00e fb4d 	bl	8014820 <memcpy>
				buf2_flag = 1;
 8006186:	4b51      	ldr	r3, [pc, #324]	; (80062cc <HAL_CAN_RxFifo0MsgPendingCallback+0x240>)
 8006188:	2201      	movs	r2, #1
 800618a:	701a      	strb	r2, [r3, #0]
				break;
 800618c:	e01d      	b.n	80061ca <HAL_CAN_RxFifo0MsgPendingCallback+0x13e>
				if(faul_counter >= 2000){
 800618e:	4b52      	ldr	r3, [pc, #328]	; (80062d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006196:	d312      	bcc.n	80061be <HAL_CAN_RxFifo0MsgPendingCallback+0x132>
					led2 = !led2;
 8006198:	4b48      	ldr	r3, [pc, #288]	; (80062bc <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 800619a:	785b      	ldrb	r3, [r3, #1]
 800619c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	4a46      	ldr	r2, [pc, #280]	; (80062bc <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	bf0c      	ite	eq
 80061a8:	2301      	moveq	r3, #1
 80061aa:	2300      	movne	r3, #0
 80061ac:	b2d9      	uxtb	r1, r3
 80061ae:	7853      	ldrb	r3, [r2, #1]
 80061b0:	f361 1386 	bfi	r3, r1, #6, #1
 80061b4:	7053      	strb	r3, [r2, #1]
					faul_counter = 0;
 80061b6:	4b48      	ldr	r3, [pc, #288]	; (80062d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]
				break;
 80061bc:	e004      	b.n	80061c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>
					faul_counter ++;
 80061be:	4b46      	ldr	r3, [pc, #280]	; (80062d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3301      	adds	r3, #1
 80061c4:	4a44      	ldr	r2, [pc, #272]	; (80062d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 80061c6:	6013      	str	r3, [r2, #0]
				break;
 80061c8:	bf00      	nop
			}
		}
		CAN_PROCESS(source);
 80061ca:	7dfb      	ldrb	r3, [r7, #23]
 80061cc:	4618      	mov	r0, r3
 80061ce:	f7ff ff15 	bl	8005ffc <CAN_PROCESS>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80061d2:	2102      	movs	r1, #2
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f004 f947 	bl	800a468 <HAL_CAN_ActivateNotification>
			}
		}
		CAN_PROCESS(source);
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
	}
}
 80061da:	e069      	b.n	80062b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0 , &CAN2RxMessage, aData);
 80061dc:	f107 030c 	add.w	r3, r7, #12
 80061e0:	4a3e      	ldr	r2, [pc, #248]	; (80062dc <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 80061e2:	2100      	movs	r1, #0
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f004 f82d 	bl	800a244 <HAL_CAN_GetRxMessage>
		if(CAN2RxMessage.IDE == CAN_ID_EXT)
 80061ea:	4b3c      	ldr	r3, [pc, #240]	; (80062dc <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d117      	bne.n	8006222 <HAL_CAN_RxFifo0MsgPendingCallback+0x196>
			vescmsg.Rxmsg = CAN2RxMessage;
 80061f2:	4a34      	ldr	r2, [pc, #208]	; (80062c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 80061f4:	4b39      	ldr	r3, [pc, #228]	; (80062dc <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 80061f6:	4614      	mov	r4, r2
 80061f8:	461d      	mov	r5, r3
 80061fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006202:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			memcpy(vescmsg.Data, aData,8);
 8006206:	4b2f      	ldr	r3, [pc, #188]	; (80062c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8006208:	331c      	adds	r3, #28
 800620a:	f107 020c 	add.w	r2, r7, #12
 800620e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006212:	e883 0003 	stmia.w	r3, {r0, r1}
			set_rx_frames(&vescmsg);
 8006216:	482b      	ldr	r0, [pc, #172]	; (80062c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8006218:	f003 fbb0 	bl	800997c <set_rx_frames>
			source = VESC_PACKET;
 800621c:	2301      	movs	r3, #1
 800621e:	75fb      	strb	r3, [r7, #23]
 8006220:	e03e      	b.n	80062a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>
			source = RNS_PACKET;
 8006222:	2300      	movs	r3, #0
 8006224:	75fb      	strb	r3, [r7, #23]
			switch(CAN1RxMessage.StdId){
 8006226:	4b26      	ldr	r3, [pc, #152]	; (80062c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x234>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3b14      	subs	r3, #20
 800622c:	2b08      	cmp	r3, #8
 800622e:	d836      	bhi.n	800629e <HAL_CAN_RxFifo0MsgPendingCallback+0x212>
 8006230:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8006232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006236:	bf00      	nop
 8006238:	0800625d 	.word	0x0800625d
 800623c:	08006275 	.word	0x08006275
 8006240:	08006287 	.word	0x08006287
 8006244:	0800629f 	.word	0x0800629f
 8006248:	0800629f 	.word	0x0800629f
 800624c:	0800629f 	.word	0x0800629f
 8006250:	0800629f 	.word	0x0800629f
 8006254:	0800629f 	.word	0x0800629f
 8006258:	0800629f 	.word	0x0800629f
				memcpy(&insData_receive, &aData, CAN2RxMessage.DLC);
 800625c:	4b1f      	ldr	r3, [pc, #124]	; (80062dc <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 800625e:	691a      	ldr	r2, [r3, #16]
 8006260:	f107 030c 	add.w	r3, r7, #12
 8006264:	4619      	mov	r1, r3
 8006266:	4818      	ldr	r0, [pc, #96]	; (80062c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x23c>)
 8006268:	f00e fada 	bl	8014820 <memcpy>
				buf2_flag = 0;
 800626c:	4b17      	ldr	r3, [pc, #92]	; (80062cc <HAL_CAN_RxFifo0MsgPendingCallback+0x240>)
 800626e:	2200      	movs	r2, #0
 8006270:	701a      	strb	r2, [r3, #0]
				break;
 8006272:	e015      	b.n	80062a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>
				memcpy(&buf1_receive, &aData, CAN2RxMessage.DLC);
 8006274:	4b19      	ldr	r3, [pc, #100]	; (80062dc <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 8006276:	691a      	ldr	r2, [r3, #16]
 8006278:	f107 030c 	add.w	r3, r7, #12
 800627c:	4619      	mov	r1, r3
 800627e:	4814      	ldr	r0, [pc, #80]	; (80062d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x244>)
 8006280:	f00e face 	bl	8014820 <memcpy>
				break;
 8006284:	e00c      	b.n	80062a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>
				memcpy(&buf2_receive, &aData, CAN2RxMessage.DLC);
 8006286:	4b15      	ldr	r3, [pc, #84]	; (80062dc <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 8006288:	691a      	ldr	r2, [r3, #16]
 800628a:	f107 030c 	add.w	r3, r7, #12
 800628e:	4619      	mov	r1, r3
 8006290:	4810      	ldr	r0, [pc, #64]	; (80062d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x248>)
 8006292:	f00e fac5 	bl	8014820 <memcpy>
				buf2_flag = 1;
 8006296:	4b0d      	ldr	r3, [pc, #52]	; (80062cc <HAL_CAN_RxFifo0MsgPendingCallback+0x240>)
 8006298:	2201      	movs	r2, #1
 800629a:	701a      	strb	r2, [r3, #0]
				break;
 800629c:	e000      	b.n	80062a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>
				break;
 800629e:	bf00      	nop
		CAN_PROCESS(source);
 80062a0:	7dfb      	ldrb	r3, [r7, #23]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff feaa 	bl	8005ffc <CAN_PROCESS>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 80062a8:	2110      	movs	r1, #16
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f004 f8dc 	bl	800a468 <HAL_CAN_ActivateNotification>
}
 80062b0:	bf00      	nop
 80062b2:	3718      	adds	r7, #24
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bdb0      	pop	{r4, r5, r7, pc}
 80062b8:	200098d8 	.word	0x200098d8
 80062bc:	40020814 	.word	0x40020814
 80062c0:	20009e40 	.word	0x20009e40
 80062c4:	200091e4 	.word	0x200091e4
 80062c8:	20007028 	.word	0x20007028
 80062cc:	20000494 	.word	0x20000494
 80062d0:	200095fc 	.word	0x200095fc
 80062d4:	20009754 	.word	0x20009754
 80062d8:	200092b0 	.word	0x200092b0
 80062dc:	200070a8 	.word	0x200070a8

080062e0 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)

{
 80062e0:	b5b0      	push	{r4, r5, r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
	uint8_t aData[8];
	PACKET_t source;

	if(hcan == &hcan1){
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a6d      	ldr	r2, [pc, #436]	; (80064a0 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c0>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d16a      	bne.n	80063c6 <HAL_CAN_RxFifo1MsgPendingCallback+0xe6>

		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1 , &CAN1RxMessage, aData);
 80062f0:	f107 030c 	add.w	r3, r7, #12
 80062f4:	4a6b      	ldr	r2, [pc, #428]	; (80064a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c4>)
 80062f6:	2101      	movs	r1, #1
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f003 ffa3 	bl	800a244 <HAL_CAN_GetRxMessage>
		//sprintf(data,"%d %d %d %d %d %d %d %d \r\n",aData[0],aData[1],aData[2],aData[3],aData[4],aData[5],aData[6],aData[7]);
		if(CAN1RxMessage.IDE == CAN_ID_EXT)
 80062fe:	4b69      	ldr	r3, [pc, #420]	; (80064a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c4>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	2b04      	cmp	r3, #4
 8006304:	d117      	bne.n	8006336 <HAL_CAN_RxFifo1MsgPendingCallback+0x56>
		{
			vescmsg.Rxmsg = CAN1RxMessage;
 8006306:	4a68      	ldr	r2, [pc, #416]	; (80064a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>)
 8006308:	4b66      	ldr	r3, [pc, #408]	; (80064a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c4>)
 800630a:	4614      	mov	r4, r2
 800630c:	461d      	mov	r5, r3
 800630e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006310:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006312:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006316:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			memcpy(vescmsg.Data, aData,8);
 800631a:	4b63      	ldr	r3, [pc, #396]	; (80064a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>)
 800631c:	331c      	adds	r3, #28
 800631e:	f107 020c 	add.w	r2, r7, #12
 8006322:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006326:	e883 0003 	stmia.w	r3, {r0, r1}
			set_rx_frames(&vescmsg);
 800632a:	485f      	ldr	r0, [pc, #380]	; (80064a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>)
 800632c:	f003 fb26 	bl	800997c <set_rx_frames>
			source = VESC_PACKET;
 8006330:	2301      	movs	r3, #1
 8006332:	75fb      	strb	r3, [r7, #23]
 8006334:	e03e      	b.n	80063b4 <HAL_CAN_RxFifo1MsgPendingCallback+0xd4>

		}else{
			source = RNS_PACKET;
 8006336:	2300      	movs	r3, #0
 8006338:	75fb      	strb	r3, [r7, #23]
			switch(CAN2RxMessage.StdId){
 800633a:	4b5c      	ldr	r3, [pc, #368]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3b14      	subs	r3, #20
 8006340:	2b08      	cmp	r3, #8
 8006342:	d836      	bhi.n	80063b2 <HAL_CAN_RxFifo1MsgPendingCallback+0xd2>
 8006344:	a201      	add	r2, pc, #4	; (adr r2, 800634c <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
 8006346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634a:	bf00      	nop
 800634c:	08006371 	.word	0x08006371
 8006350:	08006389 	.word	0x08006389
 8006354:	0800639b 	.word	0x0800639b
 8006358:	080063b3 	.word	0x080063b3
 800635c:	080063b3 	.word	0x080063b3
 8006360:	080063b3 	.word	0x080063b3
 8006364:	080063b3 	.word	0x080063b3
 8006368:	080063b3 	.word	0x080063b3
 800636c:	080063b3 	.word	0x080063b3
			case RNS_TO_mainboard:
				memcpy(&insData_receive, &aData, CAN1RxMessage.DLC);
 8006370:	4b4c      	ldr	r3, [pc, #304]	; (80064a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c4>)
 8006372:	691a      	ldr	r2, [r3, #16]
 8006374:	f107 030c 	add.w	r3, r7, #12
 8006378:	4619      	mov	r1, r3
 800637a:	484d      	ldr	r0, [pc, #308]	; (80064b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d0>)
 800637c:	f00e fa50 	bl	8014820 <memcpy>
				buf2_flag = 0;
 8006380:	4b4c      	ldr	r3, [pc, #304]	; (80064b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d4>)
 8006382:	2200      	movs	r2, #0
 8006384:	701a      	strb	r2, [r3, #0]

				break;
 8006386:	e015      	b.n	80063b4 <HAL_CAN_RxFifo1MsgPendingCallback+0xd4>
			case RNS_TO_mainboard_buf1:
				memcpy(&buf1_receive, &aData, CAN1RxMessage.DLC);
 8006388:	4b46      	ldr	r3, [pc, #280]	; (80064a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c4>)
 800638a:	691a      	ldr	r2, [r3, #16]
 800638c:	f107 030c 	add.w	r3, r7, #12
 8006390:	4619      	mov	r1, r3
 8006392:	4849      	ldr	r0, [pc, #292]	; (80064b8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d8>)
 8006394:	f00e fa44 	bl	8014820 <memcpy>

				break;
 8006398:	e00c      	b.n	80063b4 <HAL_CAN_RxFifo1MsgPendingCallback+0xd4>
			case RNS_TO_mainboard_buf2:
				memcpy(&buf2_receive, &aData, CAN1RxMessage.DLC);
 800639a:	4b42      	ldr	r3, [pc, #264]	; (80064a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c4>)
 800639c:	691a      	ldr	r2, [r3, #16]
 800639e:	f107 030c 	add.w	r3, r7, #12
 80063a2:	4619      	mov	r1, r3
 80063a4:	4845      	ldr	r0, [pc, #276]	; (80064bc <HAL_CAN_RxFifo1MsgPendingCallback+0x1dc>)
 80063a6:	f00e fa3b 	bl	8014820 <memcpy>
				buf2_flag = 1;
 80063aa:	4b42      	ldr	r3, [pc, #264]	; (80064b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d4>)
 80063ac:	2201      	movs	r2, #1
 80063ae:	701a      	strb	r2, [r3, #0]
				break;
 80063b0:	e000      	b.n	80063b4 <HAL_CAN_RxFifo1MsgPendingCallback+0xd4>
			case XY_feedback_state :
				break;
			default:
				break;
 80063b2:	bf00      	nop
			}
		}
		CAN_PROCESS(source);
 80063b4:	7dfb      	ldrb	r3, [r7, #23]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7ff fe20 	bl	8005ffc <CAN_PROCESS>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80063bc:	2102      	movs	r1, #2
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f004 f852 	bl	800a468 <HAL_CAN_ActivateNotification>
		}
		CAN_PROCESS(source);
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
	}

}
 80063c4:	e068      	b.n	8006498 <HAL_CAN_RxFifo1MsgPendingCallback+0x1b8>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1 , &CAN2RxMessage, aData);
 80063c6:	f107 030c 	add.w	r3, r7, #12
 80063ca:	4a38      	ldr	r2, [pc, #224]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 80063cc:	2101      	movs	r1, #1
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f003 ff38 	bl	800a244 <HAL_CAN_GetRxMessage>
		if(CAN2RxMessage.IDE == CAN_ID_EXT)
 80063d4:	4b35      	ldr	r3, [pc, #212]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	2b04      	cmp	r3, #4
 80063da:	d117      	bne.n	800640c <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>
			vescmsg.Rxmsg = CAN2RxMessage;
 80063dc:	4a32      	ldr	r2, [pc, #200]	; (80064a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>)
 80063de:	4b33      	ldr	r3, [pc, #204]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 80063e0:	4614      	mov	r4, r2
 80063e2:	461d      	mov	r5, r3
 80063e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80063ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			memcpy(vescmsg.Data, aData,8);
 80063f0:	4b2d      	ldr	r3, [pc, #180]	; (80064a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>)
 80063f2:	331c      	adds	r3, #28
 80063f4:	f107 020c 	add.w	r2, r7, #12
 80063f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80063fc:	e883 0003 	stmia.w	r3, {r0, r1}
			set_rx_frames(&vescmsg);
 8006400:	4829      	ldr	r0, [pc, #164]	; (80064a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>)
 8006402:	f003 fabb 	bl	800997c <set_rx_frames>
			source = VESC_PACKET;
 8006406:	2301      	movs	r3, #1
 8006408:	75fb      	strb	r3, [r7, #23]
 800640a:	e03d      	b.n	8006488 <HAL_CAN_RxFifo1MsgPendingCallback+0x1a8>
			source = RNS_PACKET;
 800640c:	2300      	movs	r3, #0
 800640e:	75fb      	strb	r3, [r7, #23]
			switch(CAN2RxMessage.StdId){
 8006410:	4b26      	ldr	r3, [pc, #152]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	3b14      	subs	r3, #20
 8006416:	2b08      	cmp	r3, #8
 8006418:	d835      	bhi.n	8006486 <HAL_CAN_RxFifo1MsgPendingCallback+0x1a6>
 800641a:	a201      	add	r2, pc, #4	; (adr r2, 8006420 <HAL_CAN_RxFifo1MsgPendingCallback+0x140>)
 800641c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006420:	08006445 	.word	0x08006445
 8006424:	0800645d 	.word	0x0800645d
 8006428:	0800646f 	.word	0x0800646f
 800642c:	08006487 	.word	0x08006487
 8006430:	08006487 	.word	0x08006487
 8006434:	08006487 	.word	0x08006487
 8006438:	08006487 	.word	0x08006487
 800643c:	08006487 	.word	0x08006487
 8006440:	08006487 	.word	0x08006487
				memcpy(&insData_receive, &aData, CAN2RxMessage.DLC);
 8006444:	4b19      	ldr	r3, [pc, #100]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	4619      	mov	r1, r3
 800644e:	4818      	ldr	r0, [pc, #96]	; (80064b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d0>)
 8006450:	f00e f9e6 	bl	8014820 <memcpy>
				buf2_flag = 0;
 8006454:	4b17      	ldr	r3, [pc, #92]	; (80064b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d4>)
 8006456:	2200      	movs	r2, #0
 8006458:	701a      	strb	r2, [r3, #0]
				break;
 800645a:	e015      	b.n	8006488 <HAL_CAN_RxFifo1MsgPendingCallback+0x1a8>
				memcpy(&buf1_receive, &aData, CAN2RxMessage.DLC);
 800645c:	4b13      	ldr	r3, [pc, #76]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 800645e:	691a      	ldr	r2, [r3, #16]
 8006460:	f107 030c 	add.w	r3, r7, #12
 8006464:	4619      	mov	r1, r3
 8006466:	4814      	ldr	r0, [pc, #80]	; (80064b8 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d8>)
 8006468:	f00e f9da 	bl	8014820 <memcpy>
				break;
 800646c:	e00c      	b.n	8006488 <HAL_CAN_RxFifo1MsgPendingCallback+0x1a8>
				memcpy(&buf2_receive, &aData, CAN2RxMessage.DLC);
 800646e:	4b0f      	ldr	r3, [pc, #60]	; (80064ac <HAL_CAN_RxFifo1MsgPendingCallback+0x1cc>)
 8006470:	691a      	ldr	r2, [r3, #16]
 8006472:	f107 030c 	add.w	r3, r7, #12
 8006476:	4619      	mov	r1, r3
 8006478:	4810      	ldr	r0, [pc, #64]	; (80064bc <HAL_CAN_RxFifo1MsgPendingCallback+0x1dc>)
 800647a:	f00e f9d1 	bl	8014820 <memcpy>
				buf2_flag = 1;
 800647e:	4b0d      	ldr	r3, [pc, #52]	; (80064b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x1d4>)
 8006480:	2201      	movs	r2, #1
 8006482:	701a      	strb	r2, [r3, #0]
				break;
 8006484:	e000      	b.n	8006488 <HAL_CAN_RxFifo1MsgPendingCallback+0x1a8>
				break;
 8006486:	bf00      	nop
		CAN_PROCESS(source);
 8006488:	7dfb      	ldrb	r3, [r7, #23]
 800648a:	4618      	mov	r0, r3
 800648c:	f7ff fdb6 	bl	8005ffc <CAN_PROCESS>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 8006490:	2110      	movs	r1, #16
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f003 ffe8 	bl	800a468 <HAL_CAN_ActivateNotification>
}
 8006498:	bf00      	nop
 800649a:	3718      	adds	r7, #24
 800649c:	46bd      	mov	sp, r7
 800649e:	bdb0      	pop	{r4, r5, r7, pc}
 80064a0:	200098d8 	.word	0x200098d8
 80064a4:	20009e40 	.word	0x20009e40
 80064a8:	200091e4 	.word	0x200091e4
 80064ac:	200070a8 	.word	0x200070a8
 80064b0:	20007028 	.word	0x20007028
 80064b4:	20000494 	.word	0x20000494
 80064b8:	200095fc 	.word	0x200095fc
 80064bc:	20009754 	.word	0x20009754

080064c0 <set>:
/*********************************************/

#include "common.h"
#include "math.h"

void set(void) {
 80064c0:	b580      	push	{r7, lr}
 80064c2:	af00      	add	r7, sp, #0

	Initialize();
 80064c4:	f7ff fb5a 	bl	8005b7c <Initialize>
	ROS_Navi_Init(&huart4, &huart5);
 80064c8:	4911      	ldr	r1, [pc, #68]	; (8006510 <set+0x50>)
 80064ca:	4812      	ldr	r0, [pc, #72]	; (8006514 <set+0x54>)
 80064cc:	f7ff f9c0 	bl	8005850 <ROS_Navi_Init>
//	ROS_Init(&huart4);
	//ROS_Read_Flash();
	PSxInitDMA(&ps4,&hi2c2);
 80064d0:	4911      	ldr	r1, [pc, #68]	; (8006518 <set+0x58>)
 80064d2:	4812      	ldr	r0, [pc, #72]	; (800651c <set+0x5c>)
 80064d4:	f7fe fad3 	bl	8004a7e <PSxInitDMA>
//	PSxInitUART(&ps4, &huart4);
	TIMxInit(&htim6, 20000, 84);
 80064d8:	2254      	movs	r2, #84	; 0x54
 80064da:	f644 6120 	movw	r1, #20000	; 0x4e20
 80064de:	4810      	ldr	r0, [pc, #64]	; (8006520 <set+0x60>)
 80064e0:	f7fc f97c 	bl	80027dc <TIMxInit>
	tuneRegister(2, &huart2);
 80064e4:	490f      	ldr	r1, [pc, #60]	; (8006524 <set+0x64>)
 80064e6:	2002      	movs	r0, #2
 80064e8:	f000 fd08 	bl	8006efc <tuneRegister>
	tuneRead();
 80064ec:	f001 f8ea 	bl	80076c4 <tuneRead>
	RNS_config(&hcan1);
 80064f0:	480d      	ldr	r0, [pc, #52]	; (8006528 <set+0x68>)
 80064f2:	f000 f81d 	bl	8006530 <RNS_config>
	MODNInit(MODN_FWD_OMNI, 5.0 , 1.5, 2.0, 0.1);
 80064f6:	eddf 1a0d 	vldr	s3, [pc, #52]	; 800652c <set+0x6c>
 80064fa:	eeb0 1a00 	vmov.f32	s2, #0	; 0x40000000  2.0
 80064fe:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
 8006502:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8006506:	2000      	movs	r0, #0
 8006508:	f7fd ffca 	bl	80044a0 <MODNInit>
}
 800650c:	bf00      	nop
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20006448 	.word	0x20006448
 8006514:	20006714 	.word	0x20006714
 8006518:	200071b4 	.word	0x200071b4
 800651c:	2000996c 	.word	0x2000996c
 8006520:	20006610 	.word	0x20006610
 8006524:	20006794 	.word	0x20006794
 8006528:	200098d8 	.word	0x200098d8
 800652c:	3dcccccd 	.word	0x3dcccccd

08006530 <RNS_config>:


void RNS_config(CAN_HandleTypeDef* hcanx) {
 8006530:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006534:	b088      	sub	sp, #32
 8006536:	af06      	add	r7, sp, #24
 8006538:	6078      	str	r0, [r7, #4]
	RNSInit(hcanx, &rns);
 800653a:	49b7      	ldr	r1, [pc, #732]	; (8006818 <RNS_config+0x2e8>)
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7fe fdb5 	bl	80050ac <RNSInit>
	//0b11100101
	//Encoder dcba(0-swap, 1-keep)  BDC dcba(0-keep, 1-swap) //0x00 0x00 0x
	RNSSet(&rns, RNS_DEVICE_CONFIG, (float) 0b00000001, (float) fwd_omni, (float) roboconPID);
 8006542:	f04f 0200 	mov.w	r2, #0
 8006546:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800654a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800654e:	f04f 0200 	mov.w	r2, #0
 8006552:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006556:	e9cd 2300 	strd	r2, r3, [sp]
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	4baf      	ldr	r3, [pc, #700]	; (800681c <RNS_config+0x2ec>)
 8006560:	2124      	movs	r1, #36	; 0x24
 8006562:	48ad      	ldr	r0, [pc, #692]	; (8006818 <RNS_config+0x2e8>)
 8006564:	f7fe ff20 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_X_Y_ENC_CONFIG, 0.05 / 4000.0 * 3.142, 2.0,
 8006568:	f04f 0200 	mov.w	r2, #0
 800656c:	4bab      	ldr	r3, [pc, #684]	; (800681c <RNS_config+0x2ec>)
 800656e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006572:	a391      	add	r3, pc, #580	; (adr r3, 80067b8 <RNS_config+0x288>)
 8006574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006578:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800657c:	f04f 0200 	mov.w	r2, #0
 8006580:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006584:	e9cd 2300 	strd	r2, r3, [sp]
 8006588:	a38b      	add	r3, pc, #556	; (adr r3, 80067b8 <RNS_config+0x288>)
 800658a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658e:	2149      	movs	r1, #73	; 0x49
 8006590:	48a1      	ldr	r0, [pc, #644]	; (8006818 <RNS_config+0x2e8>)
 8006592:	f7fe ff09 	bl	80053a8 <RNSSet>
			0.05 / 4000.0 * 3.142, 1.0); //1.0 for nonswap , 2.0 for swap
//	RNSSet(&rns, RNS_F_KCD_PTD, 2442.0/ 2442.0,//remember to put floating point 5175/5174 wrong
//			(float)(0.15 * 3.142 / 244.0));
//	RNSSet(&rns, RNS_B_KCD_PTD, 2440.0/ 2445.0,
//			0.15 * 3.142 / 244.0);
	RNSSet(&rns, RNS_F_KCD_PTD, 5700.0/ 5695.0,
 8006596:	a38a      	add	r3, pc, #552	; (adr r3, 80067c0 <RNS_config+0x290>)
 8006598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659c:	e9cd 2300 	strd	r2, r3, [sp]
 80065a0:	a389      	add	r3, pc, #548	; (adr r3, 80067c8 <RNS_config+0x298>)
 80065a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a6:	211f      	movs	r1, #31
 80065a8:	489b      	ldr	r0, [pc, #620]	; (8006818 <RNS_config+0x2e8>)
 80065aa:	f7fe fefd 	bl	80053a8 <RNSSet>
			0.125 * 3.142 / 570.0);
	RNSSet(&rns, RNS_B_KCD_PTD, 5665.0/ 5683.0,
 80065ae:	a388      	add	r3, pc, #544	; (adr r3, 80067d0 <RNS_config+0x2a0>)
 80065b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b4:	e9cd 2300 	strd	r2, r3, [sp]
 80065b8:	a387      	add	r3, pc, #540	; (adr r3, 80067d8 <RNS_config+0x2a8>)
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	2120      	movs	r1, #32
 80065c0:	4895      	ldr	r0, [pc, #596]	; (8006818 <RNS_config+0x2e8>)
 80065c2:	f7fe fef1 	bl	80053a8 <RNSSet>
			0.125 * 3.142 / 566.5);

	RNSSet(&rns, RNS_F_LEFT_VEL_SATEU, 1.0, 1.0 / 16.79, 19999.0);
 80065c6:	a386      	add	r3, pc, #536	; (adr r3, 80067e0 <RNS_config+0x2b0>)
 80065c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065d0:	a385      	add	r3, pc, #532	; (adr r3, 80067e8 <RNS_config+0x2b8>)
 80065d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d6:	e9cd 2300 	strd	r2, r3, [sp]
 80065da:	f04f 0200 	mov.w	r2, #0
 80065de:	4b8f      	ldr	r3, [pc, #572]	; (800681c <RNS_config+0x2ec>)
 80065e0:	212b      	movs	r1, #43	; 0x2b
 80065e2:	488d      	ldr	r0, [pc, #564]	; (8006818 <RNS_config+0x2e8>)
 80065e4:	f7fe fee0 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_F_RIGHT_VEL_SATEU, 1.0, 1.0 / 17.27 , 19999.0);
 80065e8:	a37d      	add	r3, pc, #500	; (adr r3, 80067e0 <RNS_config+0x2b0>)
 80065ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065f2:	a37f      	add	r3, pc, #508	; (adr r3, 80067f0 <RNS_config+0x2c0>)
 80065f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f8:	e9cd 2300 	strd	r2, r3, [sp]
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	4b86      	ldr	r3, [pc, #536]	; (800681c <RNS_config+0x2ec>)
 8006602:	212c      	movs	r1, #44	; 0x2c
 8006604:	4884      	ldr	r0, [pc, #528]	; (8006818 <RNS_config+0x2e8>)
 8006606:	f7fe fecf 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_B_LEFT_VEL_SATEU, 1.0, 1.0 / 17.37, 19999.0);
 800660a:	a375      	add	r3, pc, #468	; (adr r3, 80067e0 <RNS_config+0x2b0>)
 800660c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006610:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006614:	a378      	add	r3, pc, #480	; (adr r3, 80067f8 <RNS_config+0x2c8>)
 8006616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661a:	e9cd 2300 	strd	r2, r3, [sp]
 800661e:	f04f 0200 	mov.w	r2, #0
 8006622:	4b7e      	ldr	r3, [pc, #504]	; (800681c <RNS_config+0x2ec>)
 8006624:	212d      	movs	r1, #45	; 0x2d
 8006626:	487c      	ldr	r0, [pc, #496]	; (8006818 <RNS_config+0x2e8>)
 8006628:	f7fe febe 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_B_RIGHT_VEL_SATEU, 1.0, 1.0 / 17.58, 19999.0);
 800662c:	a36c      	add	r3, pc, #432	; (adr r3, 80067e0 <RNS_config+0x2b0>)
 800662e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006632:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006636:	a372      	add	r3, pc, #456	; (adr r3, 8006800 <RNS_config+0x2d0>)
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	e9cd 2300 	strd	r2, r3, [sp]
 8006640:	f04f 0200 	mov.w	r2, #0
 8006644:	4b75      	ldr	r3, [pc, #468]	; (800681c <RNS_config+0x2ec>)
 8006646:	212e      	movs	r1, #46	; 0x2e
 8006648:	4873      	ldr	r0, [pc, #460]	; (8006818 <RNS_config+0x2e8>)
 800664a:	f7fe fead 	bl	80053a8 <RNSSet>

	RNSSet(&rns, RNS_F_LEFT_VEL_PID,  AP, AI, AD);
 800664e:	4b74      	ldr	r3, [pc, #464]	; (8006820 <RNS_config+0x2f0>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4618      	mov	r0, r3
 8006654:	f7f9 ff78 	bl	8000548 <__aeabi_f2d>
 8006658:	4680      	mov	r8, r0
 800665a:	4689      	mov	r9, r1
 800665c:	4b71      	ldr	r3, [pc, #452]	; (8006824 <RNS_config+0x2f4>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4618      	mov	r0, r3
 8006662:	f7f9 ff71 	bl	8000548 <__aeabi_f2d>
 8006666:	4604      	mov	r4, r0
 8006668:	460d      	mov	r5, r1
 800666a:	4b6f      	ldr	r3, [pc, #444]	; (8006828 <RNS_config+0x2f8>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4618      	mov	r0, r3
 8006670:	f7f9 ff6a 	bl	8000548 <__aeabi_f2d>
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800667c:	e9cd 4500 	strd	r4, r5, [sp]
 8006680:	4642      	mov	r2, r8
 8006682:	464b      	mov	r3, r9
 8006684:	212f      	movs	r1, #47	; 0x2f
 8006686:	4864      	ldr	r0, [pc, #400]	; (8006818 <RNS_config+0x2e8>)
 8006688:	f7fe fe8e 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_F_RIGHT_VEL_PID, BP, BI, BD);
 800668c:	4b67      	ldr	r3, [pc, #412]	; (800682c <RNS_config+0x2fc>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4618      	mov	r0, r3
 8006692:	f7f9 ff59 	bl	8000548 <__aeabi_f2d>
 8006696:	4680      	mov	r8, r0
 8006698:	4689      	mov	r9, r1
 800669a:	4b65      	ldr	r3, [pc, #404]	; (8006830 <RNS_config+0x300>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4618      	mov	r0, r3
 80066a0:	f7f9 ff52 	bl	8000548 <__aeabi_f2d>
 80066a4:	4604      	mov	r4, r0
 80066a6:	460d      	mov	r5, r1
 80066a8:	4b62      	ldr	r3, [pc, #392]	; (8006834 <RNS_config+0x304>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7f9 ff4b 	bl	8000548 <__aeabi_f2d>
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066ba:	e9cd 4500 	strd	r4, r5, [sp]
 80066be:	4642      	mov	r2, r8
 80066c0:	464b      	mov	r3, r9
 80066c2:	2130      	movs	r1, #48	; 0x30
 80066c4:	4854      	ldr	r0, [pc, #336]	; (8006818 <RNS_config+0x2e8>)
 80066c6:	f7fe fe6f 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_B_LEFT_VEL_PID,  CP, CI, CD);
 80066ca:	4b5b      	ldr	r3, [pc, #364]	; (8006838 <RNS_config+0x308>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7f9 ff3a 	bl	8000548 <__aeabi_f2d>
 80066d4:	4680      	mov	r8, r0
 80066d6:	4689      	mov	r9, r1
 80066d8:	4b58      	ldr	r3, [pc, #352]	; (800683c <RNS_config+0x30c>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7f9 ff33 	bl	8000548 <__aeabi_f2d>
 80066e2:	4604      	mov	r4, r0
 80066e4:	460d      	mov	r5, r1
 80066e6:	4b56      	ldr	r3, [pc, #344]	; (8006840 <RNS_config+0x310>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7f9 ff2c 	bl	8000548 <__aeabi_f2d>
 80066f0:	4602      	mov	r2, r0
 80066f2:	460b      	mov	r3, r1
 80066f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066f8:	e9cd 4500 	strd	r4, r5, [sp]
 80066fc:	4642      	mov	r2, r8
 80066fe:	464b      	mov	r3, r9
 8006700:	2131      	movs	r1, #49	; 0x31
 8006702:	4845      	ldr	r0, [pc, #276]	; (8006818 <RNS_config+0x2e8>)
 8006704:	f7fe fe50 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_B_RIGHT_VEL_PID, DP, DI, DD);
 8006708:	4b4e      	ldr	r3, [pc, #312]	; (8006844 <RNS_config+0x314>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4618      	mov	r0, r3
 800670e:	f7f9 ff1b 	bl	8000548 <__aeabi_f2d>
 8006712:	4680      	mov	r8, r0
 8006714:	4689      	mov	r9, r1
 8006716:	4b4c      	ldr	r3, [pc, #304]	; (8006848 <RNS_config+0x318>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4618      	mov	r0, r3
 800671c:	f7f9 ff14 	bl	8000548 <__aeabi_f2d>
 8006720:	4604      	mov	r4, r0
 8006722:	460d      	mov	r5, r1
 8006724:	4b49      	ldr	r3, [pc, #292]	; (800684c <RNS_config+0x31c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4618      	mov	r0, r3
 800672a:	f7f9 ff0d 	bl	8000548 <__aeabi_f2d>
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006736:	e9cd 4500 	strd	r4, r5, [sp]
 800673a:	4642      	mov	r2, r8
 800673c:	464b      	mov	r3, r9
 800673e:	2132      	movs	r1, #50	; 0x32
 8006740:	4835      	ldr	r0, [pc, #212]	; (8006818 <RNS_config+0x2e8>)
 8006742:	f7fe fe31 	bl	80053a8 <RNSSet>
//	RNSSet(&rns, RNS_F_LEFT_VEL_PID,  1, 1.5, 0);
//	RNSSet(&rns, RNS_F_RIGHT_VEL_PID, 1, 1.5, 0);
//	RNSSet(&rns, RNS_B_LEFT_VEL_PID,  1, 1.5, 0);
//	RNSSet(&rns, RNS_B_RIGHT_VEL_PID, 1, 1.5, 0);

	RNSSet(&rns, RNS_F_LEFT_VEL_FUZZY_PID_BASE, 0.2, 0.2, 0.2);
 8006746:	a330      	add	r3, pc, #192	; (adr r3, 8006808 <RNS_config+0x2d8>)
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006750:	a32d      	add	r3, pc, #180	; (adr r3, 8006808 <RNS_config+0x2d8>)
 8006752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006756:	e9cd 2300 	strd	r2, r3, [sp]
 800675a:	a32b      	add	r3, pc, #172	; (adr r3, 8006808 <RNS_config+0x2d8>)
 800675c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006760:	213d      	movs	r1, #61	; 0x3d
 8006762:	482d      	ldr	r0, [pc, #180]	; (8006818 <RNS_config+0x2e8>)
 8006764:	f7fe fe20 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_F_LEFT_VEL_FUZZY_PID_PARAM, 0.02, 0.02, 0.02);
 8006768:	a329      	add	r3, pc, #164	; (adr r3, 8006810 <RNS_config+0x2e0>)
 800676a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006772:	a327      	add	r3, pc, #156	; (adr r3, 8006810 <RNS_config+0x2e0>)
 8006774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006778:	e9cd 2300 	strd	r2, r3, [sp]
 800677c:	a324      	add	r3, pc, #144	; (adr r3, 8006810 <RNS_config+0x2e0>)
 800677e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006782:	2141      	movs	r1, #65	; 0x41
 8006784:	4824      	ldr	r0, [pc, #144]	; (8006818 <RNS_config+0x2e8>)
 8006786:	f7fe fe0f 	bl	80053a8 <RNSSet>

	RNSSet(&rns, RNS_PPInit); //Path Planning
 800678a:	2116      	movs	r1, #22
 800678c:	4822      	ldr	r0, [pc, #136]	; (8006818 <RNS_config+0x2e8>)
 800678e:	f7fe fe0b 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_PPPathPID, 1.0, 0.5, 0.5);
 8006792:	f04f 0200 	mov.w	r2, #0
 8006796:	4b2e      	ldr	r3, [pc, #184]	; (8006850 <RNS_config+0x320>)
 8006798:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800679c:	f04f 0200 	mov.w	r2, #0
 80067a0:	4b2b      	ldr	r3, [pc, #172]	; (8006850 <RNS_config+0x320>)
 80067a2:	e9cd 2300 	strd	r2, r3, [sp]
 80067a6:	f04f 0200 	mov.w	r2, #0
 80067aa:	4b1c      	ldr	r3, [pc, #112]	; (800681c <RNS_config+0x2ec>)
 80067ac:	2146      	movs	r1, #70	; 0x46
 80067ae:	481a      	ldr	r0, [pc, #104]	; (8006818 <RNS_config+0x2e8>)
 80067b0:	f7fe fdfa 	bl	80053a8 <RNSSet>
 80067b4:	e04e      	b.n	8006854 <RNS_config+0x324>
 80067b6:	bf00      	nop
 80067b8:	b9727cf5 	.word	0xb9727cf5
 80067bc:	3f049766 	.word	0x3f049766
 80067c0:	95724ea1 	.word	0x95724ea1
 80067c4:	3f46940b 	.word	0x3f46940b
 80067c8:	9c6e94ca 	.word	0x9c6e94ca
 80067cc:	3ff00398 	.word	0x3ff00398
 80067d0:	8b4c6049 	.word	0x8b4c6049
 80067d4:	3f46b7c1 	.word	0x3f46b7c1
 80067d8:	9aa52415 	.word	0x9aa52415
 80067dc:	3fefe60d 	.word	0x3fefe60d
 80067e0:	00000000 	.word	0x00000000
 80067e4:	40d387c0 	.word	0x40d387c0
 80067e8:	30556259 	.word	0x30556259
 80067ec:	3fae7e8d 	.word	0x3fae7e8d
 80067f0:	ca0af825 	.word	0xca0af825
 80067f4:	3fada593 	.word	0x3fada593
 80067f8:	3aa84efe 	.word	0x3aa84efe
 80067fc:	3fad79e2 	.word	0x3fad79e2
 8006800:	c3217e1c 	.word	0xc3217e1c
 8006804:	3fad1fbe 	.word	0x3fad1fbe
 8006808:	9999999a 	.word	0x9999999a
 800680c:	3fc99999 	.word	0x3fc99999
 8006810:	47ae147b 	.word	0x47ae147b
 8006814:	3f947ae1 	.word	0x3f947ae1
 8006818:	20008cec 	.word	0x20008cec
 800681c:	3ff00000 	.word	0x3ff00000
 8006820:	20009c2c 	.word	0x20009c2c
 8006824:	20007240 	.word	0x20007240
 8006828:	20009c28 	.word	0x20009c28
 800682c:	200074d4 	.word	0x200074d4
 8006830:	20008f64 	.word	0x20008f64
 8006834:	2000723c 	.word	0x2000723c
 8006838:	2000918c 	.word	0x2000918c
 800683c:	2000931c 	.word	0x2000931c
 8006840:	20006bb4 	.word	0x20006bb4
 8006844:	2000976c 	.word	0x2000976c
 8006848:	2000704c 	.word	0x2000704c
 800684c:	200094c8 	.word	0x200094c8
 8006850:	3fe00000 	.word	0x3fe00000
	RNSSet(&rns, RNS_PPEndPID, 0.5, 0.1, 0.7);
 8006854:	a322      	add	r3, pc, #136	; (adr r3, 80068e0 <RNS_config+0x3b0>)
 8006856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800685e:	a322      	add	r3, pc, #136	; (adr r3, 80068e8 <RNS_config+0x3b8>)
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	e9cd 2300 	strd	r2, r3, [sp]
 8006868:	f04f 0200 	mov.w	r2, #0
 800686c:	4b18      	ldr	r3, [pc, #96]	; (80068d0 <RNS_config+0x3a0>)
 800686e:	2147      	movs	r1, #71	; 0x47
 8006870:	4818      	ldr	r0, [pc, #96]	; (80068d4 <RNS_config+0x3a4>)
 8006872:	f7fe fd99 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_PPZPID, 0.5, 0.05, 0.2, 5.5);
 8006876:	f04f 0200 	mov.w	r2, #0
 800687a:	4b17      	ldr	r3, [pc, #92]	; (80068d8 <RNS_config+0x3a8>)
 800687c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006880:	a30f      	add	r3, pc, #60	; (adr r3, 80068c0 <RNS_config+0x390>)
 8006882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006886:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800688a:	a30f      	add	r3, pc, #60	; (adr r3, 80068c8 <RNS_config+0x398>)
 800688c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006890:	e9cd 2300 	strd	r2, r3, [sp]
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	4b0d      	ldr	r3, [pc, #52]	; (80068d0 <RNS_config+0x3a0>)
 800689a:	214f      	movs	r1, #79	; 0x4f
 800689c:	480d      	ldr	r0, [pc, #52]	; (80068d4 <RNS_config+0x3a4>)
 800689e:	f7fe fd83 	bl	80053a8 <RNSSet>
	RNSSet(&rns, RNS_PPSetCRV_PTS, 10.0);         // Change No. of Points in the Curved Path
 80068a2:	f04f 0200 	mov.w	r2, #0
 80068a6:	4b0d      	ldr	r3, [pc, #52]	; (80068dc <RNS_config+0x3ac>)
 80068a8:	211d      	movs	r1, #29
 80068aa:	480a      	ldr	r0, [pc, #40]	; (80068d4 <RNS_config+0x3a4>)
 80068ac:	f7fe fd7c 	bl	80053a8 <RNSSet>
}
 80068b0:	bf00      	nop
 80068b2:	3708      	adds	r7, #8
 80068b4:	46bd      	mov	sp, r7
 80068b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80068ba:	bf00      	nop
 80068bc:	f3af 8000 	nop.w
 80068c0:	9999999a 	.word	0x9999999a
 80068c4:	3fc99999 	.word	0x3fc99999
 80068c8:	9999999a 	.word	0x9999999a
 80068cc:	3fa99999 	.word	0x3fa99999
 80068d0:	3fe00000 	.word	0x3fe00000
 80068d4:	20008cec 	.word	0x20008cec
 80068d8:	40160000 	.word	0x40160000
 80068dc:	40240000 	.word	0x40240000
 80068e0:	66666666 	.word	0x66666666
 80068e4:	3fe66666 	.word	0x3fe66666
 80068e8:	9999999a 	.word	0x9999999a
 80068ec:	3fb99999 	.word	0x3fb99999

080068f0 <enq>:
		realMODN(&ps4, &rns);
	}

}

void enq (void){
 80068f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af04      	add	r7, sp, #16
//		a = rns.enq.enq_buffer[0].data;
//		b = rns.enq.enq_buffer[1].data;
//		c = rns.enq.enq_buffer[2].data;
//		d = rns.enq.enq_buffer[3].data;

	RNSEnquire(RNS_COORDINATE_X_Y_Z_Zrad, &rns);
 80068f8:	491e      	ldr	r1, [pc, #120]	; (8006974 <enq+0x84>)
 80068fa:	205f      	movs	r0, #95	; 0x5f
 80068fc:	f7fe ff0e 	bl	800571c <RNSEnquire>
	xpos = rns.enq.enq_buffer[0].data;
 8006900:	4b1c      	ldr	r3, [pc, #112]	; (8006974 <enq+0x84>)
 8006902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006904:	4a1c      	ldr	r2, [pc, #112]	; (8006978 <enq+0x88>)
 8006906:	6013      	str	r3, [r2, #0]
	ypos = rns.enq.enq_buffer[1].data;
 8006908:	4b1a      	ldr	r3, [pc, #104]	; (8006974 <enq+0x84>)
 800690a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800690c:	4a1b      	ldr	r2, [pc, #108]	; (800697c <enq+0x8c>)
 800690e:	6013      	str	r3, [r2, #0]
	z = rns.enq.enq_buffer[2].data;
 8006910:	4b18      	ldr	r3, [pc, #96]	; (8006974 <enq+0x84>)
 8006912:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006914:	4a1a      	ldr	r2, [pc, #104]	; (8006980 <enq+0x90>)
 8006916:	6013      	str	r3, [r2, #0]

	sprintf((char*)debug, "X: %.2f Y: %.2f W: %.2f\n", xpos, ypos, z);
 8006918:	4b17      	ldr	r3, [pc, #92]	; (8006978 <enq+0x88>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4618      	mov	r0, r3
 800691e:	f7f9 fe13 	bl	8000548 <__aeabi_f2d>
 8006922:	4680      	mov	r8, r0
 8006924:	4689      	mov	r9, r1
 8006926:	4b15      	ldr	r3, [pc, #84]	; (800697c <enq+0x8c>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4618      	mov	r0, r3
 800692c:	f7f9 fe0c 	bl	8000548 <__aeabi_f2d>
 8006930:	4604      	mov	r4, r0
 8006932:	460d      	mov	r5, r1
 8006934:	4b12      	ldr	r3, [pc, #72]	; (8006980 <enq+0x90>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4618      	mov	r0, r3
 800693a:	f7f9 fe05 	bl	8000548 <__aeabi_f2d>
 800693e:	4602      	mov	r2, r0
 8006940:	460b      	mov	r3, r1
 8006942:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006946:	e9cd 4500 	strd	r4, r5, [sp]
 800694a:	4642      	mov	r2, r8
 800694c:	464b      	mov	r3, r9
 800694e:	490d      	ldr	r1, [pc, #52]	; (8006984 <enq+0x94>)
 8006950:	480d      	ldr	r0, [pc, #52]	; (8006988 <enq+0x98>)
 8006952:	f00e ff4d 	bl	80157f0 <siprintf>
	HAL_UART_Transmit(&huart5, debug, strlen((char*)debug), HAL_MAX_DELAY);
 8006956:	480c      	ldr	r0, [pc, #48]	; (8006988 <enq+0x98>)
 8006958:	f7f9 fc3a 	bl	80001d0 <strlen>
 800695c:	4603      	mov	r3, r0
 800695e:	b29a      	uxth	r2, r3
 8006960:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006964:	4908      	ldr	r1, [pc, #32]	; (8006988 <enq+0x98>)
 8006966:	4809      	ldr	r0, [pc, #36]	; (800698c <enq+0x9c>)
 8006968:	f009 fa81 	bl	800fe6e <HAL_UART_Transmit>

	//	RNSEnquire(RNS_X_Y_POS, &rns);
	//	xpos = rns.enq.enq_buffer[0].data;
	//	ypos = rns.enq.enq_buffer[1].data;
}
 800696c:	bf00      	nop
 800696e:	46bd      	mov	sp, r7
 8006970:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006974:	20008cec 	.word	0x20008cec
 8006978:	20006e0c 	.word	0x20006e0c
 800697c:	20009740 	.word	0x20009740
 8006980:	20008ce8 	.word	0x20008ce8
 8006984:	08019d5c 	.word	0x08019d5c
 8006988:	2000740c 	.word	0x2000740c
 800698c:	20006448 	.word	0x20006448

08006990 <ILI9341_Init_List>:
Tune_Float_t lcdFloatList[NUM_FLOAT_UPDATE]={
//		varF(ps4.joyR_x, 0, 0),
};


void ILI9341_Init_List(void){
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af02      	add	r7, sp, #8
	ILI9341row = 5;
 8006996:	4b23      	ldr	r3, [pc, #140]	; (8006a24 <ILI9341_Init_List+0x94>)
 8006998:	2205      	movs	r2, #5
 800699a:	601a      	str	r2, [r3, #0]

	for(int i=0; i<NUM_INT_UPDATE; i++){
 800699c:	2300      	movs	r3, #0
 800699e:	607b      	str	r3, [r7, #4]
 80069a0:	e018      	b.n	80069d4 <ILI9341_Init_List+0x44>
		ILI9341_Draw_String(5, ILI9341row, WHITE, BLACK, lcdIntList[i].varName, 2);
 80069a2:	4b20      	ldr	r3, [pc, #128]	; (8006a24 <ILI9341_Init_List+0x94>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4619      	mov	r1, r3
 80069a8:	4a1f      	ldr	r2, [pc, #124]	; (8006a28 <ILI9341_Init_List+0x98>)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	011b      	lsls	r3, r3, #4
 80069ae:	4413      	add	r3, r2
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2202      	movs	r2, #2
 80069b4:	9201      	str	r2, [sp, #4]
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	2300      	movs	r3, #0
 80069ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069be:	2005      	movs	r0, #5
 80069c0:	f7fc ff44 	bl	800384c <ILI9341_Draw_String>
		ILI9341row += 15;
 80069c4:	4b17      	ldr	r3, [pc, #92]	; (8006a24 <ILI9341_Init_List+0x94>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	330f      	adds	r3, #15
 80069ca:	4a16      	ldr	r2, [pc, #88]	; (8006a24 <ILI9341_Init_List+0x94>)
 80069cc:	6013      	str	r3, [r2, #0]
	for(int i=0; i<NUM_INT_UPDATE; i++){
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3301      	adds	r3, #1
 80069d2:	607b      	str	r3, [r7, #4]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	dde3      	ble.n	80069a2 <ILI9341_Init_List+0x12>
	}

	for(int i=0; i<NUM_FLOAT_UPDATE; i++){
 80069da:	2300      	movs	r3, #0
 80069dc:	603b      	str	r3, [r7, #0]
 80069de:	e018      	b.n	8006a12 <ILI9341_Init_List+0x82>
		ILI9341_Draw_String(5, ILI9341row, WHITE, BLACK, lcdFloatList[i].varName, 2);
 80069e0:	4b10      	ldr	r3, [pc, #64]	; (8006a24 <ILI9341_Init_List+0x94>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4619      	mov	r1, r3
 80069e6:	4a11      	ldr	r2, [pc, #68]	; (8006a2c <ILI9341_Init_List+0x9c>)
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	4413      	add	r3, r2
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2202      	movs	r2, #2
 80069f2:	9201      	str	r2, [sp, #4]
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	2300      	movs	r3, #0
 80069f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069fc:	2005      	movs	r0, #5
 80069fe:	f7fc ff25 	bl	800384c <ILI9341_Draw_String>
		ILI9341row += 15;
 8006a02:	4b08      	ldr	r3, [pc, #32]	; (8006a24 <ILI9341_Init_List+0x94>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	330f      	adds	r3, #15
 8006a08:	4a06      	ldr	r2, [pc, #24]	; (8006a24 <ILI9341_Init_List+0x94>)
 8006a0a:	6013      	str	r3, [r2, #0]
	for(int i=0; i<NUM_FLOAT_UPDATE; i++){
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	603b      	str	r3, [r7, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	dde3      	ble.n	80069e0 <ILI9341_Init_List+0x50>
	}
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	20006e04 	.word	0x20006e04
 8006a28:	20000498 	.word	0x20000498
 8006a2c:	200004a8 	.word	0x200004a8

08006a30 <DMA1_Stream0_IRQHandler>:
#include "dma.h"

/*I2C*/

void DMA1_Stream0_IRQHandler(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hi2c1_rx_dma);
 8006a34:	4802      	ldr	r0, [pc, #8]	; (8006a40 <DMA1_Stream0_IRQHandler+0x10>)
 8006a36:	f004 fa29 	bl	800ae8c <HAL_DMA_IRQHandler>
//	HAL_DMA_IRQHandler(&hdma_uart5_rx);

}
 8006a3a:	bf00      	nop
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	20009900 	.word	0x20009900

08006a44 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
//	HAL_DMA_IRQHandler(&hdma_usart3_rx);
	HAL_DMA_IRQHandler(&hi2c2_rx_dma);
 8006a48:	4802      	ldr	r0, [pc, #8]	; (8006a54 <DMA1_Stream3_IRQHandler+0x10>)
 8006a4a:	f004 fa1f 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006a4e:	bf00      	nop
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	20006c10 	.word	0x20006c10

08006a58 <DMA1_Stream2_IRQHandler>:

void DMA1_Stream2_IRQHandler(void)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8006a5c:	4802      	ldr	r0, [pc, #8]	; (8006a68 <DMA1_Stream2_IRQHandler+0x10>)
 8006a5e:	f004 fa15 	bl	800ae8c <HAL_DMA_IRQHandler>
//	HAL_DMA_IRQHandler(&hi2c2_rx_dma);
//	HAL_DMA_IRQHandler(&hi2c3_rx_dma);
}
 8006a62:	bf00      	nop
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	2000613c 	.word	0x2000613c

08006a6c <DMA1_Stream1_IRQHandler>:

/*UART*/
void DMA1_Stream1_IRQHandler(void)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8006a70:	4802      	ldr	r0, [pc, #8]	; (8006a7c <DMA1_Stream1_IRQHandler+0x10>)
 8006a72:	f004 fa0b 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006a76:	bf00      	nop
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20006280 	.word	0x20006280

08006a80 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8006a84:	4802      	ldr	r0, [pc, #8]	; (8006a90 <DMA1_Stream4_IRQHandler+0x10>)
 8006a86:	f004 fa01 	bl	800ae8c <HAL_DMA_IRQHandler>
//	HAL_DMA_IRQHandler(&hdma_usart3_tx);
//	HAL_DMA_IRQHandler(&hi2c3_tx_dma);
}
 8006a8a:	bf00      	nop
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	200068f4 	.word	0x200068f4

08006a94 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
//	HAL_DMA_IRQHandler(&hi2c1_rx_dma);
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8006a98:	4802      	ldr	r0, [pc, #8]	; (8006aa4 <DMA1_Stream5_IRQHandler+0x10>)
 8006a9a:	f004 f9f7 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006a9e:	bf00      	nop
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	2000619c 	.word	0x2000619c

08006aa8 <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler(void)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	af00      	add	r7, sp, #0

//	HAL_DMA_IRQHandler(&hi2c1_tx_dma);
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8006aac:	4802      	ldr	r0, [pc, #8]	; (8006ab8 <DMA1_Stream6_IRQHandler+0x10>)
 8006aae:	f004 f9ed 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006ab2:	bf00      	nop
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	20006488 	.word	0x20006488

08006abc <DMA1_Stream7_IRQHandler>:

void DMA1_Stream7_IRQHandler(void){
 8006abc:	b580      	push	{r7, lr}
 8006abe:	af00      	add	r7, sp, #0
//	HAL_DMA_IRQHandler(&hi2c1_tx_dma);
//	HAL_DMA_IRQHandler(&hi2c2_tx_dma);
	HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8006ac0:	4802      	ldr	r0, [pc, #8]	; (8006acc <DMA1_Stream7_IRQHandler+0x10>)
 8006ac2:	f004 f9e3 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006ac6:	bf00      	nop
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	20006954 	.word	0x20006954

08006ad0 <DMA2_Stream0_IRQHandler>:


void DMA2_Stream0_IRQHandler(void)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_adc1);
 8006ad4:	4802      	ldr	r0, [pc, #8]	; (8006ae0 <DMA2_Stream0_IRQHandler+0x10>)
 8006ad6:	f004 f9d9 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006ada:	bf00      	nop
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20006aec 	.word	0x20006aec

08006ae4 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_adc3);
 8006ae8:	4802      	ldr	r0, [pc, #8]	; (8006af4 <DMA2_Stream1_IRQHandler+0x10>)
 8006aea:	f004 f9cf 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006aee:	bf00      	nop
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	200069fc 	.word	0x200069fc

08006af8 <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler(void)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8006afc:	4802      	ldr	r0, [pc, #8]	; (8006b08 <DMA2_Stream2_IRQHandler+0x10>)
 8006afe:	f004 f9c5 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006b02:	bf00      	nop
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20009878 	.word	0x20009878

08006b0c <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_adc2);
 8006b10:	4802      	ldr	r0, [pc, #8]	; (8006b1c <DMA2_Stream3_IRQHandler+0x10>)
 8006b12:	f004 f9bb 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006b16:	bf00      	nop
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20006b4c 	.word	0x20006b4c

08006b20 <DMA2_Stream5_IRQHandler>:

void DMA2_Stream5_IRQHandler(void)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8006b24:	4802      	ldr	r0, [pc, #8]	; (8006b30 <DMA2_Stream5_IRQHandler+0x10>)
 8006b26:	f004 f9b1 	bl	800ae8c <HAL_DMA_IRQHandler>
}
 8006b2a:	bf00      	nop
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	20009c30 	.word	0x20009c30

08006b34 <NMI_Handler>:
int _counter = 0;
/**
 * * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0

}
 8006b38:	bf00      	nop
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8006b42:	b480      	push	{r7}
 8006b44:	af00      	add	r7, sp, #0

}
 8006b46:	bf00      	nop
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8006b50:	b480      	push	{r7}
 8006b52:	af00      	add	r7, sp, #0

	while(1){
 8006b54:	e7fe      	b.n	8006b54 <MemManage_Handler+0x4>

08006b56 <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8006b56:	b480      	push	{r7}
 8006b58:	af00      	add	r7, sp, #0

}
 8006b5a:	bf00      	nop
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0

}
 8006b68:	bf00      	nop
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8006b72:	b480      	push	{r7}
 8006b74:	af00      	add	r7, sp, #0

}
 8006b76:	bf00      	nop
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <TIM1_UP_TIM10_IRQHandler>:
//
//}


void TIM1_UP_TIM10_IRQHandler(void)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	af00      	add	r7, sp, #0
		BIOS_QEI1.signbit -= 1;
	}
	htim1.Instance -> SR = 0;
	QEIDelay(200);
#else
	HAL_TIM_IRQHandler(&htim1);
 8006b84:	4803      	ldr	r0, [pc, #12]	; (8006b94 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8006b86:	f008 facb 	bl	800f120 <HAL_TIM_IRQHandler>
#endif
	HAL_TIM_IRQHandler(&htim10);
 8006b8a:	4803      	ldr	r0, [pc, #12]	; (8006b98 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8006b8c:	f008 fac8 	bl	800f120 <HAL_TIM_IRQHandler>
	return;
 8006b90:	bf00      	nop
}
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	20006650 	.word	0x20006650
 8006b98:	20006320 	.word	0x20006320

08006b9c <TIM4_IRQHandler>:



void TIM4_IRQHandler(void)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	af00      	add	r7, sp, #0
	}
	htim4.Instance -> SR = 0;
	QEIDelay(100);

#else
	HAL_TIM_IRQHandler(&htim4);
 8006ba0:	4802      	ldr	r0, [pc, #8]	; (8006bac <TIM4_IRQHandler+0x10>)
 8006ba2:	f008 fabd 	bl	800f120 <HAL_TIM_IRQHandler>

	return;
 8006ba6:	bf00      	nop
#endif

}
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	20006240 	.word	0x20006240

08006bb0 <TIM8_UP_TIM13_IRQHandler>:



void TIM8_UP_TIM13_IRQHandler(void)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	af00      	add	r7, sp, #0
		BIOS_QEI6.signbit -= 1;
	}
	htim8.Instance -> SR = 0;
	QEIDelay(200);
#else
	HAL_TIM_IRQHandler(&htim8);
 8006bb4:	4803      	ldr	r0, [pc, #12]	; (8006bc4 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8006bb6:	f008 fab3 	bl	800f120 <HAL_TIM_IRQHandler>
#endif
	HAL_TIM_IRQHandler(&htim13);
 8006bba:	4803      	ldr	r0, [pc, #12]	; (8006bc8 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8006bbc:	f008 fab0 	bl	800f120 <HAL_TIM_IRQHandler>
	return;
 8006bc0:	bf00      	nop
}
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	20006200 	.word	0x20006200
 8006bc8:	200064e8 	.word	0x200064e8

08006bcc <TIM2_IRQHandler>:



void TIM2_IRQHandler(void)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 8006bd0:	4802      	ldr	r0, [pc, #8]	; (8006bdc <TIM2_IRQHandler+0x10>)
 8006bd2:	f008 faa5 	bl	800f120 <HAL_TIM_IRQHandler>
}
 8006bd6:	bf00      	nop
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	20006754 	.word	0x20006754

08006be0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bf0:	d109      	bne.n	8006c06 <HAL_TIM_PeriodElapsedCallback+0x26>
		HAL_IncTick();
 8006bf2:	f002 ffb3 	bl	8009b5c <HAL_IncTick>
		//		MUXUpdate(&MUX);
		SHIFTREGShift(&SR);
 8006bf6:	4806      	ldr	r0, [pc, #24]	; (8006c10 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8006bf8:	f7fa fe2f 	bl	800185a <SHIFTREGShift>
		counter++;
 8006bfc:	4b05      	ldr	r3, [pc, #20]	; (8006c14 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3301      	adds	r3, #1
 8006c02:	4a04      	ldr	r2, [pc, #16]	; (8006c14 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8006c04:	6013      	str	r3, [r2, #0]
	}
}
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	200090c0 	.word	0x200090c0
 8006c14:	20009210 	.word	0x20009210

08006c18 <HAL_I2C_MasterRxCpltCallback>:


//Callback for I2C RXBuffer
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
	if(hi2c == ps4.hi2cps4){
 8006c20:	4b05      	ldr	r3, [pc, #20]	; (8006c38 <HAL_I2C_MasterRxCpltCallback+0x20>)
 8006c22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d102      	bne.n	8006c30 <HAL_I2C_MasterRxCpltCallback+0x18>
		PSxConnectDMA(&ps4);
 8006c2a:	4803      	ldr	r0, [pc, #12]	; (8006c38 <HAL_I2C_MasterRxCpltCallback+0x20>)
 8006c2c:	f7fd ff14 	bl	8004a58 <PSxConnectDMA>
	}
}
 8006c30:	bf00      	nop
 8006c32:	3708      	adds	r7, #8
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	2000996c 	.word	0x2000996c

08006c3c <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void){
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	af00      	add	r7, sp, #0
	HAL_I2C_EV_IRQHandler(&hi2c1);
 8006c40:	4802      	ldr	r0, [pc, #8]	; (8006c4c <I2C1_EV_IRQHandler+0x10>)
 8006c42:	f005 fbc7 	bl	800c3d4 <HAL_I2C_EV_IRQHandler>

}
 8006c46:	bf00      	nop
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20007160 	.word	0x20007160

08006c50 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void){
 8006c50:	b580      	push	{r7, lr}
 8006c52:	af00      	add	r7, sp, #0
	HAL_I2C_ER_IRQHandler(&hi2c1);
 8006c54:	480a      	ldr	r0, [pc, #40]	; (8006c80 <I2C1_ER_IRQHandler+0x30>)
 8006c56:	f005 fd2a 	bl	800c6ae <HAL_I2C_ER_IRQHandler>
	HAL_DMA_DeInit(&hi2c1_rx_dma);
 8006c5a:	480a      	ldr	r0, [pc, #40]	; (8006c84 <I2C1_ER_IRQHandler+0x34>)
 8006c5c:	f004 f83e 	bl	800acdc <HAL_DMA_DeInit>
	HAL_I2C_DeInit(&hi2c1);
 8006c60:	4807      	ldr	r0, [pc, #28]	; (8006c80 <I2C1_ER_IRQHandler+0x30>)
 8006c62:	f005 fa71 	bl	800c148 <HAL_I2C_DeInit>

	I2CX_DMA_RX_Init(&hi2c1, &hi2c1_rx_dma, main_board_1, CLOCK_SPEED_400KHz);
 8006c66:	4b08      	ldr	r3, [pc, #32]	; (8006c88 <I2C1_ER_IRQHandler+0x38>)
 8006c68:	2208      	movs	r2, #8
 8006c6a:	4906      	ldr	r1, [pc, #24]	; (8006c84 <I2C1_ER_IRQHandler+0x34>)
 8006c6c:	4804      	ldr	r0, [pc, #16]	; (8006c80 <I2C1_ER_IRQHandler+0x30>)
 8006c6e:	f7fc facb 	bl	8003208 <I2CX_DMA_RX_Init>
//
//
//
	PSxInitDMA(&ps4, &hi2c1);
 8006c72:	4903      	ldr	r1, [pc, #12]	; (8006c80 <I2C1_ER_IRQHandler+0x30>)
 8006c74:	4805      	ldr	r0, [pc, #20]	; (8006c8c <I2C1_ER_IRQHandler+0x3c>)
 8006c76:	f7fd ff02 	bl	8004a7e <PSxInitDMA>

}
 8006c7a:	bf00      	nop
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	20007160 	.word	0x20007160
 8006c84:	20009900 	.word	0x20009900
 8006c88:	00061a80 	.word	0x00061a80
 8006c8c:	2000996c 	.word	0x2000996c

08006c90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08c      	sub	sp, #48	; 0x30
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	6879      	ldr	r1, [r7, #4]
 8006ca4:	201c      	movs	r0, #28
 8006ca6:	f003 ff25 	bl	800aaf4 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006caa:	201c      	movs	r0, #28
 8006cac:	f003 ff3e 	bl	800ab2c <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	60fb      	str	r3, [r7, #12]
 8006cb4:	4b20      	ldr	r3, [pc, #128]	; (8006d38 <HAL_InitTick+0xa8>)
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb8:	4a1f      	ldr	r2, [pc, #124]	; (8006d38 <HAL_InitTick+0xa8>)
 8006cba:	f043 0301 	orr.w	r3, r3, #1
 8006cbe:	6413      	str	r3, [r2, #64]	; 0x40
 8006cc0:	4b1d      	ldr	r3, [pc, #116]	; (8006d38 <HAL_InitTick+0xa8>)
 8006cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc4:	f003 0301 	and.w	r3, r3, #1
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006ccc:	f107 0210 	add.w	r2, r7, #16
 8006cd0:	f107 0314 	add.w	r3, r7, #20
 8006cd4:	4611      	mov	r1, r2
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f007 fdb2 	bl	800e840 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8006cdc:	f007 fd88 	bl	800e7f0 <HAL_RCC_GetPCLK1Freq>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce8:	4a14      	ldr	r2, [pc, #80]	; (8006d3c <HAL_InitTick+0xac>)
 8006cea:	fba2 2303 	umull	r2, r3, r2, r3
 8006cee:	0c9b      	lsrs	r3, r3, #18
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8006cf4:	4b12      	ldr	r3, [pc, #72]	; (8006d40 <HAL_InitTick+0xb0>)
 8006cf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006cfa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8006cfc:	4b10      	ldr	r3, [pc, #64]	; (8006d40 <HAL_InitTick+0xb0>)
 8006cfe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006d02:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8006d04:	4a0e      	ldr	r2, [pc, #56]	; (8006d40 <HAL_InitTick+0xb0>)
 8006d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d08:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8006d0a:	4b0d      	ldr	r3, [pc, #52]	; (8006d40 <HAL_InitTick+0xb0>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d10:	4b0b      	ldr	r3, [pc, #44]	; (8006d40 <HAL_InitTick+0xb0>)
 8006d12:	2200      	movs	r2, #0
 8006d14:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8006d16:	480a      	ldr	r0, [pc, #40]	; (8006d40 <HAL_InitTick+0xb0>)
 8006d18:	f008 f926 	bl	800ef68 <HAL_TIM_Base_Init>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d104      	bne.n	8006d2c <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8006d22:	4807      	ldr	r0, [pc, #28]	; (8006d40 <HAL_InitTick+0xb0>)
 8006d24:	f008 f96f 	bl	800f006 <HAL_TIM_Base_Start_IT>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	e000      	b.n	8006d2e <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3730      	adds	r7, #48	; 0x30
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	40023800 	.word	0x40023800
 8006d3c:	431bde83 	.word	0x431bde83
 8006d40:	20006754 	.word	0x20006754

08006d44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
	return 1;
 8006d48:	2301      	movs	r3, #1
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <_kill>:

int _kill(int pid, int sig)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b082      	sub	sp, #8
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006d5e:	f00d fd2d 	bl	80147bc <__errno>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2216      	movs	r2, #22
 8006d66:	601a      	str	r2, [r3, #0]
	return -1;
 8006d68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3708      	adds	r7, #8
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <_exit>:

void _exit (int status)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006d7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f7ff ffe7 	bl	8006d54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006d86:	e7fe      	b.n	8006d86 <_exit+0x12>

08006d88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006d94:	2300      	movs	r3, #0
 8006d96:	617b      	str	r3, [r7, #20]
 8006d98:	e00a      	b.n	8006db0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006d9a:	f3af 8000 	nop.w
 8006d9e:	4601      	mov	r1, r0
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	1c5a      	adds	r2, r3, #1
 8006da4:	60ba      	str	r2, [r7, #8]
 8006da6:	b2ca      	uxtb	r2, r1
 8006da8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	3301      	adds	r3, #1
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	dbf0      	blt.n	8006d9a <_read+0x12>
	}

return len;
 8006db8:	687b      	ldr	r3, [r7, #4]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006dc2:	b580      	push	{r7, lr}
 8006dc4:	b086      	sub	sp, #24
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	60f8      	str	r0, [r7, #12]
 8006dca:	60b9      	str	r1, [r7, #8]
 8006dcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006dce:	2300      	movs	r3, #0
 8006dd0:	617b      	str	r3, [r7, #20]
 8006dd2:	e009      	b.n	8006de8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	1c5a      	adds	r2, r3, #1
 8006dd8:	60ba      	str	r2, [r7, #8]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	3301      	adds	r3, #1
 8006de6:	617b      	str	r3, [r7, #20]
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	dbf1      	blt.n	8006dd4 <_write+0x12>
	}
	return len;
 8006df0:	687b      	ldr	r3, [r7, #4]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <_close>:

int _close(int file)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b083      	sub	sp, #12
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
	return -1;
 8006e02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b083      	sub	sp, #12
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
 8006e1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006e22:	605a      	str	r2, [r3, #4]
	return 0;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <_isatty>:

int _isatty(int file)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
	return 1;
 8006e3a:	2301      	movs	r3, #1
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
	return 0;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
	...

08006e64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006e6c:	4a14      	ldr	r2, [pc, #80]	; (8006ec0 <_sbrk+0x5c>)
 8006e6e:	4b15      	ldr	r3, [pc, #84]	; (8006ec4 <_sbrk+0x60>)
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006e78:	4b13      	ldr	r3, [pc, #76]	; (8006ec8 <_sbrk+0x64>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d102      	bne.n	8006e86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006e80:	4b11      	ldr	r3, [pc, #68]	; (8006ec8 <_sbrk+0x64>)
 8006e82:	4a12      	ldr	r2, [pc, #72]	; (8006ecc <_sbrk+0x68>)
 8006e84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006e86:	4b10      	ldr	r3, [pc, #64]	; (8006ec8 <_sbrk+0x64>)
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d207      	bcs.n	8006ea4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006e94:	f00d fc92 	bl	80147bc <__errno>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	220c      	movs	r2, #12
 8006e9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006e9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ea2:	e009      	b.n	8006eb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006ea4:	4b08      	ldr	r3, [pc, #32]	; (8006ec8 <_sbrk+0x64>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006eaa:	4b07      	ldr	r3, [pc, #28]	; (8006ec8 <_sbrk+0x64>)
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4413      	add	r3, r2
 8006eb2:	4a05      	ldr	r2, [pc, #20]	; (8006ec8 <_sbrk+0x64>)
 8006eb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3718      	adds	r7, #24
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	20020000 	.word	0x20020000
 8006ec4:	00000400 	.word	0x00000400
 8006ec8:	200004b8 	.word	0x200004b8
 8006ecc:	2000a048 	.word	0x2000a048

08006ed0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006ed4:	4b08      	ldr	r3, [pc, #32]	; (8006ef8 <SystemInit+0x28>)
 8006ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eda:	4a07      	ldr	r2, [pc, #28]	; (8006ef8 <SystemInit+0x28>)
 8006edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ee0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006ee4:	4b04      	ldr	r3, [pc, #16]	; (8006ef8 <SystemInit+0x28>)
 8006ee6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006eea:	609a      	str	r2, [r3, #8]
#endif
}
 8006eec:	bf00      	nop
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr
 8006ef6:	bf00      	nop
 8006ef8:	e000ed00 	.word	0xe000ed00

08006efc <tuneRegister>:
		SECTOR_7_FOR_PAGE_2,
		SECTOR_7_FOR_PAGE_3,
		SECTOR_7_FOR_PAGE_4
};

void tuneRegister(int numPage, UART_HandleTypeDef* huartx){
 8006efc:	b480      	push	{r7}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
	tunePage = numPage;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	b2da      	uxtb	r2, r3
 8006f0a:	4b17      	ldr	r3, [pc, #92]	; (8006f68 <tuneRegister+0x6c>)
 8006f0c:	701a      	strb	r2, [r3, #0]
	tuneUart = huartx;
 8006f0e:	4a17      	ldr	r2, [pc, #92]	; (8006f6c <tuneRegister+0x70>)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	6013      	str	r3, [r2, #0]

	for(int i=0; i<tunePage; i++){
 8006f14:	2300      	movs	r3, #0
 8006f16:	60fb      	str	r3, [r7, #12]
 8006f18:	e018      	b.n	8006f4c <tuneRegister+0x50>
		tuneWriteSuccess += numInt[i];
 8006f1a:	4a15      	ldr	r2, [pc, #84]	; (8006f70 <tuneRegister+0x74>)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	4b13      	ldr	r3, [pc, #76]	; (8006f74 <tuneRegister+0x78>)
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	4413      	add	r3, r2
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	4b11      	ldr	r3, [pc, #68]	; (8006f74 <tuneRegister+0x78>)
 8006f2e:	701a      	strb	r2, [r3, #0]
		tuneWriteSuccess += numFloat[i];
 8006f30:	4a11      	ldr	r2, [pc, #68]	; (8006f78 <tuneRegister+0x7c>)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f38:	b2da      	uxtb	r2, r3
 8006f3a:	4b0e      	ldr	r3, [pc, #56]	; (8006f74 <tuneRegister+0x78>)
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	4413      	add	r3, r2
 8006f40:	b2da      	uxtb	r2, r3
 8006f42:	4b0c      	ldr	r3, [pc, #48]	; (8006f74 <tuneRegister+0x78>)
 8006f44:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<tunePage; i++){
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	4b06      	ldr	r3, [pc, #24]	; (8006f68 <tuneRegister+0x6c>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	461a      	mov	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	4293      	cmp	r3, r2
 8006f56:	dbe0      	blt.n	8006f1a <tuneRegister+0x1e>
	}
}
 8006f58:	bf00      	nop
 8006f5a:	bf00      	nop
 8006f5c:	3714      	adds	r7, #20
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	20006e00 	.word	0x20006e00
 8006f6c:	20009ce0 	.word	0x20009ce0
 8006f70:	200001bc 	.word	0x200001bc
 8006f74:	20008fa8 	.word	0x20008fa8
 8006f78:	200001d0 	.word	0x200001d0

08006f7c <tunePending>:

void tunePending(void){
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(tuneUart, (uint8_t *)&tuneCommand, 1);
 8006f80:	4b04      	ldr	r3, [pc, #16]	; (8006f94 <tunePending+0x18>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2201      	movs	r2, #1
 8006f86:	4904      	ldr	r1, [pc, #16]	; (8006f98 <tunePending+0x1c>)
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f009 f85f 	bl	801004c <HAL_UART_Receive_DMA>
}
 8006f8e:	bf00      	nop
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	20009ce0 	.word	0x20009ce0
 8006f98:	20008fa9 	.word	0x20008fa9

08006f9c <tuneInit>:

void tuneInit(TUNE_PAGE page){
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b0a0      	sub	sp, #128	; 0x80
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	71fb      	strb	r3, [r7, #7]
	//[NUM_INT_TUNE][NUM_FLOAT_TUNE]
	//[0x52][0x01][strlen][str...][*curValue...][min ...][max ...][0x31][0x40] format of INT
	//[0x14][0x01][strlen][str...][*curValue...][minF...][maxF...][0x20][0x00] format of FLOAT


	uint8_t numVar[2] = {numInt[page], numFloat[page]};
 8006fa6:	79fb      	ldrb	r3, [r7, #7]
 8006fa8:	4a91      	ldr	r2, [pc, #580]	; (80071f0 <tuneInit+0x254>)
 8006faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
 8006fb4:	79fb      	ldrb	r3, [r7, #7]
 8006fb6:	4a8f      	ldr	r2, [pc, #572]	; (80071f4 <tuneInit+0x258>)
 8006fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71

	HAL_UART_Transmit(tuneUart, numVar, 2, 10);
 8006fc2:	4b8d      	ldr	r3, [pc, #564]	; (80071f8 <tuneInit+0x25c>)
 8006fc4:	6818      	ldr	r0, [r3, #0]
 8006fc6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8006fca:	230a      	movs	r3, #10
 8006fcc:	2202      	movs	r2, #2
 8006fce:	f008 ff4e 	bl	800fe6e <HAL_UART_Transmit>
	uint8_t sendBuf[100];
	for(int i=0; i<numInt[page]; i++){
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006fd6:	e079      	b.n	80070cc <tuneInit+0x130>
		sendBuf[0] = 0x52;
 8006fd8:	2352      	movs	r3, #82	; 0x52
 8006fda:	733b      	strb	r3, [r7, #12]
		sendBuf[1] = 0x01;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	737b      	strb	r3, [r7, #13]
		uint8_t strLen = strlen(intList[page][i].varName);
 8006fe0:	79fb      	ldrb	r3, [r7, #7]
 8006fe2:	4a86      	ldr	r2, [pc, #536]	; (80071fc <tuneInit+0x260>)
 8006fe4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006fe8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	4413      	add	r3, r2
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7f9 f8ed 	bl	80001d0 <strlen>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
		sendBuf[2] = strLen;
 8006ffc:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8007000:	73bb      	strb	r3, [r7, #14]
		uint8_t len = 1+1+1+strLen+4+4+4+1+1;
 8007002:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8007006:	3311      	adds	r3, #17
 8007008:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

		sendBuf[len-2] = 0x31; sendBuf[len-1] = 0x40;
 800700c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8007010:	3b02      	subs	r3, #2
 8007012:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8007016:	4413      	add	r3, r2
 8007018:	2231      	movs	r2, #49	; 0x31
 800701a:	f803 2c74 	strb.w	r2, [r3, #-116]
 800701e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8007022:	3b01      	subs	r3, #1
 8007024:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8007028:	4413      	add	r3, r2
 800702a:	2240      	movs	r2, #64	; 0x40
 800702c:	f803 2c74 	strb.w	r2, [r3, #-116]
		memcpy(&sendBuf[3], intList[page][i].varName, strLen);
 8007030:	79fb      	ldrb	r3, [r7, #7]
 8007032:	4a72      	ldr	r2, [pc, #456]	; (80071fc <tuneInit+0x260>)
 8007034:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007038:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800703a:	011b      	lsls	r3, r3, #4
 800703c:	4413      	add	r3, r2
 800703e:	6819      	ldr	r1, [r3, #0]
 8007040:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8007044:	f107 030c 	add.w	r3, r7, #12
 8007048:	3303      	adds	r3, #3
 800704a:	4618      	mov	r0, r3
 800704c:	f00d fbe8 	bl	8014820 <memcpy>
		memcpy(&sendBuf[3+strLen], intList[page][i].ptr, 4);
 8007050:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8007054:	3303      	adds	r3, #3
 8007056:	f107 020c 	add.w	r2, r7, #12
 800705a:	4413      	add	r3, r2
 800705c:	79fa      	ldrb	r2, [r7, #7]
 800705e:	4967      	ldr	r1, [pc, #412]	; (80071fc <tuneInit+0x260>)
 8007060:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8007064:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007066:	0112      	lsls	r2, r2, #4
 8007068:	440a      	add	r2, r1
 800706a:	6852      	ldr	r2, [r2, #4]
 800706c:	6812      	ldr	r2, [r2, #0]
 800706e:	601a      	str	r2, [r3, #0]
		memcpy(&sendBuf[3+strLen+4], &intList[page][i].min, 4);
 8007070:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8007074:	3307      	adds	r3, #7
 8007076:	f107 020c 	add.w	r2, r7, #12
 800707a:	4413      	add	r3, r2
 800707c:	79fa      	ldrb	r2, [r7, #7]
 800707e:	495f      	ldr	r1, [pc, #380]	; (80071fc <tuneInit+0x260>)
 8007080:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8007084:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007086:	0112      	lsls	r2, r2, #4
 8007088:	440a      	add	r2, r1
 800708a:	3208      	adds	r2, #8
 800708c:	6812      	ldr	r2, [r2, #0]
 800708e:	601a      	str	r2, [r3, #0]
		memcpy(&sendBuf[3+strLen+8], &intList[page][i].max, 4);
 8007090:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8007094:	330b      	adds	r3, #11
 8007096:	f107 020c 	add.w	r2, r7, #12
 800709a:	4413      	add	r3, r2
 800709c:	79fa      	ldrb	r2, [r7, #7]
 800709e:	4957      	ldr	r1, [pc, #348]	; (80071fc <tuneInit+0x260>)
 80070a0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80070a4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80070a6:	0112      	lsls	r2, r2, #4
 80070a8:	440a      	add	r2, r1
 80070aa:	320c      	adds	r2, #12
 80070ac:	6812      	ldr	r2, [r2, #0]
 80070ae:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(tuneUart, sendBuf, len, 1000);
 80070b0:	4b51      	ldr	r3, [pc, #324]	; (80071f8 <tuneInit+0x25c>)
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	f107 010c 	add.w	r1, r7, #12
 80070be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80070c2:	f008 fed4 	bl	800fe6e <HAL_UART_Transmit>
	for(int i=0; i<numInt[page]; i++){
 80070c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80070c8:	3301      	adds	r3, #1
 80070ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80070cc:	79fb      	ldrb	r3, [r7, #7]
 80070ce:	4a48      	ldr	r2, [pc, #288]	; (80071f0 <tuneInit+0x254>)
 80070d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070d4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80070d6:	429a      	cmp	r2, r3
 80070d8:	f6ff af7e 	blt.w	8006fd8 <tuneInit+0x3c>
	}

	for(int i=0; i<numFloat[page]; i++){
 80070dc:	2300      	movs	r3, #0
 80070de:	67bb      	str	r3, [r7, #120]	; 0x78
 80070e0:	e078      	b.n	80071d4 <tuneInit+0x238>
		sendBuf[0] = 0x14;
 80070e2:	2314      	movs	r3, #20
 80070e4:	733b      	strb	r3, [r7, #12]
		sendBuf[1] = 0x01;
 80070e6:	2301      	movs	r3, #1
 80070e8:	737b      	strb	r3, [r7, #13]
		uint8_t strLen = strlen(floatList[page][i].varName);
 80070ea:	79fb      	ldrb	r3, [r7, #7]
 80070ec:	4a44      	ldr	r2, [pc, #272]	; (8007200 <tuneInit+0x264>)
 80070ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80070f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070f4:	011b      	lsls	r3, r3, #4
 80070f6:	4413      	add	r3, r2
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7f9 f868 	bl	80001d0 <strlen>
 8007100:	4603      	mov	r3, r0
 8007102:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		sendBuf[2] = strLen;
 8007106:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800710a:	73bb      	strb	r3, [r7, #14]
		uint8_t len = 3+strLen+4+4+4+1+1;
 800710c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007110:	3311      	adds	r3, #17
 8007112:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

		sendBuf[len-2] = 0x20; sendBuf[len-1] = 0x00;
 8007116:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800711a:	3b02      	subs	r3, #2
 800711c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8007120:	4413      	add	r3, r2
 8007122:	2220      	movs	r2, #32
 8007124:	f803 2c74 	strb.w	r2, [r3, #-116]
 8007128:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800712c:	3b01      	subs	r3, #1
 800712e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8007132:	4413      	add	r3, r2
 8007134:	2200      	movs	r2, #0
 8007136:	f803 2c74 	strb.w	r2, [r3, #-116]
		memcpy(&sendBuf[3], floatList[page][i].varName, strLen);
 800713a:	79fb      	ldrb	r3, [r7, #7]
 800713c:	4a30      	ldr	r2, [pc, #192]	; (8007200 <tuneInit+0x264>)
 800713e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007142:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	4413      	add	r3, r2
 8007148:	6819      	ldr	r1, [r3, #0]
 800714a:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800714e:	f107 030c 	add.w	r3, r7, #12
 8007152:	3303      	adds	r3, #3
 8007154:	4618      	mov	r0, r3
 8007156:	f00d fb63 	bl	8014820 <memcpy>
		memcpy(&sendBuf[3+strLen], floatList[page][i].ptr, 4);
 800715a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800715e:	3303      	adds	r3, #3
 8007160:	f107 020c 	add.w	r2, r7, #12
 8007164:	4413      	add	r3, r2
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	4925      	ldr	r1, [pc, #148]	; (8007200 <tuneInit+0x264>)
 800716a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800716e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007170:	0112      	lsls	r2, r2, #4
 8007172:	440a      	add	r2, r1
 8007174:	6852      	ldr	r2, [r2, #4]
 8007176:	6812      	ldr	r2, [r2, #0]
 8007178:	601a      	str	r2, [r3, #0]
		memcpy(&sendBuf[3+strLen+4], &floatList[page][i].min, 4);
 800717a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800717e:	3307      	adds	r3, #7
 8007180:	f107 020c 	add.w	r2, r7, #12
 8007184:	4413      	add	r3, r2
 8007186:	79fa      	ldrb	r2, [r7, #7]
 8007188:	491d      	ldr	r1, [pc, #116]	; (8007200 <tuneInit+0x264>)
 800718a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800718e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007190:	0112      	lsls	r2, r2, #4
 8007192:	440a      	add	r2, r1
 8007194:	3208      	adds	r2, #8
 8007196:	6812      	ldr	r2, [r2, #0]
 8007198:	601a      	str	r2, [r3, #0]
		memcpy(&sendBuf[3+strLen+8], &floatList[page][i].max, 4);
 800719a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800719e:	330b      	adds	r3, #11
 80071a0:	f107 020c 	add.w	r2, r7, #12
 80071a4:	4413      	add	r3, r2
 80071a6:	79fa      	ldrb	r2, [r7, #7]
 80071a8:	4915      	ldr	r1, [pc, #84]	; (8007200 <tuneInit+0x264>)
 80071aa:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80071ae:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80071b0:	0112      	lsls	r2, r2, #4
 80071b2:	440a      	add	r2, r1
 80071b4:	320c      	adds	r2, #12
 80071b6:	6812      	ldr	r2, [r2, #0]
 80071b8:	601a      	str	r2, [r3, #0]

		HAL_UART_Transmit(tuneUart, sendBuf, len, 100);
 80071ba:	4b0f      	ldr	r3, [pc, #60]	; (80071f8 <tuneInit+0x25c>)
 80071bc:	6818      	ldr	r0, [r3, #0]
 80071be:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80071c2:	b29a      	uxth	r2, r3
 80071c4:	f107 010c 	add.w	r1, r7, #12
 80071c8:	2364      	movs	r3, #100	; 0x64
 80071ca:	f008 fe50 	bl	800fe6e <HAL_UART_Transmit>
	for(int i=0; i<numFloat[page]; i++){
 80071ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071d0:	3301      	adds	r3, #1
 80071d2:	67bb      	str	r3, [r7, #120]	; 0x78
 80071d4:	79fb      	ldrb	r3, [r7, #7]
 80071d6:	4a07      	ldr	r2, [pc, #28]	; (80071f4 <tuneInit+0x258>)
 80071d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80071de:	429a      	cmp	r2, r3
 80071e0:	f6ff af7f 	blt.w	80070e2 <tuneInit+0x146>
	}
	tunePending();
 80071e4:	f7ff feca 	bl	8006f7c <tunePending>
}
 80071e8:	bf00      	nop
 80071ea:	3780      	adds	r7, #128	; 0x80
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	200001bc 	.word	0x200001bc
 80071f4:	200001d0 	.word	0x200001d0
 80071f8:	20009ce0 	.word	0x20009ce0
 80071fc:	200001e4 	.word	0x200001e4
 8007200:	200001f8 	.word	0x200001f8

08007204 <tuneUpdate>:

void tuneUpdate(TUNE_PAGE page){
 8007204:	b5b0      	push	{r4, r5, r7, lr}
 8007206:	b08a      	sub	sp, #40	; 0x28
 8007208:	af00      	add	r7, sp, #0
 800720a:	4603      	mov	r3, r0
 800720c:	71fb      	strb	r3, [r7, #7]
	//[0x52][0x01][index][*curValue...][0x31][0x40] format of INT
	//[0x14][0x01][index][*curValue...][0x20][0x00] format of FLOAT

	for(int i=0; i<numInt[page]; i++){
 800720e:	2300      	movs	r3, #0
 8007210:	623b      	str	r3, [r7, #32]
 8007212:	e053      	b.n	80072bc <tuneUpdate+0xb8>
 8007214:	466b      	mov	r3, sp
 8007216:	461d      	mov	r5, r3
		int len = 1+1+1+4+1+1;
 8007218:	2309      	movs	r3, #9
 800721a:	613b      	str	r3, [r7, #16]
		uint8_t sendBuf[len];
 800721c:	693c      	ldr	r4, [r7, #16]
 800721e:	1e63      	subs	r3, r4, #1
 8007220:	60fb      	str	r3, [r7, #12]
 8007222:	4623      	mov	r3, r4
 8007224:	4618      	mov	r0, r3
 8007226:	f04f 0100 	mov.w	r1, #0
 800722a:	f04f 0200 	mov.w	r2, #0
 800722e:	f04f 0300 	mov.w	r3, #0
 8007232:	00cb      	lsls	r3, r1, #3
 8007234:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007238:	00c2      	lsls	r2, r0, #3
 800723a:	4623      	mov	r3, r4
 800723c:	4618      	mov	r0, r3
 800723e:	f04f 0100 	mov.w	r1, #0
 8007242:	f04f 0200 	mov.w	r2, #0
 8007246:	f04f 0300 	mov.w	r3, #0
 800724a:	00cb      	lsls	r3, r1, #3
 800724c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007250:	00c2      	lsls	r2, r0, #3
 8007252:	4623      	mov	r3, r4
 8007254:	3307      	adds	r3, #7
 8007256:	08db      	lsrs	r3, r3, #3
 8007258:	00db      	lsls	r3, r3, #3
 800725a:	ebad 0d03 	sub.w	sp, sp, r3
 800725e:	466b      	mov	r3, sp
 8007260:	3300      	adds	r3, #0
 8007262:	60bb      	str	r3, [r7, #8]
		sendBuf[0] = 0x52; sendBuf[1] = 0x01; sendBuf[len-2] = 0x31; sendBuf[len-1] = 0x40;
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	2252      	movs	r2, #82	; 0x52
 8007268:	701a      	strb	r2, [r3, #0]
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	2201      	movs	r2, #1
 800726e:	705a      	strb	r2, [r3, #1]
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	3b02      	subs	r3, #2
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	2131      	movs	r1, #49	; 0x31
 8007278:	54d1      	strb	r1, [r2, r3]
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	3b01      	subs	r3, #1
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	2140      	movs	r1, #64	; 0x40
 8007282:	54d1      	strb	r1, [r2, r3]
		sendBuf[2] = i;
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	b2da      	uxtb	r2, r3
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	709a      	strb	r2, [r3, #2]
		memcpy(&sendBuf[3], intList[page][i].ptr, 4);
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	3303      	adds	r3, #3
 8007290:	79fa      	ldrb	r2, [r7, #7]
 8007292:	4940      	ldr	r1, [pc, #256]	; (8007394 <tuneUpdate+0x190>)
 8007294:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8007298:	6a3a      	ldr	r2, [r7, #32]
 800729a:	0112      	lsls	r2, r2, #4
 800729c:	440a      	add	r2, r1
 800729e:	6852      	ldr	r2, [r2, #4]
 80072a0:	6812      	ldr	r2, [r2, #0]
 80072a2:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(tuneUart, sendBuf, len, 100);
 80072a4:	4b3c      	ldr	r3, [pc, #240]	; (8007398 <tuneUpdate+0x194>)
 80072a6:	6818      	ldr	r0, [r3, #0]
 80072a8:	68b9      	ldr	r1, [r7, #8]
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	2364      	movs	r3, #100	; 0x64
 80072b0:	f008 fddd 	bl	800fe6e <HAL_UART_Transmit>
 80072b4:	46ad      	mov	sp, r5
	for(int i=0; i<numInt[page]; i++){
 80072b6:	6a3b      	ldr	r3, [r7, #32]
 80072b8:	3301      	adds	r3, #1
 80072ba:	623b      	str	r3, [r7, #32]
 80072bc:	79fb      	ldrb	r3, [r7, #7]
 80072be:	4a37      	ldr	r2, [pc, #220]	; (800739c <tuneUpdate+0x198>)
 80072c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072c4:	6a3a      	ldr	r2, [r7, #32]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	dba4      	blt.n	8007214 <tuneUpdate+0x10>
	}

	for(int i=0; i<numFloat[page]; i++){
 80072ca:	2300      	movs	r3, #0
 80072cc:	627b      	str	r3, [r7, #36]	; 0x24
 80072ce:	e053      	b.n	8007378 <tuneUpdate+0x174>
 80072d0:	466b      	mov	r3, sp
 80072d2:	461d      	mov	r5, r3
		int len = 1+1+1+4+1+1;
 80072d4:	2309      	movs	r3, #9
 80072d6:	61fb      	str	r3, [r7, #28]
		uint8_t sendBuf[len];
 80072d8:	69fc      	ldr	r4, [r7, #28]
 80072da:	1e63      	subs	r3, r4, #1
 80072dc:	61bb      	str	r3, [r7, #24]
 80072de:	4623      	mov	r3, r4
 80072e0:	4618      	mov	r0, r3
 80072e2:	f04f 0100 	mov.w	r1, #0
 80072e6:	f04f 0200 	mov.w	r2, #0
 80072ea:	f04f 0300 	mov.w	r3, #0
 80072ee:	00cb      	lsls	r3, r1, #3
 80072f0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80072f4:	00c2      	lsls	r2, r0, #3
 80072f6:	4623      	mov	r3, r4
 80072f8:	4618      	mov	r0, r3
 80072fa:	f04f 0100 	mov.w	r1, #0
 80072fe:	f04f 0200 	mov.w	r2, #0
 8007302:	f04f 0300 	mov.w	r3, #0
 8007306:	00cb      	lsls	r3, r1, #3
 8007308:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800730c:	00c2      	lsls	r2, r0, #3
 800730e:	4623      	mov	r3, r4
 8007310:	3307      	adds	r3, #7
 8007312:	08db      	lsrs	r3, r3, #3
 8007314:	00db      	lsls	r3, r3, #3
 8007316:	ebad 0d03 	sub.w	sp, sp, r3
 800731a:	466b      	mov	r3, sp
 800731c:	3300      	adds	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
		sendBuf[0] = 0x14; sendBuf[1] = 0x01; sendBuf[len-2] = 0x20; sendBuf[len-1] = 0x00;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	2214      	movs	r2, #20
 8007324:	701a      	strb	r2, [r3, #0]
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2201      	movs	r2, #1
 800732a:	705a      	strb	r2, [r3, #1]
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	3b02      	subs	r3, #2
 8007330:	697a      	ldr	r2, [r7, #20]
 8007332:	2120      	movs	r1, #32
 8007334:	54d1      	strb	r1, [r2, r3]
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	3b01      	subs	r3, #1
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	2100      	movs	r1, #0
 800733e:	54d1      	strb	r1, [r2, r3]
		sendBuf[2] = i;
 8007340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007342:	b2da      	uxtb	r2, r3
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	709a      	strb	r2, [r3, #2]
		memcpy(&sendBuf[3], floatList[page][i].ptr, 4);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	3303      	adds	r3, #3
 800734c:	79fa      	ldrb	r2, [r7, #7]
 800734e:	4914      	ldr	r1, [pc, #80]	; (80073a0 <tuneUpdate+0x19c>)
 8007350:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8007354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007356:	0112      	lsls	r2, r2, #4
 8007358:	440a      	add	r2, r1
 800735a:	6852      	ldr	r2, [r2, #4]
 800735c:	6812      	ldr	r2, [r2, #0]
 800735e:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(tuneUart, sendBuf, len, 100);
 8007360:	4b0d      	ldr	r3, [pc, #52]	; (8007398 <tuneUpdate+0x194>)
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	6979      	ldr	r1, [r7, #20]
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	b29a      	uxth	r2, r3
 800736a:	2364      	movs	r3, #100	; 0x64
 800736c:	f008 fd7f 	bl	800fe6e <HAL_UART_Transmit>
 8007370:	46ad      	mov	sp, r5
	for(int i=0; i<numFloat[page]; i++){
 8007372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007374:	3301      	adds	r3, #1
 8007376:	627b      	str	r3, [r7, #36]	; 0x24
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	4a0a      	ldr	r2, [pc, #40]	; (80073a4 <tuneUpdate+0x1a0>)
 800737c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007382:	429a      	cmp	r2, r3
 8007384:	dba4      	blt.n	80072d0 <tuneUpdate+0xcc>
	}

	tunePending();
 8007386:	f7ff fdf9 	bl	8006f7c <tunePending>
}
 800738a:	bf00      	nop
 800738c:	3728      	adds	r7, #40	; 0x28
 800738e:	46bd      	mov	sp, r7
 8007390:	bdb0      	pop	{r4, r5, r7, pc}
 8007392:	bf00      	nop
 8007394:	200001e4 	.word	0x200001e4
 8007398:	20009ce0 	.word	0x20009ce0
 800739c:	200001bc 	.word	0x200001bc
 80073a0:	200001f8 	.word	0x200001f8
 80073a4:	200001d0 	.word	0x200001d0

080073a8 <tuneEdit>:

void tuneEdit(TUNE_PAGE page){
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	4603      	mov	r3, r0
 80073b0:	71fb      	strb	r3, [r7, #7]
	//[0x52][0x01][index][editValue...][0x31][0x40] format of INT
	//[0x14][0x01][index][editValue...][0x20][0x00] format of FLOAT
	//[0x88][0x77] terminate, back to tune pending
	static uint8_t state = 0;

	switch(state){
 80073b2:	4b52      	ldr	r3, [pc, #328]	; (80074fc <tuneEdit+0x154>)
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	2b03      	cmp	r3, #3
 80073b8:	f200 809c 	bhi.w	80074f4 <tuneEdit+0x14c>
 80073bc:	a201      	add	r2, pc, #4	; (adr r2, 80073c4 <tuneEdit+0x1c>)
 80073be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c2:	bf00      	nop
 80073c4:	080073d5 	.word	0x080073d5
 80073c8:	080073eb 	.word	0x080073eb
 80073cc:	0800742f 	.word	0x0800742f
 80073d0:	08007481 	.word	0x08007481
	case 0://When first received tuneCommand == 'e'
		HAL_UART_Receive_DMA(tuneUart, &tuneHeader, 1);
 80073d4:	4b4a      	ldr	r3, [pc, #296]	; (8007500 <tuneEdit+0x158>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2201      	movs	r2, #1
 80073da:	494a      	ldr	r1, [pc, #296]	; (8007504 <tuneEdit+0x15c>)
 80073dc:	4618      	mov	r0, r3
 80073de:	f008 fe35 	bl	801004c <HAL_UART_Receive_DMA>
		state = 1;
 80073e2:	4b46      	ldr	r3, [pc, #280]	; (80074fc <tuneEdit+0x154>)
 80073e4:	2201      	movs	r2, #1
 80073e6:	701a      	strb	r2, [r3, #0]
		break;
 80073e8:	e084      	b.n	80074f4 <tuneEdit+0x14c>
	case 1:
		if(tuneHeader == 0x52 || tuneHeader == 0x14 || tuneHeader == 0x88){
 80073ea:	4b46      	ldr	r3, [pc, #280]	; (8007504 <tuneEdit+0x15c>)
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	2b52      	cmp	r3, #82	; 0x52
 80073f0:	d007      	beq.n	8007402 <tuneEdit+0x5a>
 80073f2:	4b44      	ldr	r3, [pc, #272]	; (8007504 <tuneEdit+0x15c>)
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	2b14      	cmp	r3, #20
 80073f8:	d003      	beq.n	8007402 <tuneEdit+0x5a>
 80073fa:	4b42      	ldr	r3, [pc, #264]	; (8007504 <tuneEdit+0x15c>)
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	2b88      	cmp	r3, #136	; 0x88
 8007400:	d10a      	bne.n	8007418 <tuneEdit+0x70>
			state = 2;
 8007402:	4b3e      	ldr	r3, [pc, #248]	; (80074fc <tuneEdit+0x154>)
 8007404:	2202      	movs	r2, #2
 8007406:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(tuneUart, &tuneHeader1, 1);
 8007408:	4b3d      	ldr	r3, [pc, #244]	; (8007500 <tuneEdit+0x158>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2201      	movs	r2, #1
 800740e:	493e      	ldr	r1, [pc, #248]	; (8007508 <tuneEdit+0x160>)
 8007410:	4618      	mov	r0, r3
 8007412:	f008 fe1b 	bl	801004c <HAL_UART_Receive_DMA>
		}
		else{
			HAL_UART_Receive_DMA(tuneUart, &tuneHeader, 1);
			state = 1;
		}
		break;
 8007416:	e06d      	b.n	80074f4 <tuneEdit+0x14c>
			HAL_UART_Receive_DMA(tuneUart, &tuneHeader, 1);
 8007418:	4b39      	ldr	r3, [pc, #228]	; (8007500 <tuneEdit+0x158>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2201      	movs	r2, #1
 800741e:	4939      	ldr	r1, [pc, #228]	; (8007504 <tuneEdit+0x15c>)
 8007420:	4618      	mov	r0, r3
 8007422:	f008 fe13 	bl	801004c <HAL_UART_Receive_DMA>
			state = 1;
 8007426:	4b35      	ldr	r3, [pc, #212]	; (80074fc <tuneEdit+0x154>)
 8007428:	2201      	movs	r2, #1
 800742a:	701a      	strb	r2, [r3, #0]
		break;
 800742c:	e062      	b.n	80074f4 <tuneEdit+0x14c>
	case 2:
		if(tuneHeader1 == 0x01){
 800742e:	4b36      	ldr	r3, [pc, #216]	; (8007508 <tuneEdit+0x160>)
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	2b01      	cmp	r3, #1
 8007434:	d10a      	bne.n	800744c <tuneEdit+0xa4>
			HAL_UART_Receive_DMA(tuneUart, tuneBuffer, 7);
 8007436:	4b32      	ldr	r3, [pc, #200]	; (8007500 <tuneEdit+0x158>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2207      	movs	r2, #7
 800743c:	4933      	ldr	r1, [pc, #204]	; (800750c <tuneEdit+0x164>)
 800743e:	4618      	mov	r0, r3
 8007440:	f008 fe04 	bl	801004c <HAL_UART_Receive_DMA>
			state = 3;
 8007444:	4b2d      	ldr	r3, [pc, #180]	; (80074fc <tuneEdit+0x154>)
 8007446:	2203      	movs	r2, #3
 8007448:	701a      	strb	r2, [r3, #0]
		}
		else{
			HAL_UART_Receive_DMA(tuneUart, &tuneHeader, 1);
			state = 1;
		}
		break;
 800744a:	e053      	b.n	80074f4 <tuneEdit+0x14c>
		else if(tuneHeader1 == 0x77){
 800744c:	4b2e      	ldr	r3, [pc, #184]	; (8007508 <tuneEdit+0x160>)
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	2b77      	cmp	r3, #119	; 0x77
 8007452:	d10a      	bne.n	800746a <tuneEdit+0xc2>
			tune_flag.editTerminated = 1;
 8007454:	4a2e      	ldr	r2, [pc, #184]	; (8007510 <tuneEdit+0x168>)
 8007456:	7813      	ldrb	r3, [r2, #0]
 8007458:	f043 0301 	orr.w	r3, r3, #1
 800745c:	7013      	strb	r3, [r2, #0]
			tunePending();
 800745e:	f7ff fd8d 	bl	8006f7c <tunePending>
			state = 0;
 8007462:	4b26      	ldr	r3, [pc, #152]	; (80074fc <tuneEdit+0x154>)
 8007464:	2200      	movs	r2, #0
 8007466:	701a      	strb	r2, [r3, #0]
		break;
 8007468:	e044      	b.n	80074f4 <tuneEdit+0x14c>
			HAL_UART_Receive_DMA(tuneUart, &tuneHeader, 1);
 800746a:	4b25      	ldr	r3, [pc, #148]	; (8007500 <tuneEdit+0x158>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2201      	movs	r2, #1
 8007470:	4924      	ldr	r1, [pc, #144]	; (8007504 <tuneEdit+0x15c>)
 8007472:	4618      	mov	r0, r3
 8007474:	f008 fdea 	bl	801004c <HAL_UART_Receive_DMA>
			state = 1;
 8007478:	4b20      	ldr	r3, [pc, #128]	; (80074fc <tuneEdit+0x154>)
 800747a:	2201      	movs	r2, #1
 800747c:	701a      	strb	r2, [r3, #0]
		break;
 800747e:	e039      	b.n	80074f4 <tuneEdit+0x14c>
	case 3:
		if(tuneBuffer[5] == 0x31 && tuneBuffer[6] == 0x40){
 8007480:	4b22      	ldr	r3, [pc, #136]	; (800750c <tuneEdit+0x164>)
 8007482:	795b      	ldrb	r3, [r3, #5]
 8007484:	2b31      	cmp	r3, #49	; 0x31
 8007486:	d10f      	bne.n	80074a8 <tuneEdit+0x100>
 8007488:	4b20      	ldr	r3, [pc, #128]	; (800750c <tuneEdit+0x164>)
 800748a:	799b      	ldrb	r3, [r3, #6]
 800748c:	2b40      	cmp	r3, #64	; 0x40
 800748e:	d10b      	bne.n	80074a8 <tuneEdit+0x100>
			*((int *)(intList[page][tuneBuffer[0]].ptr)) = *((int *)&tuneBuffer[1]);
 8007490:	4920      	ldr	r1, [pc, #128]	; (8007514 <tuneEdit+0x16c>)
 8007492:	79fb      	ldrb	r3, [r7, #7]
 8007494:	4a20      	ldr	r2, [pc, #128]	; (8007518 <tuneEdit+0x170>)
 8007496:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800749a:	4b1c      	ldr	r3, [pc, #112]	; (800750c <tuneEdit+0x164>)
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	011b      	lsls	r3, r3, #4
 80074a0:	4413      	add	r3, r2
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	680a      	ldr	r2, [r1, #0]
 80074a6:	601a      	str	r2, [r3, #0]
		}

		if(tuneBuffer[5] == 0x20 && tuneBuffer[6] == 0x00){
 80074a8:	4b18      	ldr	r3, [pc, #96]	; (800750c <tuneEdit+0x164>)
 80074aa:	795b      	ldrb	r3, [r3, #5]
 80074ac:	2b20      	cmp	r3, #32
 80074ae:	d10f      	bne.n	80074d0 <tuneEdit+0x128>
 80074b0:	4b16      	ldr	r3, [pc, #88]	; (800750c <tuneEdit+0x164>)
 80074b2:	799b      	ldrb	r3, [r3, #6]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10b      	bne.n	80074d0 <tuneEdit+0x128>
			*(floatList[page][tuneBuffer[0]].ptr) = *((float *)&tuneBuffer[1]);
 80074b8:	4916      	ldr	r1, [pc, #88]	; (8007514 <tuneEdit+0x16c>)
 80074ba:	79fb      	ldrb	r3, [r7, #7]
 80074bc:	4a17      	ldr	r2, [pc, #92]	; (800751c <tuneEdit+0x174>)
 80074be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80074c2:	4b12      	ldr	r3, [pc, #72]	; (800750c <tuneEdit+0x164>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	011b      	lsls	r3, r3, #4
 80074c8:	4413      	add	r3, r2
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	680a      	ldr	r2, [r1, #0]
 80074ce:	601a      	str	r2, [r3, #0]
		}
		tuneBuffer[5] = tuneBuffer[6] = 0;
 80074d0:	4b0e      	ldr	r3, [pc, #56]	; (800750c <tuneEdit+0x164>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	719a      	strb	r2, [r3, #6]
 80074d6:	4b0d      	ldr	r3, [pc, #52]	; (800750c <tuneEdit+0x164>)
 80074d8:	799a      	ldrb	r2, [r3, #6]
 80074da:	4b0c      	ldr	r3, [pc, #48]	; (800750c <tuneEdit+0x164>)
 80074dc:	715a      	strb	r2, [r3, #5]
		HAL_UART_Receive_DMA(tuneUart, &tuneHeader, 1);
 80074de:	4b08      	ldr	r3, [pc, #32]	; (8007500 <tuneEdit+0x158>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2201      	movs	r2, #1
 80074e4:	4907      	ldr	r1, [pc, #28]	; (8007504 <tuneEdit+0x15c>)
 80074e6:	4618      	mov	r0, r3
 80074e8:	f008 fdb0 	bl	801004c <HAL_UART_Receive_DMA>
		state = 1;
 80074ec:	4b03      	ldr	r3, [pc, #12]	; (80074fc <tuneEdit+0x154>)
 80074ee:	2201      	movs	r2, #1
 80074f0:	701a      	strb	r2, [r3, #0]
		break;
 80074f2:	bf00      	nop
	}
}
 80074f4:	bf00      	nop
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	200004bc 	.word	0x200004bc
 8007500:	20009ce0 	.word	0x20009ce0
 8007504:	2000917c 	.word	0x2000917c
 8007508:	200093a0 	.word	0x200093a0
 800750c:	20006f18 	.word	0x20006f18
 8007510:	20009768 	.word	0x20009768
 8007514:	20006f19 	.word	0x20006f19
 8007518:	200001e4 	.word	0x200001e4
 800751c:	200001f8 	.word	0x200001f8

08007520 <tuneWriteInt>:

uint32_t tuneWriteInt(void){
 8007520:	b580      	push	{r7, lr}
 8007522:	b086      	sub	sp, #24
 8007524:	af00      	add	r7, sp, #0
	uint32_t success=0;
 8007526:	2300      	movs	r3, #0
 8007528:	617b      	str	r3, [r7, #20]
	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	HAL_FLASH_Unlock();
 800752a:	f003 ff87 	bl	800b43c <HAL_FLASH_Unlock>

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 800752e:	4b2b      	ldr	r3, [pc, #172]	; (80075dc <tuneWriteInt+0xbc>)
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
	EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8007534:	4b29      	ldr	r3, [pc, #164]	; (80075dc <tuneWriteInt+0xbc>)
 8007536:	2202      	movs	r2, #2
 8007538:	611a      	str	r2, [r3, #16]
	EraseInitStruct.Sector        = FLASH_SECTOR_6;
 800753a:	4b28      	ldr	r3, [pc, #160]	; (80075dc <tuneWriteInt+0xbc>)
 800753c:	2206      	movs	r2, #6
 800753e:	609a      	str	r2, [r3, #8]
	EraseInitStruct.NbSectors     = 1;
 8007540:	4b26      	ldr	r3, [pc, #152]	; (80075dc <tuneWriteInt+0xbc>)
 8007542:	2201      	movs	r2, #1
 8007544:	60da      	str	r2, [r3, #12]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8007546:	1d3b      	adds	r3, r7, #4
 8007548:	4619      	mov	r1, r3
 800754a:	4824      	ldr	r0, [pc, #144]	; (80075dc <tuneWriteInt+0xbc>)
 800754c:	f004 f8e4 	bl	800b718 <HAL_FLASHEx_Erase>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d003      	beq.n	800755e <tuneWriteInt+0x3e>
	{
		return HAL_FLASH_GetError ();
 8007556:	f003 ffa3 	bl	800b4a0 <HAL_FLASH_GetError>
 800755a:	4603      	mov	r3, r0
 800755c:	e039      	b.n	80075d2 <tuneWriteInt+0xb2>
	}
	for(int i=0; i<tunePage; i++){
 800755e:	2300      	movs	r3, #0
 8007560:	613b      	str	r3, [r7, #16]
 8007562:	e02d      	b.n	80075c0 <tuneWriteInt+0xa0>
		uint32_t Address = intAddress[i];
 8007564:	4a1e      	ldr	r2, [pc, #120]	; (80075e0 <tuneWriteInt+0xc0>)
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800756c:	60fb      	str	r3, [r7, #12]
		for(int j=0; j<numInt[i]; j++){
 800756e:	2300      	movs	r3, #0
 8007570:	60bb      	str	r3, [r7, #8]
 8007572:	e01b      	b.n	80075ac <tuneWriteInt+0x8c>
			if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Address, *((int *)(intList[i][j].ptr)))==HAL_OK){
 8007574:	4a1b      	ldr	r2, [pc, #108]	; (80075e4 <tuneWriteInt+0xc4>)
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	011b      	lsls	r3, r3, #4
 8007580:	4413      	add	r3, r2
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	461a      	mov	r2, r3
 8007588:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800758c:	68f9      	ldr	r1, [r7, #12]
 800758e:	2002      	movs	r0, #2
 8007590:	f003 ff00 	bl	800b394 <HAL_FLASH_Program>
 8007594:	4603      	mov	r3, r0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d102      	bne.n	80075a0 <tuneWriteInt+0x80>
				success ++;
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	3301      	adds	r3, #1
 800759e:	617b      	str	r3, [r7, #20]
			}
			Address += 4;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3304      	adds	r3, #4
 80075a4:	60fb      	str	r3, [r7, #12]
		for(int j=0; j<numInt[i]; j++){
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	3301      	adds	r3, #1
 80075aa:	60bb      	str	r3, [r7, #8]
 80075ac:	4a0e      	ldr	r2, [pc, #56]	; (80075e8 <tuneWriteInt+0xc8>)
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	dbdc      	blt.n	8007574 <tuneWriteInt+0x54>
	for(int i=0; i<tunePage; i++){
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	3301      	adds	r3, #1
 80075be:	613b      	str	r3, [r7, #16]
 80075c0:	4b0a      	ldr	r3, [pc, #40]	; (80075ec <tuneWriteInt+0xcc>)
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	461a      	mov	r2, r3
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	4293      	cmp	r3, r2
 80075ca:	dbcb      	blt.n	8007564 <tuneWriteInt+0x44>
		}
	}

	HAL_FLASH_Lock();
 80075cc:	f003 ff58 	bl	800b480 <HAL_FLASH_Lock>
	return success;
 80075d0:	697b      	ldr	r3, [r7, #20]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3718      	adds	r7, #24
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	200004c0 	.word	0x200004c0
 80075e0:	2000020c 	.word	0x2000020c
 80075e4:	200001e4 	.word	0x200001e4
 80075e8:	200001bc 	.word	0x200001bc
 80075ec:	20006e00 	.word	0x20006e00

080075f0 <tuneWriteFloat>:

uint32_t tuneWriteFloat(void){
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af00      	add	r7, sp, #0

	uint32_t success=0;
 80075f6:	2300      	movs	r3, #0
 80075f8:	617b      	str	r3, [r7, #20]
	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	HAL_FLASH_Unlock();
 80075fa:	f003 ff1f 	bl	800b43c <HAL_FLASH_Unlock>

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80075fe:	4b2c      	ldr	r3, [pc, #176]	; (80076b0 <tuneWriteFloat+0xc0>)
 8007600:	2200      	movs	r2, #0
 8007602:	601a      	str	r2, [r3, #0]
	EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8007604:	4b2a      	ldr	r3, [pc, #168]	; (80076b0 <tuneWriteFloat+0xc0>)
 8007606:	2202      	movs	r2, #2
 8007608:	611a      	str	r2, [r3, #16]
	EraseInitStruct.Sector        = FLASH_SECTOR_7;
 800760a:	4b29      	ldr	r3, [pc, #164]	; (80076b0 <tuneWriteFloat+0xc0>)
 800760c:	2207      	movs	r2, #7
 800760e:	609a      	str	r2, [r3, #8]
	EraseInitStruct.NbSectors     = 1;
 8007610:	4b27      	ldr	r3, [pc, #156]	; (80076b0 <tuneWriteFloat+0xc0>)
 8007612:	2201      	movs	r2, #1
 8007614:	60da      	str	r2, [r3, #12]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8007616:	1d3b      	adds	r3, r7, #4
 8007618:	4619      	mov	r1, r3
 800761a:	4825      	ldr	r0, [pc, #148]	; (80076b0 <tuneWriteFloat+0xc0>)
 800761c:	f004 f87c 	bl	800b718 <HAL_FLASHEx_Erase>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d003      	beq.n	800762e <tuneWriteFloat+0x3e>
	{
		return HAL_FLASH_GetError ();
 8007626:	f003 ff3b 	bl	800b4a0 <HAL_FLASH_GetError>
 800762a:	4603      	mov	r3, r0
 800762c:	e03b      	b.n	80076a6 <tuneWriteFloat+0xb6>
	}
	for(int i=0; i<tunePage; i++){
 800762e:	2300      	movs	r3, #0
 8007630:	613b      	str	r3, [r7, #16]
 8007632:	e02f      	b.n	8007694 <tuneWriteFloat+0xa4>
		uint32_t Address = floatAddress[i];
 8007634:	4a1f      	ldr	r2, [pc, #124]	; (80076b4 <tuneWriteFloat+0xc4>)
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800763c:	60fb      	str	r3, [r7, #12]
		for(int j=0; j<numFloat[i]; j++){
 800763e:	2300      	movs	r3, #0
 8007640:	60bb      	str	r3, [r7, #8]
 8007642:	e01d      	b.n	8007680 <tuneWriteFloat+0x90>
			uint32_t temp;
			memcpy(&temp, floatList[i][j].ptr, 4);
 8007644:	4a1c      	ldr	r2, [pc, #112]	; (80076b8 <tuneWriteFloat+0xc8>)
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	011b      	lsls	r3, r3, #4
 8007650:	4413      	add	r3, r2
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	603b      	str	r3, [r7, #0]
			if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Address, temp)==HAL_OK){
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	461a      	mov	r2, r3
 800765c:	f04f 0300 	mov.w	r3, #0
 8007660:	68f9      	ldr	r1, [r7, #12]
 8007662:	2002      	movs	r0, #2
 8007664:	f003 fe96 	bl	800b394 <HAL_FLASH_Program>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d102      	bne.n	8007674 <tuneWriteFloat+0x84>
				success ++;
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	3301      	adds	r3, #1
 8007672:	617b      	str	r3, [r7, #20]
			}
			Address += 4;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	3304      	adds	r3, #4
 8007678:	60fb      	str	r3, [r7, #12]
		for(int j=0; j<numFloat[i]; j++){
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	3301      	adds	r3, #1
 800767e:	60bb      	str	r3, [r7, #8]
 8007680:	4a0e      	ldr	r2, [pc, #56]	; (80076bc <tuneWriteFloat+0xcc>)
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007688:	68ba      	ldr	r2, [r7, #8]
 800768a:	429a      	cmp	r2, r3
 800768c:	dbda      	blt.n	8007644 <tuneWriteFloat+0x54>
	for(int i=0; i<tunePage; i++){
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	3301      	adds	r3, #1
 8007692:	613b      	str	r3, [r7, #16]
 8007694:	4b0a      	ldr	r3, [pc, #40]	; (80076c0 <tuneWriteFloat+0xd0>)
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	461a      	mov	r2, r3
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	4293      	cmp	r3, r2
 800769e:	dbc9      	blt.n	8007634 <tuneWriteFloat+0x44>
		}
	}
	HAL_FLASH_Lock();
 80076a0:	f003 feee 	bl	800b480 <HAL_FLASH_Lock>
	return success;
 80076a4:	697b      	ldr	r3, [r7, #20]
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3718      	adds	r7, #24
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	200004d4 	.word	0x200004d4
 80076b4:	20000220 	.word	0x20000220
 80076b8:	200001f8 	.word	0x200001f8
 80076bc:	200001d0 	.word	0x200001d0
 80076c0:	20006e00 	.word	0x20006e00

080076c4 <tuneRead>:

void tuneRead(void){
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
	for(int page=0; page<tunePage; page++){
 80076ca:	2300      	movs	r3, #0
 80076cc:	60fb      	str	r3, [r7, #12]
 80076ce:	e042      	b.n	8007756 <tuneRead+0x92>
		uint32_t Address = intAddress[page];
 80076d0:	4a27      	ldr	r2, [pc, #156]	; (8007770 <tuneRead+0xac>)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076d8:	60bb      	str	r3, [r7, #8]
		for(int i=0; i<numInt[page]; i++){
 80076da:	2300      	movs	r3, #0
 80076dc:	607b      	str	r3, [r7, #4]
 80076de:	e010      	b.n	8007702 <tuneRead+0x3e>
			memcpy(intList[page][i].ptr, (__IO uint32_t *)Address, 4);
 80076e0:	4a24      	ldr	r2, [pc, #144]	; (8007774 <tuneRead+0xb0>)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	011b      	lsls	r3, r3, #4
 80076ec:	4413      	add	r3, r2
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	68ba      	ldr	r2, [r7, #8]
 80076f2:	6812      	ldr	r2, [r2, #0]
 80076f4:	601a      	str	r2, [r3, #0]
			Address += 4;
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	3304      	adds	r3, #4
 80076fa:	60bb      	str	r3, [r7, #8]
		for(int i=0; i<numInt[page]; i++){
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3301      	adds	r3, #1
 8007700:	607b      	str	r3, [r7, #4]
 8007702:	4a1d      	ldr	r2, [pc, #116]	; (8007778 <tuneRead+0xb4>)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	429a      	cmp	r2, r3
 800770e:	dbe7      	blt.n	80076e0 <tuneRead+0x1c>
		}
		Address = floatAddress[page];
 8007710:	4a1a      	ldr	r2, [pc, #104]	; (800777c <tuneRead+0xb8>)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007718:	60bb      	str	r3, [r7, #8]
		for(int i=0; i<numFloat[page]; i++){
 800771a:	2300      	movs	r3, #0
 800771c:	603b      	str	r3, [r7, #0]
 800771e:	e010      	b.n	8007742 <tuneRead+0x7e>
			memcpy(floatList[page][i].ptr, (__IO uint32_t *)Address, 4);
 8007720:	4a17      	ldr	r2, [pc, #92]	; (8007780 <tuneRead+0xbc>)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	011b      	lsls	r3, r3, #4
 800772c:	4413      	add	r3, r2
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	6812      	ldr	r2, [r2, #0]
 8007734:	601a      	str	r2, [r3, #0]
			Address += 4;
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	3304      	adds	r3, #4
 800773a:	60bb      	str	r3, [r7, #8]
		for(int i=0; i<numFloat[page]; i++){
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	3301      	adds	r3, #1
 8007740:	603b      	str	r3, [r7, #0]
 8007742:	4a10      	ldr	r2, [pc, #64]	; (8007784 <tuneRead+0xc0>)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	429a      	cmp	r2, r3
 800774e:	dbe7      	blt.n	8007720 <tuneRead+0x5c>
	for(int page=0; page<tunePage; page++){
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3301      	adds	r3, #1
 8007754:	60fb      	str	r3, [r7, #12]
 8007756:	4b0c      	ldr	r3, [pc, #48]	; (8007788 <tuneRead+0xc4>)
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	461a      	mov	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	4293      	cmp	r3, r2
 8007760:	dbb6      	blt.n	80076d0 <tuneRead+0xc>
		}
	}
}
 8007762:	bf00      	nop
 8007764:	bf00      	nop
 8007766:	3714      	adds	r7, #20
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	2000020c 	.word	0x2000020c
 8007774:	200001e4 	.word	0x200001e4
 8007778:	200001bc 	.word	0x200001bc
 800777c:	20000220 	.word	0x20000220
 8007780:	200001f8 	.word	0x200001f8
 8007784:	200001d0 	.word	0x200001d0
 8007788:	20006e00 	.word	0x20006e00

0800778c <bldc_interface_init>:
static void(*rx_mcconf_received_func)(void) = 0;
static void(*rx_appconf_received_func)(void) = 0;
static void(*motor_control_set_func)(uint32_t controller_id, motor_control_mode mode, float value) = 0;
static void(*values_requested_func)(uint32_t controller_id) = 0;

void bldc_interface_init(void(*func)(uint32_t controller_id, unsigned char *data, unsigned int len)) {
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
	send_func = func;
 8007794:	4a04      	ldr	r2, [pc, #16]	; (80077a8 <bldc_interface_init+0x1c>)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6013      	str	r3, [r2, #0]
}
 800779a:	bf00      	nop
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	200007d0 	.word	0x200007d0

080077ac <bldc_interface_process_packet>:
 * The buffer to process.
 *
 * @param len
 * The length of the buffer.
 */
void bldc_interface_process_packet(unsigned char *data, unsigned int len) {
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
	if (!len) {
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	f001 8437 	beq.w	800902c <bldc_interface_process_packet+0x1880>
		return;
	}

	if (forward_func) {
 80077be:	4bcd      	ldr	r3, [pc, #820]	; (8007af4 <bldc_interface_process_packet+0x348>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d006      	beq.n	80077d4 <bldc_interface_process_packet+0x28>
		forward_func(data, len);
 80077c6:	4bcb      	ldr	r3, [pc, #812]	; (8007af4 <bldc_interface_process_packet+0x348>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	6839      	ldr	r1, [r7, #0]
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	4798      	blx	r3
		return;
 80077d0:	f001 bc43 	b.w	800905a <bldc_interface_process_packet+0x18ae>
	}

	int32_t ind = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]
	uint32_t mask = 0;
 80077d8:	2300      	movs	r3, #0
 80077da:	617b      	str	r3, [r7, #20]
	uint32_t hahaha = 0;
 80077dc:	2300      	movs	r3, #0
 80077de:	61fb      	str	r3, [r7, #28]
	int i = 0;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61bb      	str	r3, [r7, #24]
	unsigned char id = data[0];
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	74fb      	strb	r3, [r7, #19]
	data++;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	3301      	adds	r3, #1
 80077ee:	607b      	str	r3, [r7, #4]
	len--;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	3b01      	subs	r3, #1
 80077f4:	603b      	str	r3, [r7, #0]

	switch (id) {
 80077f6:	7cfb      	ldrb	r3, [r7, #19]
 80077f8:	2b32      	cmp	r3, #50	; 0x32
 80077fa:	f201 8419 	bhi.w	8009030 <bldc_interface_process_packet+0x1884>
 80077fe:	a201      	add	r2, pc, #4	; (adr r2, 8007804 <bldc_interface_process_packet+0x58>)
 8007800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007804:	080078d1 	.word	0x080078d1
 8007808:	08009031 	.word	0x08009031
 800780c:	08009031 	.word	0x08009031
 8007810:	08009031 	.word	0x08009031
 8007814:	0800791b 	.word	0x0800791b
 8007818:	08009031 	.word	0x08009031
 800781c:	08009031 	.word	0x08009031
 8007820:	08009031 	.word	0x08009031
 8007824:	08009031 	.word	0x08009031
 8007828:	08009031 	.word	0x08009031
 800782c:	08009031 	.word	0x08009031
 8007830:	08009031 	.word	0x08009031
 8007834:	08009031 	.word	0x08009031
 8007838:	0800900d 	.word	0x0800900d
 800783c:	08007f95 	.word	0x08007f95
 8007840:	08007f95 	.word	0x08007f95
 8007844:	0800901d 	.word	0x0800901d
 8007848:	08008851 	.word	0x08008851
 800784c:	08008851 	.word	0x08008851
 8007850:	08009031 	.word	0x08009031
 8007854:	08009031 	.word	0x08009031
 8007858:	08007f15 	.word	0x08007f15
 800785c:	08007f35 	.word	0x08007f35
 8007860:	08009031 	.word	0x08009031
 8007864:	08008e75 	.word	0x08008e75
 8007868:	08009031 	.word	0x08009031
 800786c:	08009031 	.word	0x08009031
 8007870:	08009031 	.word	0x08009031
 8007874:	08009031 	.word	0x08009031
 8007878:	08009031 	.word	0x08009031
 800787c:	08009031 	.word	0x08009031
 8007880:	08008f1d 	.word	0x08008f1d
 8007884:	08008f79 	.word	0x08008f79
 8007888:	08008fd5 	.word	0x08008fd5
 800788c:	08009031 	.word	0x08009031
 8007890:	08009031 	.word	0x08009031
 8007894:	08009031 	.word	0x08009031
 8007898:	08009031 	.word	0x08009031
 800789c:	08009031 	.word	0x08009031
 80078a0:	08009031 	.word	0x08009031
 80078a4:	08009031 	.word	0x08009031
 80078a8:	08009031 	.word	0x08009031
 80078ac:	08009031 	.word	0x08009031
 80078b0:	08009031 	.word	0x08009031
 80078b4:	08009031 	.word	0x08009031
 80078b8:	08009031 	.word	0x08009031
 80078bc:	08009031 	.word	0x08009031
 80078c0:	08009031 	.word	0x08009031
 80078c4:	08009031 	.word	0x08009031
 80078c8:	08009031 	.word	0x08009031
 80078cc:	08007b59 	.word	0x08007b59
	case COMM_FW_VERSION:
		if (len == 2) {
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d117      	bne.n	8007906 <bldc_interface_process_packet+0x15a>
			ind = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	60fb      	str	r3, [r7, #12]
			fw_major = data[ind++];
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	1c5a      	adds	r2, r3, #1
 80078de:	60fa      	str	r2, [r7, #12]
 80078e0:	461a      	mov	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4413      	add	r3, r2
 80078e6:	781b      	ldrb	r3, [r3, #0]
 80078e8:	461a      	mov	r2, r3
 80078ea:	4b83      	ldr	r3, [pc, #524]	; (8007af8 <bldc_interface_process_packet+0x34c>)
 80078ec:	601a      	str	r2, [r3, #0]
			fw_minor = data[ind++];
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	60fa      	str	r2, [r7, #12]
 80078f4:	461a      	mov	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4413      	add	r3, r2
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	461a      	mov	r2, r3
 80078fe:	4b7f      	ldr	r3, [pc, #508]	; (8007afc <bldc_interface_process_packet+0x350>)
 8007900:	601a      	str	r2, [r3, #0]
		} else {
			fw_major = -1;
			fw_minor = -1;
		}
		break;
 8007902:	f001 bbaa 	b.w	800905a <bldc_interface_process_packet+0x18ae>
			fw_major = -1;
 8007906:	4b7c      	ldr	r3, [pc, #496]	; (8007af8 <bldc_interface_process_packet+0x34c>)
 8007908:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800790c:	601a      	str	r2, [r3, #0]
			fw_minor = -1;
 800790e:	4b7b      	ldr	r3, [pc, #492]	; (8007afc <bldc_interface_process_packet+0x350>)
 8007910:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007914:	601a      	str	r2, [r3, #0]
		break;
 8007916:	f001 bba0 	b.w	800905a <bldc_interface_process_packet+0x18ae>
	case COMM_WRITE_NEW_APP_DATA:
		// TODO
		break;

	case COMM_GET_VALUES:
		ind = 0;
 800791a:	2300      	movs	r3, #0
 800791c:	60fb      	str	r3, [r7, #12]
		values.temp_mos = buffer_get_float16(data, 1e1, &ind);
 800791e:	f107 030c 	add.w	r3, r7, #12
 8007922:	4619      	mov	r1, r3
 8007924:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f001 fca0 	bl	800926e <buffer_get_float16>
 800792e:	eef0 7a40 	vmov.f32	s15, s0
 8007932:	4b73      	ldr	r3, [pc, #460]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007934:	edc3 7a01 	vstr	s15, [r3, #4]
		values.temp_motor = buffer_get_float16(data, 1e1, &ind);
 8007938:	f107 030c 	add.w	r3, r7, #12
 800793c:	4619      	mov	r1, r3
 800793e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f001 fc93 	bl	800926e <buffer_get_float16>
 8007948:	eef0 7a40 	vmov.f32	s15, s0
 800794c:	4b6c      	ldr	r3, [pc, #432]	; (8007b00 <bldc_interface_process_packet+0x354>)
 800794e:	edc3 7a02 	vstr	s15, [r3, #8]
		values.current_motor = buffer_get_float32(data, 1e2, &ind);
 8007952:	f107 030c 	add.w	r3, r7, #12
 8007956:	4619      	mov	r1, r3
 8007958:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 8007b04 <bldc_interface_process_packet+0x358>
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f001 fca1 	bl	80092a4 <buffer_get_float32>
 8007962:	eef0 7a40 	vmov.f32	s15, s0
 8007966:	4b66      	ldr	r3, [pc, #408]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007968:	edc3 7a03 	vstr	s15, [r3, #12]
		values.current_in = buffer_get_float32(data, 1e2, &ind);
 800796c:	f107 030c 	add.w	r3, r7, #12
 8007970:	4619      	mov	r1, r3
 8007972:	ed9f 0a64 	vldr	s0, [pc, #400]	; 8007b04 <bldc_interface_process_packet+0x358>
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f001 fc94 	bl	80092a4 <buffer_get_float32>
 800797c:	eef0 7a40 	vmov.f32	s15, s0
 8007980:	4b5f      	ldr	r3, [pc, #380]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007982:	edc3 7a04 	vstr	s15, [r3, #16]
		values.id = buffer_get_float32(data, 1e2, &ind);
 8007986:	f107 030c 	add.w	r3, r7, #12
 800798a:	4619      	mov	r1, r3
 800798c:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 8007b04 <bldc_interface_process_packet+0x358>
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f001 fc87 	bl	80092a4 <buffer_get_float32>
 8007996:	eef0 7a40 	vmov.f32	s15, s0
 800799a:	4b59      	ldr	r3, [pc, #356]	; (8007b00 <bldc_interface_process_packet+0x354>)
 800799c:	edc3 7a05 	vstr	s15, [r3, #20]
		values.iq = buffer_get_float32(data, 1e2, &ind);
 80079a0:	f107 030c 	add.w	r3, r7, #12
 80079a4:	4619      	mov	r1, r3
 80079a6:	ed9f 0a57 	vldr	s0, [pc, #348]	; 8007b04 <bldc_interface_process_packet+0x358>
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f001 fc7a 	bl	80092a4 <buffer_get_float32>
 80079b0:	eef0 7a40 	vmov.f32	s15, s0
 80079b4:	4b52      	ldr	r3, [pc, #328]	; (8007b00 <bldc_interface_process_packet+0x354>)
 80079b6:	edc3 7a06 	vstr	s15, [r3, #24]
		values.duty_now = buffer_get_float16(data, 1e3, &ind);
 80079ba:	f107 030c 	add.w	r3, r7, #12
 80079be:	4619      	mov	r1, r3
 80079c0:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8007b08 <bldc_interface_process_packet+0x35c>
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f001 fc52 	bl	800926e <buffer_get_float16>
 80079ca:	eef0 7a40 	vmov.f32	s15, s0
 80079ce:	4b4c      	ldr	r3, [pc, #304]	; (8007b00 <bldc_interface_process_packet+0x354>)
 80079d0:	edc3 7a08 	vstr	s15, [r3, #32]
		values.rpm = buffer_get_float32(data, 1e0, &ind);
 80079d4:	f107 030c 	add.w	r3, r7, #12
 80079d8:	4619      	mov	r1, r3
 80079da:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f001 fc60 	bl	80092a4 <buffer_get_float32>
 80079e4:	eef0 7a40 	vmov.f32	s15, s0
 80079e8:	4b45      	ldr	r3, [pc, #276]	; (8007b00 <bldc_interface_process_packet+0x354>)
 80079ea:	edc3 7a07 	vstr	s15, [r3, #28]
		values.v_in = buffer_get_float16(data, 1e1, &ind);
 80079ee:	f107 030c 	add.w	r3, r7, #12
 80079f2:	4619      	mov	r1, r3
 80079f4:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f001 fc38 	bl	800926e <buffer_get_float16>
 80079fe:	eef0 7a40 	vmov.f32	s15, s0
 8007a02:	4b3f      	ldr	r3, [pc, #252]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a04:	edc3 7a00 	vstr	s15, [r3]
		values.amp_hours = buffer_get_float32(data, 1e4, &ind);
 8007a08:	f107 030c 	add.w	r3, r7, #12
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8007b0c <bldc_interface_process_packet+0x360>
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f001 fc46 	bl	80092a4 <buffer_get_float32>
 8007a18:	eef0 7a40 	vmov.f32	s15, s0
 8007a1c:	4b38      	ldr	r3, [pc, #224]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a1e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		values.amp_hours_charged = buffer_get_float32(data, 1e4, &ind);
 8007a22:	f107 030c 	add.w	r3, r7, #12
 8007a26:	4619      	mov	r1, r3
 8007a28:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8007b0c <bldc_interface_process_packet+0x360>
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f001 fc39 	bl	80092a4 <buffer_get_float32>
 8007a32:	eef0 7a40 	vmov.f32	s15, s0
 8007a36:	4b32      	ldr	r3, [pc, #200]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a38:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		values.watt_hours = buffer_get_float32(data, 1e4, &ind);
 8007a3c:	f107 030c 	add.w	r3, r7, #12
 8007a40:	4619      	mov	r1, r3
 8007a42:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8007b0c <bldc_interface_process_packet+0x360>
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f001 fc2c 	bl	80092a4 <buffer_get_float32>
 8007a4c:	eef0 7a40 	vmov.f32	s15, s0
 8007a50:	4b2b      	ldr	r3, [pc, #172]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a52:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		values.watt_hours_charged = buffer_get_float32(data, 1e4, &ind);
 8007a56:	f107 030c 	add.w	r3, r7, #12
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8007b0c <bldc_interface_process_packet+0x360>
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f001 fc1f 	bl	80092a4 <buffer_get_float32>
 8007a66:	eef0 7a40 	vmov.f32	s15, s0
 8007a6a:	4b25      	ldr	r3, [pc, #148]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a6c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		values.tachometer = buffer_get_int32(data, &ind);
 8007a70:	f107 030c 	add.w	r3, r7, #12
 8007a74:	4619      	mov	r1, r3
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f001 fb99 	bl	80091ae <buffer_get_int32>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	4a20      	ldr	r2, [pc, #128]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a80:	6353      	str	r3, [r2, #52]	; 0x34
		values.tachometer_abs = buffer_get_int32(data, &ind);
 8007a82:	f107 030c 	add.w	r3, r7, #12
 8007a86:	4619      	mov	r1, r3
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f001 fb90 	bl	80091ae <buffer_get_int32>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	4a1b      	ldr	r2, [pc, #108]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007a92:	6393      	str	r3, [r2, #56]	; 0x38
		values.fault_code = (mc_fault_code)data[ind++];
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	1c5a      	adds	r2, r3, #1
 8007a98:	60fa      	str	r2, [r7, #12]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	781a      	ldrb	r2, [r3, #0]
 8007aa2:	4b17      	ldr	r3, [pc, #92]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

		if (ind < (int)len) {
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	da0d      	bge.n	8007acc <bldc_interface_process_packet+0x320>
			values.pid_pos = buffer_get_float32(data, 1e6, &ind);
 8007ab0:	f107 030c 	add.w	r3, r7, #12
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8007b10 <bldc_interface_process_packet+0x364>
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f001 fbf2 	bl	80092a4 <buffer_get_float32>
 8007ac0:	eef0 7a40 	vmov.f32	s15, s0
 8007ac4:	4b0e      	ldr	r3, [pc, #56]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007ac6:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
 8007aca:	e003      	b.n	8007ad4 <bldc_interface_process_packet+0x328>
		} else {
			values.pid_pos = 0.0;
 8007acc:	4b0c      	ldr	r3, [pc, #48]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007ace:	f04f 0200 	mov.w	r2, #0
 8007ad2:	645a      	str	r2, [r3, #68]	; 0x44
		}

		if (ind < (int)len) {
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	da1b      	bge.n	8007b14 <bldc_interface_process_packet+0x368>
			values.vesc_id = data[ind++];
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	1c5a      	adds	r2, r3, #1
 8007ae0:	60fa      	str	r2, [r7, #12]
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	781a      	ldrb	r2, [r3, #0]
 8007aea:	4b05      	ldr	r3, [pc, #20]	; (8007b00 <bldc_interface_process_packet+0x354>)
 8007aec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8007af0:	e014      	b.n	8007b1c <bldc_interface_process_packet+0x370>
 8007af2:	bf00      	nop
 8007af4:	200007d4 	.word	0x200007d4
 8007af8:	20000548 	.word	0x20000548
 8007afc:	2000054c 	.word	0x2000054c
 8007b00:	200004e8 	.word	0x200004e8
 8007b04:	42c80000 	.word	0x42c80000
 8007b08:	447a0000 	.word	0x447a0000
 8007b0c:	461c4000 	.word	0x461c4000
 8007b10:	49742400 	.word	0x49742400
		} else {
			values.vesc_id = 255;
 8007b14:	4b0c      	ldr	r3, [pc, #48]	; (8007b48 <bldc_interface_process_packet+0x39c>)
 8007b16:	22ff      	movs	r2, #255	; 0xff
 8007b18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		}

		rx_value_buf = values;
 8007b1c:	4a0b      	ldr	r2, [pc, #44]	; (8007b4c <bldc_interface_process_packet+0x3a0>)
 8007b1e:	4b0a      	ldr	r3, [pc, #40]	; (8007b48 <bldc_interface_process_packet+0x39c>)
 8007b20:	4610      	mov	r0, r2
 8007b22:	4619      	mov	r1, r3
 8007b24:	2360      	movs	r3, #96	; 0x60
 8007b26:	461a      	mov	r2, r3
 8007b28:	f00c fe7a 	bl	8014820 <memcpy>

		if (rx_value_func) {
 8007b2c:	4b08      	ldr	r3, [pc, #32]	; (8007b50 <bldc_interface_process_packet+0x3a4>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d003      	beq.n	8007b3c <bldc_interface_process_packet+0x390>
			rx_value_func(&values);
 8007b34:	4b06      	ldr	r3, [pc, #24]	; (8007b50 <bldc_interface_process_packet+0x3a4>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4803      	ldr	r0, [pc, #12]	; (8007b48 <bldc_interface_process_packet+0x39c>)
 8007b3a:	4798      	blx	r3
		}

		rx_value_complete = true;
 8007b3c:	4b05      	ldr	r3, [pc, #20]	; (8007b54 <bldc_interface_process_packet+0x3a8>)
 8007b3e:	2201      	movs	r2, #1
 8007b40:	701a      	strb	r2, [r3, #0]

		break;
 8007b42:	f001 ba8a 	b.w	800905a <bldc_interface_process_packet+0x18ae>
 8007b46:	bf00      	nop
 8007b48:	200004e8 	.word	0x200004e8
 8007b4c:	2000725c 	.word	0x2000725c
 8007b50:	200007d8 	.word	0x200007d8
 8007b54:	20009c24 	.word	0x20009c24

	case COMM_GET_VALUES_SELECTIVE:
		ind = 0;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60fb      	str	r3, [r7, #12]
		mask = buffer_get_uint32(data, &ind);
 8007b5c:	f107 030c 	add.w	r3, r7, #12
 8007b60:	4619      	mov	r1, r3
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f001 fb53 	bl	800920e <buffer_get_uint32>
 8007b68:	6178      	str	r0, [r7, #20]

		if (mask & ((uint32_t)1 << 0)) {
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f003 0301 	and.w	r3, r3, #1
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d00e      	beq.n	8007b92 <bldc_interface_process_packet+0x3e6>
			values.temp_mos = buffer_get_float16(data, 1e1, &ind);
 8007b74:	f107 030c 	add.w	r3, r7, #12
 8007b78:	4619      	mov	r1, r3
 8007b7a:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f001 fb75 	bl	800926e <buffer_get_float16>
 8007b84:	eef0 7a40 	vmov.f32	s15, s0
 8007b88:	4bc6      	ldr	r3, [pc, #792]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007b8a:	edc3 7a01 	vstr	s15, [r3, #4]
			hahaha = 0;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 1)) {
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	f003 0302 	and.w	r3, r3, #2
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d00e      	beq.n	8007bba <bldc_interface_process_packet+0x40e>
			values.temp_motor = buffer_get_float16(data, 1e1, &ind);
 8007b9c:	f107 030c 	add.w	r3, r7, #12
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f001 fb61 	bl	800926e <buffer_get_float16>
 8007bac:	eef0 7a40 	vmov.f32	s15, s0
 8007bb0:	4bbc      	ldr	r3, [pc, #752]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007bb2:	edc3 7a02 	vstr	s15, [r3, #8]
			hahaha = 1;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 2)) {
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	f003 0304 	and.w	r3, r3, #4
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00e      	beq.n	8007be2 <bldc_interface_process_packet+0x436>
			values.current_motor = buffer_get_float32(data, 1e2, &ind);
 8007bc4:	f107 030c 	add.w	r3, r7, #12
 8007bc8:	4619      	mov	r1, r3
 8007bca:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 8007ea8 <bldc_interface_process_packet+0x6fc>
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f001 fb68 	bl	80092a4 <buffer_get_float32>
 8007bd4:	eef0 7a40 	vmov.f32	s15, s0
 8007bd8:	4bb2      	ldr	r3, [pc, #712]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007bda:	edc3 7a03 	vstr	s15, [r3, #12]
			hahaha = 2;
 8007bde:	2302      	movs	r3, #2
 8007be0:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 3)) {
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f003 0308 	and.w	r3, r3, #8
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00e      	beq.n	8007c0a <bldc_interface_process_packet+0x45e>
			values.current_in = buffer_get_float32(data, 1e2, &ind);
 8007bec:	f107 030c 	add.w	r3, r7, #12
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	ed9f 0aad 	vldr	s0, [pc, #692]	; 8007ea8 <bldc_interface_process_packet+0x6fc>
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f001 fb54 	bl	80092a4 <buffer_get_float32>
 8007bfc:	eef0 7a40 	vmov.f32	s15, s0
 8007c00:	4ba8      	ldr	r3, [pc, #672]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007c02:	edc3 7a04 	vstr	s15, [r3, #16]
			hahaha = 3;
 8007c06:	2303      	movs	r3, #3
 8007c08:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 4)) {
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	f003 0310 	and.w	r3, r3, #16
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00e      	beq.n	8007c32 <bldc_interface_process_packet+0x486>
			values.id = buffer_get_float32(data, 1e2, &ind);
 8007c14:	f107 030c 	add.w	r3, r7, #12
 8007c18:	4619      	mov	r1, r3
 8007c1a:	ed9f 0aa3 	vldr	s0, [pc, #652]	; 8007ea8 <bldc_interface_process_packet+0x6fc>
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f001 fb40 	bl	80092a4 <buffer_get_float32>
 8007c24:	eef0 7a40 	vmov.f32	s15, s0
 8007c28:	4b9e      	ldr	r3, [pc, #632]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007c2a:	edc3 7a05 	vstr	s15, [r3, #20]
			hahaha = 4;
 8007c2e:	2304      	movs	r3, #4
 8007c30:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 5)) {
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f003 0320 	and.w	r3, r3, #32
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00e      	beq.n	8007c5a <bldc_interface_process_packet+0x4ae>
			values.iq = buffer_get_float32(data, 1e2, &ind);
 8007c3c:	f107 030c 	add.w	r3, r7, #12
 8007c40:	4619      	mov	r1, r3
 8007c42:	ed9f 0a99 	vldr	s0, [pc, #612]	; 8007ea8 <bldc_interface_process_packet+0x6fc>
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f001 fb2c 	bl	80092a4 <buffer_get_float32>
 8007c4c:	eef0 7a40 	vmov.f32	s15, s0
 8007c50:	4b94      	ldr	r3, [pc, #592]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007c52:	edc3 7a06 	vstr	s15, [r3, #24]
			hahaha = 5;
 8007c56:	2305      	movs	r3, #5
 8007c58:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 6)) {
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00e      	beq.n	8007c82 <bldc_interface_process_packet+0x4d6>
			values.duty_now = buffer_get_float16(data, 1e3, &ind);
 8007c64:	f107 030c 	add.w	r3, r7, #12
 8007c68:	4619      	mov	r1, r3
 8007c6a:	ed9f 0a92 	vldr	s0, [pc, #584]	; 8007eb4 <bldc_interface_process_packet+0x708>
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f001 fafd 	bl	800926e <buffer_get_float16>
 8007c74:	eef0 7a40 	vmov.f32	s15, s0
 8007c78:	4b8a      	ldr	r3, [pc, #552]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007c7a:	edc3 7a08 	vstr	s15, [r3, #32]
			hahaha = 6;
 8007c7e:	2306      	movs	r3, #6
 8007c80:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 7)) {
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00e      	beq.n	8007caa <bldc_interface_process_packet+0x4fe>
			values.rpm = buffer_get_float32(data, 1e0, &ind); // has to be divided by pole pairs
 8007c8c:	f107 030c 	add.w	r3, r7, #12
 8007c90:	4619      	mov	r1, r3
 8007c92:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f001 fb04 	bl	80092a4 <buffer_get_float32>
 8007c9c:	eef0 7a40 	vmov.f32	s15, s0
 8007ca0:	4b80      	ldr	r3, [pc, #512]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007ca2:	edc3 7a07 	vstr	s15, [r3, #28]
			hahaha = 7;
 8007ca6:	2307      	movs	r3, #7
 8007ca8:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 8)) {
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00e      	beq.n	8007cd2 <bldc_interface_process_packet+0x526>
			values.v_in = buffer_get_float16(data, 1e1, &ind);
 8007cb4:	f107 030c 	add.w	r3, r7, #12
 8007cb8:	4619      	mov	r1, r3
 8007cba:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f001 fad5 	bl	800926e <buffer_get_float16>
 8007cc4:	eef0 7a40 	vmov.f32	s15, s0
 8007cc8:	4b76      	ldr	r3, [pc, #472]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007cca:	edc3 7a00 	vstr	s15, [r3]
			hahaha = 8;
 8007cce:	2308      	movs	r3, #8
 8007cd0:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 9)) {
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00e      	beq.n	8007cfa <bldc_interface_process_packet+0x54e>
			values.amp_hours = buffer_get_float32(data, 1e4, &ind);
 8007cdc:	f107 030c 	add.w	r3, r7, #12
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	ed9f 0a72 	vldr	s0, [pc, #456]	; 8007eac <bldc_interface_process_packet+0x700>
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f001 fadc 	bl	80092a4 <buffer_get_float32>
 8007cec:	eef0 7a40 	vmov.f32	s15, s0
 8007cf0:	4b6c      	ldr	r3, [pc, #432]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007cf2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			hahaha = 9;
 8007cf6:	2309      	movs	r3, #9
 8007cf8:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 10)) {
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d00e      	beq.n	8007d22 <bldc_interface_process_packet+0x576>
			values.amp_hours_charged = buffer_get_float32(data, 1e4, &ind);
 8007d04:	f107 030c 	add.w	r3, r7, #12
 8007d08:	4619      	mov	r1, r3
 8007d0a:	ed9f 0a68 	vldr	s0, [pc, #416]	; 8007eac <bldc_interface_process_packet+0x700>
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f001 fac8 	bl	80092a4 <buffer_get_float32>
 8007d14:	eef0 7a40 	vmov.f32	s15, s0
 8007d18:	4b62      	ldr	r3, [pc, #392]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007d1a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			hahaha = 10;
 8007d1e:	230a      	movs	r3, #10
 8007d20:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 11)) {
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00e      	beq.n	8007d4a <bldc_interface_process_packet+0x59e>
			values.watt_hours = buffer_get_float32(data, 1e4, &ind);
 8007d2c:	f107 030c 	add.w	r3, r7, #12
 8007d30:	4619      	mov	r1, r3
 8007d32:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8007eac <bldc_interface_process_packet+0x700>
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f001 fab4 	bl	80092a4 <buffer_get_float32>
 8007d3c:	eef0 7a40 	vmov.f32	s15, s0
 8007d40:	4b58      	ldr	r3, [pc, #352]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007d42:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			hahaha = 11;
 8007d46:	230b      	movs	r3, #11
 8007d48:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 12)) {
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00e      	beq.n	8007d72 <bldc_interface_process_packet+0x5c6>
			values.watt_hours_charged = buffer_get_float32(data, 1e4, &ind);
 8007d54:	f107 030c 	add.w	r3, r7, #12
 8007d58:	4619      	mov	r1, r3
 8007d5a:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8007eac <bldc_interface_process_packet+0x700>
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f001 faa0 	bl	80092a4 <buffer_get_float32>
 8007d64:	eef0 7a40 	vmov.f32	s15, s0
 8007d68:	4b4e      	ldr	r3, [pc, #312]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007d6a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			hahaha = 12;
 8007d6e:	230c      	movs	r3, #12
 8007d70:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 13)) {
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d00a      	beq.n	8007d92 <bldc_interface_process_packet+0x5e6>
			values.tachometer = buffer_get_int32(data, &ind);
 8007d7c:	f107 030c 	add.w	r3, r7, #12
 8007d80:	4619      	mov	r1, r3
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f001 fa13 	bl	80091ae <buffer_get_int32>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	4a46      	ldr	r2, [pc, #280]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007d8c:	6353      	str	r3, [r2, #52]	; 0x34
			hahaha = 13;
 8007d8e:	230d      	movs	r3, #13
 8007d90:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 14)) {
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00a      	beq.n	8007db2 <bldc_interface_process_packet+0x606>
			values.tachometer_abs = buffer_get_int32(data, &ind);
 8007d9c:	f107 030c 	add.w	r3, r7, #12
 8007da0:	4619      	mov	r1, r3
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f001 fa03 	bl	80091ae <buffer_get_int32>
 8007da8:	4603      	mov	r3, r0
 8007daa:	4a3e      	ldr	r2, [pc, #248]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007dac:	6393      	str	r3, [r2, #56]	; 0x38
			hahaha = 14;
 8007dae:	230e      	movs	r3, #14
 8007db0:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 15)) {
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00b      	beq.n	8007dd4 <bldc_interface_process_packet+0x628>
			values.fault_code = (mc_fault_code)data[ind++];
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	60fa      	str	r2, [r7, #12]
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	781a      	ldrb	r2, [r3, #0]
 8007dca:	4b36      	ldr	r3, [pc, #216]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			hahaha = 15;
 8007dd0:	230f      	movs	r3, #15
 8007dd2:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 16)) {
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00e      	beq.n	8007dfc <bldc_interface_process_packet+0x650>
			values.pid_pos = buffer_get_float32(data, 1e6, &ind);
 8007dde:	f107 030c 	add.w	r3, r7, #12
 8007de2:	4619      	mov	r1, r3
 8007de4:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8007eb0 <bldc_interface_process_packet+0x704>
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f001 fa5b 	bl	80092a4 <buffer_get_float32>
 8007dee:	eef0 7a40 	vmov.f32	s15, s0
 8007df2:	4b2c      	ldr	r3, [pc, #176]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007df4:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			hahaha = 16;
 8007df8:	2310      	movs	r3, #16
 8007dfa:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 17)) {
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00b      	beq.n	8007e1e <bldc_interface_process_packet+0x672>
			values.vesc_id = data[ind++];
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	1c5a      	adds	r2, r3, #1
 8007e0a:	60fa      	str	r2, [r7, #12]
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4413      	add	r3, r2
 8007e12:	781a      	ldrb	r2, [r3, #0]
 8007e14:	4b23      	ldr	r3, [pc, #140]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007e16:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			hahaha = 17;
 8007e1a:	2311      	movs	r3, #17
 8007e1c:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 18)) {
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d028      	beq.n	8007e7a <bldc_interface_process_packet+0x6ce>
			values.temp_mos1 = buffer_get_float16(data, 1e1, &ind);
 8007e28:	f107 030c 	add.w	r3, r7, #12
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f001 fa1b 	bl	800926e <buffer_get_float16>
 8007e38:	eef0 7a40 	vmov.f32	s15, s0
 8007e3c:	4b19      	ldr	r3, [pc, #100]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007e3e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			values.temp_mos2 = buffer_get_float16(data, 1e1, &ind);
 8007e42:	f107 030c 	add.w	r3, r7, #12
 8007e46:	4619      	mov	r1, r3
 8007e48:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f001 fa0e 	bl	800926e <buffer_get_float16>
 8007e52:	eef0 7a40 	vmov.f32	s15, s0
 8007e56:	4b13      	ldr	r3, [pc, #76]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007e58:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			values.temp_mos3 = buffer_get_float16(data, 1e1, &ind);
 8007e5c:	f107 030c 	add.w	r3, r7, #12
 8007e60:	4619      	mov	r1, r3
 8007e62:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f001 fa01 	bl	800926e <buffer_get_float16>
 8007e6c:	eef0 7a40 	vmov.f32	s15, s0
 8007e70:	4b0c      	ldr	r3, [pc, #48]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007e72:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			hahaha = 18;
 8007e76:	2312      	movs	r3, #18
 8007e78:	61fb      	str	r3, [r7, #28]
		}
		if (mask & ((uint32_t)1 << 19)) {
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d019      	beq.n	8007eb8 <bldc_interface_process_packet+0x70c>
			values.vd = buffer_get_float32(data, 1e3, &ind);
 8007e84:	f107 030c 	add.w	r3, r7, #12
 8007e88:	4619      	mov	r1, r3
 8007e8a:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8007eb4 <bldc_interface_process_packet+0x708>
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f001 fa08 	bl	80092a4 <buffer_get_float32>
 8007e94:	eef0 7a40 	vmov.f32	s15, s0
 8007e98:	4b02      	ldr	r3, [pc, #8]	; (8007ea4 <bldc_interface_process_packet+0x6f8>)
 8007e9a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			hahaha = 19;
 8007e9e:	2313      	movs	r3, #19
 8007ea0:	61fb      	str	r3, [r7, #28]
 8007ea2:	e009      	b.n	8007eb8 <bldc_interface_process_packet+0x70c>
 8007ea4:	200004e8 	.word	0x200004e8
 8007ea8:	42c80000 	.word	0x42c80000
 8007eac:	461c4000 	.word	0x461c4000
 8007eb0:	49742400 	.word	0x49742400
 8007eb4:	447a0000 	.word	0x447a0000
		}
		if (mask & ((uint32_t)1 << 20)) {
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00e      	beq.n	8007ee0 <bldc_interface_process_packet+0x734>
			values.vq = buffer_get_float32(data, 1e3, &ind);
 8007ec2:	f107 030c 	add.w	r3, r7, #12
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	ed1f 0a06 	vldr	s0, [pc, #-24]	; 8007eb4 <bldc_interface_process_packet+0x708>
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f001 f9e9 	bl	80092a4 <buffer_get_float32>
 8007ed2:	eef0 7a40 	vmov.f32	s15, s0
 8007ed6:	4b26      	ldr	r3, [pc, #152]	; (8007f70 <bldc_interface_process_packet+0x7c4>)
 8007ed8:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			hahaha = 20;
 8007edc:	2314      	movs	r3, #20
 8007ede:	61fb      	str	r3, [r7, #28]
		}

		rx_value_buf = values;
 8007ee0:	4a24      	ldr	r2, [pc, #144]	; (8007f74 <bldc_interface_process_packet+0x7c8>)
 8007ee2:	4b23      	ldr	r3, [pc, #140]	; (8007f70 <bldc_interface_process_packet+0x7c4>)
 8007ee4:	4610      	mov	r0, r2
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	2360      	movs	r3, #96	; 0x60
 8007eea:	461a      	mov	r2, r3
 8007eec:	f00c fc98 	bl	8014820 <memcpy>

		if(rx_value_selective_print){
 8007ef0:	4b21      	ldr	r3, [pc, #132]	; (8007f78 <bldc_interface_process_packet+0x7cc>)
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d008      	beq.n	8007f0a <bldc_interface_process_packet+0x75e>
			if (rx_value_selective_func) {
 8007ef8:	4b20      	ldr	r3, [pc, #128]	; (8007f7c <bldc_interface_process_packet+0x7d0>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d004      	beq.n	8007f0a <bldc_interface_process_packet+0x75e>
				rx_value_selective_func(hahaha, &values);
 8007f00:	4b1e      	ldr	r3, [pc, #120]	; (8007f7c <bldc_interface_process_packet+0x7d0>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	491a      	ldr	r1, [pc, #104]	; (8007f70 <bldc_interface_process_packet+0x7c4>)
 8007f06:	69f8      	ldr	r0, [r7, #28]
 8007f08:	4798      	blx	r3
			}
		}

		rx_value_complete = true;
 8007f0a:	4b1d      	ldr	r3, [pc, #116]	; (8007f80 <bldc_interface_process_packet+0x7d4>)
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	701a      	strb	r2, [r3, #0]
		break;
 8007f10:	f001 b8a3 	b.w	800905a <bldc_interface_process_packet+0x18ae>

	case COMM_PRINT:
		if (rx_printf_func) {
 8007f14:	4b1b      	ldr	r3, [pc, #108]	; (8007f84 <bldc_interface_process_packet+0x7d8>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f001 808b 	beq.w	8009034 <bldc_interface_process_packet+0x1888>
			data[len] = '\0';
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	4413      	add	r3, r2
 8007f24:	2200      	movs	r2, #0
 8007f26:	701a      	strb	r2, [r3, #0]
			rx_printf_func((char*)data);
 8007f28:	4b16      	ldr	r3, [pc, #88]	; (8007f84 <bldc_interface_process_packet+0x7d8>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	4798      	blx	r3
		}
		break;
 8007f30:	f001 b880 	b.w	8009034 <bldc_interface_process_packet+0x1888>
	case COMM_SAMPLE_PRINT:
		// TODO
		break;

	case COMM_ROTOR_POSITION:
		ind = 0;
 8007f34:	2300      	movs	r3, #0
 8007f36:	60fb      	str	r3, [r7, #12]
		rotor_pos = buffer_get_float32(data, 100000.0, &ind);
 8007f38:	f107 030c 	add.w	r3, r7, #12
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8007f88 <bldc_interface_process_packet+0x7dc>
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f001 f9ae 	bl	80092a4 <buffer_get_float32>
 8007f48:	eef0 7a40 	vmov.f32	s15, s0
 8007f4c:	4b0f      	ldr	r3, [pc, #60]	; (8007f8c <bldc_interface_process_packet+0x7e0>)
 8007f4e:	edc3 7a00 	vstr	s15, [r3]

		if (rx_rotor_pos_func) {
 8007f52:	4b0f      	ldr	r3, [pc, #60]	; (8007f90 <bldc_interface_process_packet+0x7e4>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f001 806e 	beq.w	8009038 <bldc_interface_process_packet+0x188c>
			rx_rotor_pos_func(rotor_pos);
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <bldc_interface_process_packet+0x7e4>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a0a      	ldr	r2, [pc, #40]	; (8007f8c <bldc_interface_process_packet+0x7e0>)
 8007f62:	edd2 7a00 	vldr	s15, [r2]
 8007f66:	eeb0 0a67 	vmov.f32	s0, s15
 8007f6a:	4798      	blx	r3
		}
		break;
 8007f6c:	f001 b864 	b.w	8009038 <bldc_interface_process_packet+0x188c>
 8007f70:	200004e8 	.word	0x200004e8
 8007f74:	2000725c 	.word	0x2000725c
 8007f78:	20009f64 	.word	0x20009f64
 8007f7c:	200007dc 	.word	0x200007dc
 8007f80:	20009c24 	.word	0x20009c24
 8007f84:	200007e0 	.word	0x200007e0
 8007f88:	47c35000 	.word	0x47c35000
 8007f8c:	20000550 	.word	0x20000550
 8007f90:	200007e4 	.word	0x200007e4
		// TODO
		break;

	case COMM_GET_MCCONF:
	case COMM_GET_MCCONF_DEFAULT:
		ind = 0;
 8007f94:	2300      	movs	r3, #0
 8007f96:	60fb      	str	r3, [r7, #12]

		mcconf.signature = buffer_get_uint32(data, &ind);
 8007f98:	f107 030c 	add.w	r3, r7, #12
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 f935 	bl	800920e <buffer_get_uint32>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	4ac5      	ldr	r2, [pc, #788]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8007fa8:	6013      	str	r3, [r2, #0]

		mcconf.pwm_mode = data[ind++];
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	1c5a      	adds	r2, r3, #1
 8007fae:	60fa      	str	r2, [r7, #12]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	781a      	ldrb	r2, [r3, #0]
 8007fb8:	4bc0      	ldr	r3, [pc, #768]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8007fba:	711a      	strb	r2, [r3, #4]
		mcconf.comm_mode = data[ind++];
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	60fa      	str	r2, [r7, #12]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	781a      	ldrb	r2, [r3, #0]
 8007fca:	4bbc      	ldr	r3, [pc, #752]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8007fcc:	715a      	strb	r2, [r3, #5]
		mcconf.motor_type = data[ind++];
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	1c5a      	adds	r2, r3, #1
 8007fd2:	60fa      	str	r2, [r7, #12]
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4413      	add	r3, r2
 8007fda:	781a      	ldrb	r2, [r3, #0]
 8007fdc:	4bb7      	ldr	r3, [pc, #732]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8007fde:	719a      	strb	r2, [r3, #6]
		mcconf.sensor_mode = data[ind++];
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	60fa      	str	r2, [r7, #12]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4413      	add	r3, r2
 8007fec:	781a      	ldrb	r2, [r3, #0]
 8007fee:	4bb3      	ldr	r3, [pc, #716]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8007ff0:	71da      	strb	r2, [r3, #7]

		mcconf.l_current_max = buffer_get_float32_auto(data, &ind);
 8007ff2:	f107 030c 	add.w	r3, r7, #12
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f001 f96d 	bl	80092d8 <buffer_get_float32_auto>
 8007ffe:	eef0 7a40 	vmov.f32	s15, s0
 8008002:	4bae      	ldr	r3, [pc, #696]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008004:	edc3 7a02 	vstr	s15, [r3, #8]
		mcconf.l_current_min = buffer_get_float32_auto(data, &ind);
 8008008:	f107 030c 	add.w	r3, r7, #12
 800800c:	4619      	mov	r1, r3
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f001 f962 	bl	80092d8 <buffer_get_float32_auto>
 8008014:	eef0 7a40 	vmov.f32	s15, s0
 8008018:	4ba8      	ldr	r3, [pc, #672]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800801a:	edc3 7a03 	vstr	s15, [r3, #12]
		mcconf.l_in_current_max = buffer_get_float32_auto(data, &ind);
 800801e:	f107 030c 	add.w	r3, r7, #12
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f001 f957 	bl	80092d8 <buffer_get_float32_auto>
 800802a:	eef0 7a40 	vmov.f32	s15, s0
 800802e:	4ba3      	ldr	r3, [pc, #652]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008030:	edc3 7a04 	vstr	s15, [r3, #16]
		mcconf.l_in_current_min = buffer_get_float32_auto(data, &ind);
 8008034:	f107 030c 	add.w	r3, r7, #12
 8008038:	4619      	mov	r1, r3
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f001 f94c 	bl	80092d8 <buffer_get_float32_auto>
 8008040:	eef0 7a40 	vmov.f32	s15, s0
 8008044:	4b9d      	ldr	r3, [pc, #628]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008046:	edc3 7a05 	vstr	s15, [r3, #20]
		mcconf.l_abs_current_max = buffer_get_float32_auto(data, &ind);
 800804a:	f107 030c 	add.w	r3, r7, #12
 800804e:	4619      	mov	r1, r3
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f001 f941 	bl	80092d8 <buffer_get_float32_auto>
 8008056:	eef0 7a40 	vmov.f32	s15, s0
 800805a:	4b98      	ldr	r3, [pc, #608]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800805c:	edc3 7a06 	vstr	s15, [r3, #24]
		mcconf.l_min_erpm = buffer_get_float32_auto(data, &ind);
 8008060:	f107 030c 	add.w	r3, r7, #12
 8008064:	4619      	mov	r1, r3
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f001 f936 	bl	80092d8 <buffer_get_float32_auto>
 800806c:	eef0 7a40 	vmov.f32	s15, s0
 8008070:	4b92      	ldr	r3, [pc, #584]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008072:	edc3 7a07 	vstr	s15, [r3, #28]
		mcconf.l_max_erpm = buffer_get_float32_auto(data, &ind);
 8008076:	f107 030c 	add.w	r3, r7, #12
 800807a:	4619      	mov	r1, r3
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f001 f92b 	bl	80092d8 <buffer_get_float32_auto>
 8008082:	eef0 7a40 	vmov.f32	s15, s0
 8008086:	4b8d      	ldr	r3, [pc, #564]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008088:	edc3 7a08 	vstr	s15, [r3, #32]
		mcconf.l_erpm_start = buffer_get_float32_auto(data, &ind);
 800808c:	f107 030c 	add.w	r3, r7, #12
 8008090:	4619      	mov	r1, r3
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f001 f920 	bl	80092d8 <buffer_get_float32_auto>
 8008098:	eef0 7a40 	vmov.f32	s15, s0
 800809c:	4b87      	ldr	r3, [pc, #540]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800809e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		mcconf.l_max_erpm_fbrake = buffer_get_float32_auto(data, &ind);
 80080a2:	f107 030c 	add.w	r3, r7, #12
 80080a6:	4619      	mov	r1, r3
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f001 f915 	bl	80092d8 <buffer_get_float32_auto>
 80080ae:	eef0 7a40 	vmov.f32	s15, s0
 80080b2:	4b82      	ldr	r3, [pc, #520]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80080b4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		mcconf.l_max_erpm_fbrake_cc = buffer_get_float32_auto(data, &ind);
 80080b8:	f107 030c 	add.w	r3, r7, #12
 80080bc:	4619      	mov	r1, r3
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f001 f90a 	bl	80092d8 <buffer_get_float32_auto>
 80080c4:	eef0 7a40 	vmov.f32	s15, s0
 80080c8:	4b7c      	ldr	r3, [pc, #496]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80080ca:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		mcconf.l_min_vin = buffer_get_float32_auto(data, &ind);
 80080ce:	f107 030c 	add.w	r3, r7, #12
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f001 f8ff 	bl	80092d8 <buffer_get_float32_auto>
 80080da:	eef0 7a40 	vmov.f32	s15, s0
 80080de:	4b77      	ldr	r3, [pc, #476]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80080e0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		mcconf.l_max_vin = buffer_get_float32_auto(data, &ind);
 80080e4:	f107 030c 	add.w	r3, r7, #12
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f001 f8f4 	bl	80092d8 <buffer_get_float32_auto>
 80080f0:	eef0 7a40 	vmov.f32	s15, s0
 80080f4:	4b71      	ldr	r3, [pc, #452]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80080f6:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		mcconf.l_battery_cut_start = buffer_get_float32_auto(data, &ind);
 80080fa:	f107 030c 	add.w	r3, r7, #12
 80080fe:	4619      	mov	r1, r3
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f001 f8e9 	bl	80092d8 <buffer_get_float32_auto>
 8008106:	eef0 7a40 	vmov.f32	s15, s0
 800810a:	4b6c      	ldr	r3, [pc, #432]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800810c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		mcconf.l_battery_cut_end = buffer_get_float32_auto(data, &ind);
 8008110:	f107 030c 	add.w	r3, r7, #12
 8008114:	4619      	mov	r1, r3
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f001 f8de 	bl	80092d8 <buffer_get_float32_auto>
 800811c:	eef0 7a40 	vmov.f32	s15, s0
 8008120:	4b66      	ldr	r3, [pc, #408]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008122:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		mcconf.l_slow_abs_current = data[ind++];
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	1c5a      	adds	r2, r3, #1
 800812a:	60fa      	str	r2, [r7, #12]
 800812c:	461a      	mov	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4413      	add	r3, r2
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	bf14      	ite	ne
 8008138:	2301      	movne	r3, #1
 800813a:	2300      	moveq	r3, #0
 800813c:	b2da      	uxtb	r2, r3
 800813e:	4b5f      	ldr	r3, [pc, #380]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		mcconf.l_temp_fet_start = buffer_get_float32_auto(data, &ind);
 8008144:	f107 030c 	add.w	r3, r7, #12
 8008148:	4619      	mov	r1, r3
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f001 f8c4 	bl	80092d8 <buffer_get_float32_auto>
 8008150:	eef0 7a40 	vmov.f32	s15, s0
 8008154:	4b59      	ldr	r3, [pc, #356]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008156:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		mcconf.l_temp_fet_end = buffer_get_float32_auto(data, &ind);
 800815a:	f107 030c 	add.w	r3, r7, #12
 800815e:	4619      	mov	r1, r3
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f001 f8b9 	bl	80092d8 <buffer_get_float32_auto>
 8008166:	eef0 7a40 	vmov.f32	s15, s0
 800816a:	4b54      	ldr	r3, [pc, #336]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800816c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		mcconf.l_temp_motor_start = buffer_get_float32_auto(data, &ind);
 8008170:	f107 030c 	add.w	r3, r7, #12
 8008174:	4619      	mov	r1, r3
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f001 f8ae 	bl	80092d8 <buffer_get_float32_auto>
 800817c:	eef0 7a40 	vmov.f32	s15, s0
 8008180:	4b4e      	ldr	r3, [pc, #312]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008182:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		mcconf.l_temp_motor_end = buffer_get_float32_auto(data, &ind);
 8008186:	f107 030c 	add.w	r3, r7, #12
 800818a:	4619      	mov	r1, r3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f001 f8a3 	bl	80092d8 <buffer_get_float32_auto>
 8008192:	eef0 7a40 	vmov.f32	s15, s0
 8008196:	4b49      	ldr	r3, [pc, #292]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008198:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		mcconf.l_temp_accel_dec = buffer_get_float32_auto(data, &ind);
 800819c:	f107 030c 	add.w	r3, r7, #12
 80081a0:	4619      	mov	r1, r3
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f001 f898 	bl	80092d8 <buffer_get_float32_auto>
 80081a8:	eef0 7a40 	vmov.f32	s15, s0
 80081ac:	4b43      	ldr	r3, [pc, #268]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80081ae:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		mcconf.l_min_duty = buffer_get_float32_auto(data, &ind);
 80081b2:	f107 030c 	add.w	r3, r7, #12
 80081b6:	4619      	mov	r1, r3
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f001 f88d 	bl	80092d8 <buffer_get_float32_auto>
 80081be:	eef0 7a40 	vmov.f32	s15, s0
 80081c2:	4b3e      	ldr	r3, [pc, #248]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80081c4:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		mcconf.l_max_duty = buffer_get_float32_auto(data, &ind);
 80081c8:	f107 030c 	add.w	r3, r7, #12
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f001 f882 	bl	80092d8 <buffer_get_float32_auto>
 80081d4:	eef0 7a40 	vmov.f32	s15, s0
 80081d8:	4b38      	ldr	r3, [pc, #224]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80081da:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		mcconf.l_watt_max = buffer_get_float32_auto(data, &ind);
 80081de:	f107 030c 	add.w	r3, r7, #12
 80081e2:	4619      	mov	r1, r3
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f001 f877 	bl	80092d8 <buffer_get_float32_auto>
 80081ea:	eef0 7a40 	vmov.f32	s15, s0
 80081ee:	4b33      	ldr	r3, [pc, #204]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80081f0:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		mcconf.l_watt_min = buffer_get_float32_auto(data, &ind);
 80081f4:	f107 030c 	add.w	r3, r7, #12
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f001 f86c 	bl	80092d8 <buffer_get_float32_auto>
 8008200:	eef0 7a40 	vmov.f32	s15, s0
 8008204:	4b2d      	ldr	r3, [pc, #180]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008206:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

		mcconf.lo_current_max = mcconf.l_current_max;
 800820a:	4b2c      	ldr	r3, [pc, #176]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	4a2b      	ldr	r2, [pc, #172]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008210:	6693      	str	r3, [r2, #104]	; 0x68
		mcconf.lo_current_min = mcconf.l_current_min;
 8008212:	4b2a      	ldr	r3, [pc, #168]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	4a29      	ldr	r2, [pc, #164]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008218:	66d3      	str	r3, [r2, #108]	; 0x6c
		mcconf.lo_in_current_max = mcconf.l_in_current_max;
 800821a:	4b28      	ldr	r3, [pc, #160]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	4a27      	ldr	r2, [pc, #156]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008220:	6713      	str	r3, [r2, #112]	; 0x70
		mcconf.lo_in_current_min = mcconf.l_in_current_min;
 8008222:	4b26      	ldr	r3, [pc, #152]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	4a25      	ldr	r2, [pc, #148]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008228:	6753      	str	r3, [r2, #116]	; 0x74
		mcconf.lo_current_motor_max_now = mcconf.l_current_max;
 800822a:	4b24      	ldr	r3, [pc, #144]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	4a23      	ldr	r2, [pc, #140]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008230:	6793      	str	r3, [r2, #120]	; 0x78
		mcconf.lo_current_motor_min_now = mcconf.l_current_min;
 8008232:	4b22      	ldr	r3, [pc, #136]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	4a21      	ldr	r2, [pc, #132]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008238:	67d3      	str	r3, [r2, #124]	; 0x7c

		mcconf.sl_min_erpm = buffer_get_float32_auto(data, &ind);
 800823a:	f107 030c 	add.w	r3, r7, #12
 800823e:	4619      	mov	r1, r3
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f001 f849 	bl	80092d8 <buffer_get_float32_auto>
 8008246:	eef0 7a40 	vmov.f32	s15, s0
 800824a:	4b1c      	ldr	r3, [pc, #112]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800824c:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		mcconf.sl_min_erpm_cycle_int_limit = buffer_get_float32_auto(data, &ind);
 8008250:	f107 030c 	add.w	r3, r7, #12
 8008254:	4619      	mov	r1, r3
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f001 f83e 	bl	80092d8 <buffer_get_float32_auto>
 800825c:	eef0 7a40 	vmov.f32	s15, s0
 8008260:	4b16      	ldr	r3, [pc, #88]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008262:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
		mcconf.sl_max_fullbreak_current_dir_change = buffer_get_float32_auto(data, &ind);
 8008266:	f107 030c 	add.w	r3, r7, #12
 800826a:	4619      	mov	r1, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f001 f833 	bl	80092d8 <buffer_get_float32_auto>
 8008272:	eef0 7a40 	vmov.f32	s15, s0
 8008276:	4b11      	ldr	r3, [pc, #68]	; (80082bc <bldc_interface_process_packet+0xb10>)
 8008278:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		mcconf.sl_cycle_int_limit = buffer_get_float32_auto(data, &ind);
 800827c:	f107 030c 	add.w	r3, r7, #12
 8008280:	4619      	mov	r1, r3
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f001 f828 	bl	80092d8 <buffer_get_float32_auto>
 8008288:	eef0 7a40 	vmov.f32	s15, s0
 800828c:	4b0b      	ldr	r3, [pc, #44]	; (80082bc <bldc_interface_process_packet+0xb10>)
 800828e:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		mcconf.sl_phase_advance_at_br = buffer_get_float32_auto(data, &ind);
 8008292:	f107 030c 	add.w	r3, r7, #12
 8008296:	4619      	mov	r1, r3
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f001 f81d 	bl	80092d8 <buffer_get_float32_auto>
 800829e:	eef0 7a40 	vmov.f32	s15, s0
 80082a2:	4b06      	ldr	r3, [pc, #24]	; (80082bc <bldc_interface_process_packet+0xb10>)
 80082a4:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
		mcconf.sl_cycle_int_rpm_br = buffer_get_float32_auto(data, &ind);
 80082a8:	f107 030c 	add.w	r3, r7, #12
 80082ac:	4619      	mov	r1, r3
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f001 f812 	bl	80092d8 <buffer_get_float32_auto>
 80082b4:	eef0 7a40 	vmov.f32	s15, s0
 80082b8:	e002      	b.n	80082c0 <bldc_interface_process_packet+0xb14>
 80082ba:	bf00      	nop
 80082bc:	20000554 	.word	0x20000554
 80082c0:	4bc7      	ldr	r3, [pc, #796]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80082c2:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
		mcconf.sl_bemf_coupling_k = buffer_get_float32_auto(data, &ind);
 80082c6:	f107 030c 	add.w	r3, r7, #12
 80082ca:	4619      	mov	r1, r3
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f001 f803 	bl	80092d8 <buffer_get_float32_auto>
 80082d2:	eef0 7a40 	vmov.f32	s15, s0
 80082d6:	4bc2      	ldr	r3, [pc, #776]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80082d8:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98

		memcpy(mcconf.hall_table, data + ind, 8);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	461a      	mov	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	441a      	add	r2, r3
 80082e4:	4bbe      	ldr	r3, [pc, #760]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80082e6:	339c      	adds	r3, #156	; 0x9c
 80082e8:	6810      	ldr	r0, [r2, #0]
 80082ea:	6851      	ldr	r1, [r2, #4]
 80082ec:	c303      	stmia	r3!, {r0, r1}
		ind += 8;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	3308      	adds	r3, #8
 80082f2:	60fb      	str	r3, [r7, #12]
		mcconf.hall_sl_erpm = buffer_get_float32_auto(data, &ind);
 80082f4:	f107 030c 	add.w	r3, r7, #12
 80082f8:	4619      	mov	r1, r3
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 ffec 	bl	80092d8 <buffer_get_float32_auto>
 8008300:	eef0 7a40 	vmov.f32	s15, s0
 8008304:	4bb6      	ldr	r3, [pc, #728]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008306:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4

		mcconf.foc_current_kp = buffer_get_float32_auto(data, &ind);
 800830a:	f107 030c 	add.w	r3, r7, #12
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 ffe1 	bl	80092d8 <buffer_get_float32_auto>
 8008316:	eef0 7a40 	vmov.f32	s15, s0
 800831a:	4bb1      	ldr	r3, [pc, #708]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800831c:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		mcconf.foc_current_ki = buffer_get_float32_auto(data, &ind);
 8008320:	f107 030c 	add.w	r3, r7, #12
 8008324:	4619      	mov	r1, r3
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 ffd6 	bl	80092d8 <buffer_get_float32_auto>
 800832c:	eef0 7a40 	vmov.f32	s15, s0
 8008330:	4bab      	ldr	r3, [pc, #684]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008332:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		mcconf.foc_f_sw = buffer_get_float32_auto(data, &ind);
 8008336:	f107 030c 	add.w	r3, r7, #12
 800833a:	4619      	mov	r1, r3
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 ffcb 	bl	80092d8 <buffer_get_float32_auto>
 8008342:	eef0 7a40 	vmov.f32	s15, s0
 8008346:	4ba6      	ldr	r3, [pc, #664]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008348:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		mcconf.foc_dt_us = buffer_get_float32_auto(data, &ind);
 800834c:	f107 030c 	add.w	r3, r7, #12
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 ffc0 	bl	80092d8 <buffer_get_float32_auto>
 8008358:	eef0 7a40 	vmov.f32	s15, s0
 800835c:	4ba0      	ldr	r3, [pc, #640]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800835e:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
		mcconf.foc_encoder_inverted = data[ind++];
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	1c5a      	adds	r2, r3, #1
 8008366:	60fa      	str	r2, [r7, #12]
 8008368:	461a      	mov	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4413      	add	r3, r2
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	bf14      	ite	ne
 8008374:	2301      	movne	r3, #1
 8008376:	2300      	moveq	r3, #0
 8008378:	b2da      	uxtb	r2, r3
 800837a:	4b99      	ldr	r3, [pc, #612]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800837c:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
		mcconf.foc_encoder_offset = buffer_get_float32_auto(data, &ind);
 8008380:	f107 030c 	add.w	r3, r7, #12
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 ffa6 	bl	80092d8 <buffer_get_float32_auto>
 800838c:	eef0 7a40 	vmov.f32	s15, s0
 8008390:	4b93      	ldr	r3, [pc, #588]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008392:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
		mcconf.foc_encoder_ratio = buffer_get_float32_auto(data, &ind);
 8008396:	f107 030c 	add.w	r3, r7, #12
 800839a:	4619      	mov	r1, r3
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 ff9b 	bl	80092d8 <buffer_get_float32_auto>
 80083a2:	eef0 7a40 	vmov.f32	s15, s0
 80083a6:	4b8e      	ldr	r3, [pc, #568]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80083a8:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0
		mcconf.foc_sensor_mode = data[ind++];
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	1c5a      	adds	r2, r3, #1
 80083b0:	60fa      	str	r2, [r7, #12]
 80083b2:	461a      	mov	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	4413      	add	r3, r2
 80083b8:	781a      	ldrb	r2, [r3, #0]
 80083ba:	4b89      	ldr	r3, [pc, #548]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80083bc:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
		mcconf.foc_pll_kp = buffer_get_float32_auto(data, &ind);
 80083c0:	f107 030c 	add.w	r3, r7, #12
 80083c4:	4619      	mov	r1, r3
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 ff86 	bl	80092d8 <buffer_get_float32_auto>
 80083cc:	eef0 7a40 	vmov.f32	s15, s0
 80083d0:	4b83      	ldr	r3, [pc, #524]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80083d2:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
		mcconf.foc_pll_ki = buffer_get_float32_auto(data, &ind);
 80083d6:	f107 030c 	add.w	r3, r7, #12
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f000 ff7b 	bl	80092d8 <buffer_get_float32_auto>
 80083e2:	eef0 7a40 	vmov.f32	s15, s0
 80083e6:	4b7e      	ldr	r3, [pc, #504]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80083e8:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
		mcconf.foc_motor_l = buffer_get_float32_auto(data, &ind);
 80083ec:	f107 030c 	add.w	r3, r7, #12
 80083f0:	4619      	mov	r1, r3
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 ff70 	bl	80092d8 <buffer_get_float32_auto>
 80083f8:	eef0 7a40 	vmov.f32	s15, s0
 80083fc:	4b78      	ldr	r3, [pc, #480]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80083fe:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
		mcconf.foc_motor_r = buffer_get_float32_auto(data, &ind);
 8008402:	f107 030c 	add.w	r3, r7, #12
 8008406:	4619      	mov	r1, r3
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 ff65 	bl	80092d8 <buffer_get_float32_auto>
 800840e:	eef0 7a40 	vmov.f32	s15, s0
 8008412:	4b73      	ldr	r3, [pc, #460]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008414:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
		mcconf.foc_motor_flux_linkage = buffer_get_float32_auto(data, &ind);
 8008418:	f107 030c 	add.w	r3, r7, #12
 800841c:	4619      	mov	r1, r3
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 ff5a 	bl	80092d8 <buffer_get_float32_auto>
 8008424:	eef0 7a40 	vmov.f32	s15, s0
 8008428:	4b6d      	ldr	r3, [pc, #436]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800842a:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
		mcconf.foc_observer_gain = buffer_get_float32_auto(data, &ind);
 800842e:	f107 030c 	add.w	r3, r7, #12
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 ff4f 	bl	80092d8 <buffer_get_float32_auto>
 800843a:	eef0 7a40 	vmov.f32	s15, s0
 800843e:	4b68      	ldr	r3, [pc, #416]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008440:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0
		mcconf.foc_observer_gain_slow = buffer_get_float32_auto(data, &ind);
 8008444:	f107 030c 	add.w	r3, r7, #12
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 ff44 	bl	80092d8 <buffer_get_float32_auto>
 8008450:	eef0 7a40 	vmov.f32	s15, s0
 8008454:	4b62      	ldr	r3, [pc, #392]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008456:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
		mcconf.foc_duty_dowmramp_kp = buffer_get_float32_auto(data, &ind);
 800845a:	f107 030c 	add.w	r3, r7, #12
 800845e:	4619      	mov	r1, r3
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 ff39 	bl	80092d8 <buffer_get_float32_auto>
 8008466:	eef0 7a40 	vmov.f32	s15, s0
 800846a:	4b5d      	ldr	r3, [pc, #372]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800846c:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
		mcconf.foc_duty_dowmramp_ki = buffer_get_float32_auto(data, &ind);
 8008470:	f107 030c 	add.w	r3, r7, #12
 8008474:	4619      	mov	r1, r3
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 ff2e 	bl	80092d8 <buffer_get_float32_auto>
 800847c:	eef0 7a40 	vmov.f32	s15, s0
 8008480:	4b57      	ldr	r3, [pc, #348]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008482:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
		mcconf.foc_openloop_rpm = buffer_get_float32_auto(data, &ind);
 8008486:	f107 030c 	add.w	r3, r7, #12
 800848a:	4619      	mov	r1, r3
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 ff23 	bl	80092d8 <buffer_get_float32_auto>
 8008492:	eef0 7a40 	vmov.f32	s15, s0
 8008496:	4b52      	ldr	r3, [pc, #328]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008498:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
		mcconf.foc_sl_openloop_hyst = buffer_get_float32_auto(data, &ind);
 800849c:	f107 030c 	add.w	r3, r7, #12
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 ff18 	bl	80092d8 <buffer_get_float32_auto>
 80084a8:	eef0 7a40 	vmov.f32	s15, s0
 80084ac:	4b4c      	ldr	r3, [pc, #304]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80084ae:	edc3 7a3b 	vstr	s15, [r3, #236]	; 0xec
		mcconf.foc_sl_openloop_time = buffer_get_float32_auto(data, &ind);
 80084b2:	f107 030c 	add.w	r3, r7, #12
 80084b6:	4619      	mov	r1, r3
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 ff0d 	bl	80092d8 <buffer_get_float32_auto>
 80084be:	eef0 7a40 	vmov.f32	s15, s0
 80084c2:	4b47      	ldr	r3, [pc, #284]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80084c4:	edc3 7a3c 	vstr	s15, [r3, #240]	; 0xf0
		mcconf.foc_sl_d_current_duty = buffer_get_float32_auto(data, &ind);
 80084c8:	f107 030c 	add.w	r3, r7, #12
 80084cc:	4619      	mov	r1, r3
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 ff02 	bl	80092d8 <buffer_get_float32_auto>
 80084d4:	eef0 7a40 	vmov.f32	s15, s0
 80084d8:	4b41      	ldr	r3, [pc, #260]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80084da:	edc3 7a3d 	vstr	s15, [r3, #244]	; 0xf4
		mcconf.foc_sl_d_current_factor = buffer_get_float32_auto(data, &ind);
 80084de:	f107 030c 	add.w	r3, r7, #12
 80084e2:	4619      	mov	r1, r3
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 fef7 	bl	80092d8 <buffer_get_float32_auto>
 80084ea:	eef0 7a40 	vmov.f32	s15, s0
 80084ee:	4b3c      	ldr	r3, [pc, #240]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80084f0:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
		memcpy(mcconf.foc_hall_table, data + ind, 8);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	461a      	mov	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	441a      	add	r2, r3
 80084fc:	4b38      	ldr	r3, [pc, #224]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80084fe:	33fd      	adds	r3, #253	; 0xfd
 8008500:	6811      	ldr	r1, [r2, #0]
 8008502:	6852      	ldr	r2, [r2, #4]
 8008504:	6019      	str	r1, [r3, #0]
 8008506:	605a      	str	r2, [r3, #4]
		ind += 8;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	3308      	adds	r3, #8
 800850c:	60fb      	str	r3, [r7, #12]
		mcconf.foc_sl_erpm = buffer_get_float32_auto(data, &ind);
 800850e:	f107 030c 	add.w	r3, r7, #12
 8008512:	4619      	mov	r1, r3
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fedf 	bl	80092d8 <buffer_get_float32_auto>
 800851a:	eef0 7a40 	vmov.f32	s15, s0
 800851e:	4b30      	ldr	r3, [pc, #192]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008520:	edc3 7a42 	vstr	s15, [r3, #264]	; 0x108
		mcconf.foc_sample_v0_v7 = data[ind++];
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	1c5a      	adds	r2, r3, #1
 8008528:	60fa      	str	r2, [r7, #12]
 800852a:	461a      	mov	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4413      	add	r3, r2
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	bf14      	ite	ne
 8008536:	2301      	movne	r3, #1
 8008538:	2300      	moveq	r3, #0
 800853a:	b2da      	uxtb	r2, r3
 800853c:	4b28      	ldr	r3, [pc, #160]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800853e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
		mcconf.foc_sample_high_current = data[ind++];
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	60fa      	str	r2, [r7, #12]
 8008548:	461a      	mov	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4413      	add	r3, r2
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	bf14      	ite	ne
 8008554:	2301      	movne	r3, #1
 8008556:	2300      	moveq	r3, #0
 8008558:	b2da      	uxtb	r2, r3
 800855a:	4b21      	ldr	r3, [pc, #132]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 800855c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
		mcconf.foc_sat_comp = buffer_get_float32_auto(data, &ind);
 8008560:	f107 030c 	add.w	r3, r7, #12
 8008564:	4619      	mov	r1, r3
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 feb6 	bl	80092d8 <buffer_get_float32_auto>
 800856c:	eef0 7a40 	vmov.f32	s15, s0
 8008570:	4b1b      	ldr	r3, [pc, #108]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008572:	edc3 7a44 	vstr	s15, [r3, #272]	; 0x110
		mcconf.foc_temp_comp = data[ind++];
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	1c5a      	adds	r2, r3, #1
 800857a:	60fa      	str	r2, [r7, #12]
 800857c:	461a      	mov	r2, r3
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4413      	add	r3, r2
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	bf14      	ite	ne
 8008588:	2301      	movne	r3, #1
 800858a:	2300      	moveq	r3, #0
 800858c:	b2da      	uxtb	r2, r3
 800858e:	4b14      	ldr	r3, [pc, #80]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 8008590:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		mcconf.foc_temp_comp_base_temp = buffer_get_float32_auto(data, &ind);
 8008594:	f107 030c 	add.w	r3, r7, #12
 8008598:	4619      	mov	r1, r3
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 fe9c 	bl	80092d8 <buffer_get_float32_auto>
 80085a0:	eef0 7a40 	vmov.f32	s15, s0
 80085a4:	4b0e      	ldr	r3, [pc, #56]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80085a6:	edc3 7a46 	vstr	s15, [r3, #280]	; 0x118
		mcconf.foc_current_filter_const = buffer_get_float32_auto(data, &ind);
 80085aa:	f107 030c 	add.w	r3, r7, #12
 80085ae:	4619      	mov	r1, r3
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fe91 	bl	80092d8 <buffer_get_float32_auto>
 80085b6:	eef0 7a40 	vmov.f32	s15, s0
 80085ba:	4b09      	ldr	r3, [pc, #36]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80085bc:	edc3 7a47 	vstr	s15, [r3, #284]	; 0x11c

		mcconf.s_pid_kp = buffer_get_float32_auto(data, &ind);
 80085c0:	f107 030c 	add.w	r3, r7, #12
 80085c4:	4619      	mov	r1, r3
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 fe86 	bl	80092d8 <buffer_get_float32_auto>
 80085cc:	eef0 7a40 	vmov.f32	s15, s0
 80085d0:	4b03      	ldr	r3, [pc, #12]	; (80085e0 <bldc_interface_process_packet+0xe34>)
 80085d2:	edc3 7a48 	vstr	s15, [r3, #288]	; 0x120
		mcconf.s_pid_ki = buffer_get_float32_auto(data, &ind);
 80085d6:	f107 030c 	add.w	r3, r7, #12
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	e001      	b.n	80085e4 <bldc_interface_process_packet+0xe38>
 80085e0:	20000554 	.word	0x20000554
 80085e4:	f000 fe78 	bl	80092d8 <buffer_get_float32_auto>
 80085e8:	eef0 7a40 	vmov.f32	s15, s0
 80085ec:	4b96      	ldr	r3, [pc, #600]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80085ee:	edc3 7a49 	vstr	s15, [r3, #292]	; 0x124
		mcconf.s_pid_kd = buffer_get_float32_auto(data, &ind);
 80085f2:	f107 030c 	add.w	r3, r7, #12
 80085f6:	4619      	mov	r1, r3
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 fe6d 	bl	80092d8 <buffer_get_float32_auto>
 80085fe:	eef0 7a40 	vmov.f32	s15, s0
 8008602:	4b91      	ldr	r3, [pc, #580]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008604:	edc3 7a4a 	vstr	s15, [r3, #296]	; 0x128
		mcconf.s_pid_kd_filter = buffer_get_float32_auto(data, &ind);
 8008608:	f107 030c 	add.w	r3, r7, #12
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f000 fe62 	bl	80092d8 <buffer_get_float32_auto>
 8008614:	eef0 7a40 	vmov.f32	s15, s0
 8008618:	4b8b      	ldr	r3, [pc, #556]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800861a:	edc3 7a4b 	vstr	s15, [r3, #300]	; 0x12c
		mcconf.s_pid_min_erpm = buffer_get_float32_auto(data, &ind);
 800861e:	f107 030c 	add.w	r3, r7, #12
 8008622:	4619      	mov	r1, r3
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 fe57 	bl	80092d8 <buffer_get_float32_auto>
 800862a:	eef0 7a40 	vmov.f32	s15, s0
 800862e:	4b86      	ldr	r3, [pc, #536]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008630:	edc3 7a4c 	vstr	s15, [r3, #304]	; 0x130
		mcconf.s_pid_allow_braking = data[ind++];
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	1c5a      	adds	r2, r3, #1
 8008638:	60fa      	str	r2, [r7, #12]
 800863a:	461a      	mov	r2, r3
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4413      	add	r3, r2
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	bf14      	ite	ne
 8008646:	2301      	movne	r3, #1
 8008648:	2300      	moveq	r3, #0
 800864a:	b2da      	uxtb	r2, r3
 800864c:	4b7e      	ldr	r3, [pc, #504]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800864e:	f883 2134 	strb.w	r2, [r3, #308]	; 0x134

		mcconf.p_pid_kp = buffer_get_float32_auto(data, &ind);
 8008652:	f107 030c 	add.w	r3, r7, #12
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 fe3d 	bl	80092d8 <buffer_get_float32_auto>
 800865e:	eef0 7a40 	vmov.f32	s15, s0
 8008662:	4b79      	ldr	r3, [pc, #484]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008664:	edc3 7a4e 	vstr	s15, [r3, #312]	; 0x138
		mcconf.p_pid_ki = buffer_get_float32_auto(data, &ind);
 8008668:	f107 030c 	add.w	r3, r7, #12
 800866c:	4619      	mov	r1, r3
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 fe32 	bl	80092d8 <buffer_get_float32_auto>
 8008674:	eef0 7a40 	vmov.f32	s15, s0
 8008678:	4b73      	ldr	r3, [pc, #460]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800867a:	edc3 7a4f 	vstr	s15, [r3, #316]	; 0x13c
		mcconf.p_pid_kd = buffer_get_float32_auto(data, &ind);
 800867e:	f107 030c 	add.w	r3, r7, #12
 8008682:	4619      	mov	r1, r3
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fe27 	bl	80092d8 <buffer_get_float32_auto>
 800868a:	eef0 7a40 	vmov.f32	s15, s0
 800868e:	4b6e      	ldr	r3, [pc, #440]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008690:	edc3 7a50 	vstr	s15, [r3, #320]	; 0x140
		mcconf.p_pid_kd_filter = buffer_get_float32_auto(data, &ind);
 8008694:	f107 030c 	add.w	r3, r7, #12
 8008698:	4619      	mov	r1, r3
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 fe1c 	bl	80092d8 <buffer_get_float32_auto>
 80086a0:	eef0 7a40 	vmov.f32	s15, s0
 80086a4:	4b68      	ldr	r3, [pc, #416]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80086a6:	edc3 7a51 	vstr	s15, [r3, #324]	; 0x144
		mcconf.p_pid_ang_div = buffer_get_float32_auto(data, &ind);
 80086aa:	f107 030c 	add.w	r3, r7, #12
 80086ae:	4619      	mov	r1, r3
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fe11 	bl	80092d8 <buffer_get_float32_auto>
 80086b6:	eef0 7a40 	vmov.f32	s15, s0
 80086ba:	4b63      	ldr	r3, [pc, #396]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80086bc:	edc3 7a52 	vstr	s15, [r3, #328]	; 0x148

		mcconf.cc_startup_boost_duty = buffer_get_float32_auto(data, &ind);
 80086c0:	f107 030c 	add.w	r3, r7, #12
 80086c4:	4619      	mov	r1, r3
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fe06 	bl	80092d8 <buffer_get_float32_auto>
 80086cc:	eef0 7a40 	vmov.f32	s15, s0
 80086d0:	4b5d      	ldr	r3, [pc, #372]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80086d2:	edc3 7a53 	vstr	s15, [r3, #332]	; 0x14c
		mcconf.cc_min_current = buffer_get_float32_auto(data, &ind);
 80086d6:	f107 030c 	add.w	r3, r7, #12
 80086da:	4619      	mov	r1, r3
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 fdfb 	bl	80092d8 <buffer_get_float32_auto>
 80086e2:	eef0 7a40 	vmov.f32	s15, s0
 80086e6:	4b58      	ldr	r3, [pc, #352]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80086e8:	edc3 7a54 	vstr	s15, [r3, #336]	; 0x150
		mcconf.cc_gain = buffer_get_float32_auto(data, &ind);
 80086ec:	f107 030c 	add.w	r3, r7, #12
 80086f0:	4619      	mov	r1, r3
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fdf0 	bl	80092d8 <buffer_get_float32_auto>
 80086f8:	eef0 7a40 	vmov.f32	s15, s0
 80086fc:	4b52      	ldr	r3, [pc, #328]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80086fe:	edc3 7a55 	vstr	s15, [r3, #340]	; 0x154
		mcconf.cc_ramp_step_max = buffer_get_float32_auto(data, &ind);
 8008702:	f107 030c 	add.w	r3, r7, #12
 8008706:	4619      	mov	r1, r3
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 fde5 	bl	80092d8 <buffer_get_float32_auto>
 800870e:	eef0 7a40 	vmov.f32	s15, s0
 8008712:	4b4d      	ldr	r3, [pc, #308]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008714:	edc3 7a56 	vstr	s15, [r3, #344]	; 0x158

		mcconf.m_fault_stop_time_ms = buffer_get_int32(data, &ind);
 8008718:	f107 030c 	add.w	r3, r7, #12
 800871c:	4619      	mov	r1, r3
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 fd45 	bl	80091ae <buffer_get_int32>
 8008724:	4603      	mov	r3, r0
 8008726:	4a48      	ldr	r2, [pc, #288]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008728:	f8c2 315c 	str.w	r3, [r2, #348]	; 0x15c
		mcconf.m_duty_ramp_step = buffer_get_float32_auto(data, &ind);
 800872c:	f107 030c 	add.w	r3, r7, #12
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 fdd0 	bl	80092d8 <buffer_get_float32_auto>
 8008738:	eef0 7a40 	vmov.f32	s15, s0
 800873c:	4b42      	ldr	r3, [pc, #264]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800873e:	edc3 7a58 	vstr	s15, [r3, #352]	; 0x160
		mcconf.m_current_backoff_gain = buffer_get_float32_auto(data, &ind);
 8008742:	f107 030c 	add.w	r3, r7, #12
 8008746:	4619      	mov	r1, r3
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fdc5 	bl	80092d8 <buffer_get_float32_auto>
 800874e:	eef0 7a40 	vmov.f32	s15, s0
 8008752:	4b3d      	ldr	r3, [pc, #244]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008754:	edc3 7a59 	vstr	s15, [r3, #356]	; 0x164
		mcconf.m_encoder_counts = buffer_get_uint32(data, &ind);
 8008758:	f107 030c 	add.w	r3, r7, #12
 800875c:	4619      	mov	r1, r3
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 fd55 	bl	800920e <buffer_get_uint32>
 8008764:	4603      	mov	r3, r0
 8008766:	4a38      	ldr	r2, [pc, #224]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008768:	f8c2 3168 	str.w	r3, [r2, #360]	; 0x168
		mcconf.m_sensor_port_mode = data[ind++];
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	1c5a      	adds	r2, r3, #1
 8008770:	60fa      	str	r2, [r7, #12]
 8008772:	461a      	mov	r2, r3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4413      	add	r3, r2
 8008778:	781a      	ldrb	r2, [r3, #0]
 800877a:	4b33      	ldr	r3, [pc, #204]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800877c:	f883 216c 	strb.w	r2, [r3, #364]	; 0x16c
		mcconf.m_invert_direction = data[ind++];
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	1c5a      	adds	r2, r3, #1
 8008784:	60fa      	str	r2, [r7, #12]
 8008786:	461a      	mov	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4413      	add	r3, r2
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	bf14      	ite	ne
 8008792:	2301      	movne	r3, #1
 8008794:	2300      	moveq	r3, #0
 8008796:	b2da      	uxtb	r2, r3
 8008798:	4b2b      	ldr	r3, [pc, #172]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800879a:	f883 216d 	strb.w	r2, [r3, #365]	; 0x16d
		mcconf.m_drv8301_oc_mode = data[ind++];
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	60fa      	str	r2, [r7, #12]
 80087a4:	461a      	mov	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4413      	add	r3, r2
 80087aa:	781a      	ldrb	r2, [r3, #0]
 80087ac:	4b26      	ldr	r3, [pc, #152]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80087ae:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
		mcconf.m_drv8301_oc_adj = data[ind++];
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	60fa      	str	r2, [r7, #12]
 80087b8:	461a      	mov	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4413      	add	r3, r2
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	461a      	mov	r2, r3
 80087c2:	4b21      	ldr	r3, [pc, #132]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80087c4:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
		mcconf.m_bldc_f_sw_min = buffer_get_float32_auto(data, &ind);
 80087c8:	f107 030c 	add.w	r3, r7, #12
 80087cc:	4619      	mov	r1, r3
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 fd82 	bl	80092d8 <buffer_get_float32_auto>
 80087d4:	eef0 7a40 	vmov.f32	s15, s0
 80087d8:	4b1b      	ldr	r3, [pc, #108]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80087da:	edc3 7a5d 	vstr	s15, [r3, #372]	; 0x174
		mcconf.m_bldc_f_sw_max = buffer_get_float32_auto(data, &ind);
 80087de:	f107 030c 	add.w	r3, r7, #12
 80087e2:	4619      	mov	r1, r3
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 fd77 	bl	80092d8 <buffer_get_float32_auto>
 80087ea:	eef0 7a40 	vmov.f32	s15, s0
 80087ee:	4b16      	ldr	r3, [pc, #88]	; (8008848 <bldc_interface_process_packet+0x109c>)
 80087f0:	edc3 7a5e 	vstr	s15, [r3, #376]	; 0x178
		mcconf.m_dc_f_sw = buffer_get_float32_auto(data, &ind);
 80087f4:	f107 030c 	add.w	r3, r7, #12
 80087f8:	4619      	mov	r1, r3
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 fd6c 	bl	80092d8 <buffer_get_float32_auto>
 8008800:	eef0 7a40 	vmov.f32	s15, s0
 8008804:	4b10      	ldr	r3, [pc, #64]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008806:	edc3 7a5f 	vstr	s15, [r3, #380]	; 0x17c
		mcconf.m_ntc_motor_beta = buffer_get_float32_auto(data, &ind);
 800880a:	f107 030c 	add.w	r3, r7, #12
 800880e:	4619      	mov	r1, r3
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 fd61 	bl	80092d8 <buffer_get_float32_auto>
 8008816:	eef0 7a40 	vmov.f32	s15, s0
 800881a:	4b0b      	ldr	r3, [pc, #44]	; (8008848 <bldc_interface_process_packet+0x109c>)
 800881c:	edc3 7a60 	vstr	s15, [r3, #384]	; 0x180
		mcconf.m_out_aux_mode = data[ind++];
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	1c5a      	adds	r2, r3, #1
 8008824:	60fa      	str	r2, [r7, #12]
 8008826:	461a      	mov	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4413      	add	r3, r2
 800882c:	781a      	ldrb	r2, [r3, #0]
 800882e:	4b06      	ldr	r3, [pc, #24]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008830:	f883 2184 	strb.w	r2, [r3, #388]	; 0x184

		if (rx_mcconf_func) {
 8008834:	4b05      	ldr	r3, [pc, #20]	; (800884c <bldc_interface_process_packet+0x10a0>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	f000 83ff 	beq.w	800903c <bldc_interface_process_packet+0x1890>
			rx_mcconf_func(&mcconf);
 800883e:	4b03      	ldr	r3, [pc, #12]	; (800884c <bldc_interface_process_packet+0x10a0>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4801      	ldr	r0, [pc, #4]	; (8008848 <bldc_interface_process_packet+0x109c>)
 8008844:	4798      	blx	r3
		}
		break;
 8008846:	e3f9      	b.n	800903c <bldc_interface_process_packet+0x1890>
 8008848:	20000554 	.word	0x20000554
 800884c:	200007e8 	.word	0x200007e8

	case COMM_GET_APPCONF:
	case COMM_GET_APPCONF_DEFAULT:
		ind = 0;
 8008850:	2300      	movs	r3, #0
 8008852:	60fb      	str	r3, [r7, #12]
		appconf.signature = buffer_get_uint32(data, &ind);
 8008854:	f107 030c 	add.w	r3, r7, #12
 8008858:	4619      	mov	r1, r3
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fcd7 	bl	800920e <buffer_get_uint32>
 8008860:	4603      	mov	r3, r0
 8008862:	4aba      	ldr	r2, [pc, #744]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008864:	6013      	str	r3, [r2, #0]
		appconf.controller_id = data[ind++];
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	1c5a      	adds	r2, r3, #1
 800886a:	60fa      	str	r2, [r7, #12]
 800886c:	461a      	mov	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4413      	add	r3, r2
 8008872:	781a      	ldrb	r2, [r3, #0]
 8008874:	4bb5      	ldr	r3, [pc, #724]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008876:	711a      	strb	r2, [r3, #4]
		appconf.timeout_msec = buffer_get_uint32(data, &ind);
 8008878:	f107 030c 	add.w	r3, r7, #12
 800887c:	4619      	mov	r1, r3
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fcc5 	bl	800920e <buffer_get_uint32>
 8008884:	4603      	mov	r3, r0
 8008886:	4ab1      	ldr	r2, [pc, #708]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008888:	6093      	str	r3, [r2, #8]
		appconf.timeout_brake_current = buffer_get_float32_auto(data, &ind);
 800888a:	f107 030c 	add.w	r3, r7, #12
 800888e:	4619      	mov	r1, r3
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 fd21 	bl	80092d8 <buffer_get_float32_auto>
 8008896:	eef0 7a40 	vmov.f32	s15, s0
 800889a:	4bac      	ldr	r3, [pc, #688]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 800889c:	edc3 7a03 	vstr	s15, [r3, #12]
		appconf.send_can_status = data[ind++];
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	1c5a      	adds	r2, r3, #1
 80088a4:	60fa      	str	r2, [r7, #12]
 80088a6:	461a      	mov	r2, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4413      	add	r3, r2
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bf14      	ite	ne
 80088b2:	2301      	movne	r3, #1
 80088b4:	2300      	moveq	r3, #0
 80088b6:	b2da      	uxtb	r2, r3
 80088b8:	4ba4      	ldr	r3, [pc, #656]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80088ba:	741a      	strb	r2, [r3, #16]
		appconf.send_can_status_rate_hz = buffer_get_uint16(data, &ind);
 80088bc:	f107 030c 	add.w	r3, r7, #12
 80088c0:	4619      	mov	r1, r3
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 fc50 	bl	8009168 <buffer_get_uint16>
 80088c8:	4603      	mov	r3, r0
 80088ca:	461a      	mov	r2, r3
 80088cc:	4b9f      	ldr	r3, [pc, #636]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80088ce:	615a      	str	r2, [r3, #20]
		appconf.can_baud_rate = data[ind++];
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	1c5a      	adds	r2, r3, #1
 80088d4:	60fa      	str	r2, [r7, #12]
 80088d6:	461a      	mov	r2, r3
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	4413      	add	r3, r2
 80088dc:	781a      	ldrb	r2, [r3, #0]
 80088de:	4b9b      	ldr	r3, [pc, #620]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80088e0:	761a      	strb	r2, [r3, #24]

		appconf.app_to_use = data[ind++];
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	1c5a      	adds	r2, r3, #1
 80088e6:	60fa      	str	r2, [r7, #12]
 80088e8:	461a      	mov	r2, r3
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4413      	add	r3, r2
 80088ee:	781a      	ldrb	r2, [r3, #0]
 80088f0:	4b96      	ldr	r3, [pc, #600]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80088f2:	765a      	strb	r2, [r3, #25]

		appconf.app_ppm_conf.ctrl_type = data[ind++];
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	1c5a      	adds	r2, r3, #1
 80088f8:	60fa      	str	r2, [r7, #12]
 80088fa:	461a      	mov	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4413      	add	r3, r2
 8008900:	781a      	ldrb	r2, [r3, #0]
 8008902:	4b92      	ldr	r3, [pc, #584]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008904:	771a      	strb	r2, [r3, #28]
		appconf.app_ppm_conf.pid_max_erpm = buffer_get_float32_auto(data, &ind);
 8008906:	f107 030c 	add.w	r3, r7, #12
 800890a:	4619      	mov	r1, r3
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fce3 	bl	80092d8 <buffer_get_float32_auto>
 8008912:	eef0 7a40 	vmov.f32	s15, s0
 8008916:	4b8d      	ldr	r3, [pc, #564]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008918:	edc3 7a08 	vstr	s15, [r3, #32]
		appconf.app_ppm_conf.hyst = buffer_get_float32_auto(data, &ind);
 800891c:	f107 030c 	add.w	r3, r7, #12
 8008920:	4619      	mov	r1, r3
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fcd8 	bl	80092d8 <buffer_get_float32_auto>
 8008928:	eef0 7a40 	vmov.f32	s15, s0
 800892c:	4b87      	ldr	r3, [pc, #540]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 800892e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		appconf.app_ppm_conf.pulse_start = buffer_get_float32_auto(data, &ind);
 8008932:	f107 030c 	add.w	r3, r7, #12
 8008936:	4619      	mov	r1, r3
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f000 fccd 	bl	80092d8 <buffer_get_float32_auto>
 800893e:	eef0 7a40 	vmov.f32	s15, s0
 8008942:	4b82      	ldr	r3, [pc, #520]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008944:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		appconf.app_ppm_conf.pulse_end = buffer_get_float32_auto(data, &ind);
 8008948:	f107 030c 	add.w	r3, r7, #12
 800894c:	4619      	mov	r1, r3
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 fcc2 	bl	80092d8 <buffer_get_float32_auto>
 8008954:	eef0 7a40 	vmov.f32	s15, s0
 8008958:	4b7c      	ldr	r3, [pc, #496]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 800895a:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		appconf.app_ppm_conf.pulse_center = buffer_get_float32_auto(data, &ind);
 800895e:	f107 030c 	add.w	r3, r7, #12
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fcb7 	bl	80092d8 <buffer_get_float32_auto>
 800896a:	eef0 7a40 	vmov.f32	s15, s0
 800896e:	4b77      	ldr	r3, [pc, #476]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008970:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		appconf.app_ppm_conf.median_filter = data[ind++];
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	1c5a      	adds	r2, r3, #1
 8008978:	60fa      	str	r2, [r7, #12]
 800897a:	461a      	mov	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4413      	add	r3, r2
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	bf14      	ite	ne
 8008986:	2301      	movne	r3, #1
 8008988:	2300      	moveq	r3, #0
 800898a:	b2da      	uxtb	r2, r3
 800898c:	4b6f      	ldr	r3, [pc, #444]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 800898e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		appconf.app_ppm_conf.safe_start = data[ind++];
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	60fa      	str	r2, [r7, #12]
 8008998:	461a      	mov	r2, r3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4413      	add	r3, r2
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	bf14      	ite	ne
 80089a4:	2301      	movne	r3, #1
 80089a6:	2300      	moveq	r3, #0
 80089a8:	b2da      	uxtb	r2, r3
 80089aa:	4b68      	ldr	r3, [pc, #416]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80089ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		appconf.app_ppm_conf.throttle_exp = buffer_get_float32_auto(data, &ind);
 80089b0:	f107 030c 	add.w	r3, r7, #12
 80089b4:	4619      	mov	r1, r3
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fc8e 	bl	80092d8 <buffer_get_float32_auto>
 80089bc:	eef0 7a40 	vmov.f32	s15, s0
 80089c0:	4b62      	ldr	r3, [pc, #392]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80089c2:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		appconf.app_ppm_conf.throttle_exp_brake = buffer_get_float32_auto(data, &ind);
 80089c6:	f107 030c 	add.w	r3, r7, #12
 80089ca:	4619      	mov	r1, r3
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fc83 	bl	80092d8 <buffer_get_float32_auto>
 80089d2:	eef0 7a40 	vmov.f32	s15, s0
 80089d6:	4b5d      	ldr	r3, [pc, #372]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80089d8:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		appconf.app_ppm_conf.throttle_exp_mode = data[ind++];
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	1c5a      	adds	r2, r3, #1
 80089e0:	60fa      	str	r2, [r7, #12]
 80089e2:	461a      	mov	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	4413      	add	r3, r2
 80089e8:	781a      	ldrb	r2, [r3, #0]
 80089ea:	4b58      	ldr	r3, [pc, #352]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 80089ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		appconf.app_ppm_conf.ramp_time_pos = buffer_get_float32_auto(data, &ind);
 80089f0:	f107 030c 	add.w	r3, r7, #12
 80089f4:	4619      	mov	r1, r3
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f000 fc6e 	bl	80092d8 <buffer_get_float32_auto>
 80089fc:	eef0 7a40 	vmov.f32	s15, s0
 8008a00:	4b52      	ldr	r3, [pc, #328]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a02:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		appconf.app_ppm_conf.ramp_time_neg = buffer_get_float32_auto(data, &ind);
 8008a06:	f107 030c 	add.w	r3, r7, #12
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fc63 	bl	80092d8 <buffer_get_float32_auto>
 8008a12:	eef0 7a40 	vmov.f32	s15, s0
 8008a16:	4b4d      	ldr	r3, [pc, #308]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a18:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		appconf.app_ppm_conf.multi_esc = data[ind++];
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	1c5a      	adds	r2, r3, #1
 8008a20:	60fa      	str	r2, [r7, #12]
 8008a22:	461a      	mov	r2, r3
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	4413      	add	r3, r2
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	bf14      	ite	ne
 8008a2e:	2301      	movne	r3, #1
 8008a30:	2300      	moveq	r3, #0
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	4b45      	ldr	r3, [pc, #276]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a36:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		appconf.app_ppm_conf.tc = data[ind++];
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	1c5a      	adds	r2, r3, #1
 8008a3e:	60fa      	str	r2, [r7, #12]
 8008a40:	461a      	mov	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	4413      	add	r3, r2
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	bf14      	ite	ne
 8008a4c:	2301      	movne	r3, #1
 8008a4e:	2300      	moveq	r3, #0
 8008a50:	b2da      	uxtb	r2, r3
 8008a52:	4b3e      	ldr	r3, [pc, #248]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a54:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
		appconf.app_ppm_conf.tc_max_diff = buffer_get_float32_auto(data, &ind);
 8008a58:	f107 030c 	add.w	r3, r7, #12
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fc3a 	bl	80092d8 <buffer_get_float32_auto>
 8008a64:	eef0 7a40 	vmov.f32	s15, s0
 8008a68:	4b38      	ldr	r3, [pc, #224]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a6a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

		appconf.app_adc_conf.ctrl_type = data[ind++];
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	1c5a      	adds	r2, r3, #1
 8008a72:	60fa      	str	r2, [r7, #12]
 8008a74:	461a      	mov	r2, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4413      	add	r3, r2
 8008a7a:	781a      	ldrb	r2, [r3, #0]
 8008a7c:	4b33      	ldr	r3, [pc, #204]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a7e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		appconf.app_adc_conf.hyst = buffer_get_float32_auto(data, &ind);
 8008a82:	f107 030c 	add.w	r3, r7, #12
 8008a86:	4619      	mov	r1, r3
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fc25 	bl	80092d8 <buffer_get_float32_auto>
 8008a8e:	eef0 7a40 	vmov.f32	s15, s0
 8008a92:	4b2e      	ldr	r3, [pc, #184]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008a94:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		appconf.app_adc_conf.voltage_start = buffer_get_float32_auto(data, &ind);
 8008a98:	f107 030c 	add.w	r3, r7, #12
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 fc1a 	bl	80092d8 <buffer_get_float32_auto>
 8008aa4:	eef0 7a40 	vmov.f32	s15, s0
 8008aa8:	4b28      	ldr	r3, [pc, #160]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008aaa:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		appconf.app_adc_conf.voltage_end = buffer_get_float32_auto(data, &ind);
 8008aae:	f107 030c 	add.w	r3, r7, #12
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 fc0f 	bl	80092d8 <buffer_get_float32_auto>
 8008aba:	eef0 7a40 	vmov.f32	s15, s0
 8008abe:	4b23      	ldr	r3, [pc, #140]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008ac0:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		appconf.app_adc_conf.voltage_center = buffer_get_float32_auto(data, &ind);
 8008ac4:	f107 030c 	add.w	r3, r7, #12
 8008ac8:	4619      	mov	r1, r3
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 fc04 	bl	80092d8 <buffer_get_float32_auto>
 8008ad0:	eef0 7a40 	vmov.f32	s15, s0
 8008ad4:	4b1d      	ldr	r3, [pc, #116]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008ad6:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		appconf.app_adc_conf.voltage2_start = buffer_get_float32_auto(data, &ind);
 8008ada:	f107 030c 	add.w	r3, r7, #12
 8008ade:	4619      	mov	r1, r3
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f000 fbf9 	bl	80092d8 <buffer_get_float32_auto>
 8008ae6:	eef0 7a40 	vmov.f32	s15, s0
 8008aea:	4b18      	ldr	r3, [pc, #96]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008aec:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		appconf.app_adc_conf.voltage2_end = buffer_get_float32_auto(data, &ind);
 8008af0:	f107 030c 	add.w	r3, r7, #12
 8008af4:	4619      	mov	r1, r3
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fbee 	bl	80092d8 <buffer_get_float32_auto>
 8008afc:	eef0 7a40 	vmov.f32	s15, s0
 8008b00:	4b12      	ldr	r3, [pc, #72]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008b02:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		appconf.app_adc_conf.use_filter = data[ind++];
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	1c5a      	adds	r2, r3, #1
 8008b0a:	60fa      	str	r2, [r7, #12]
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4413      	add	r3, r2
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	bf14      	ite	ne
 8008b18:	2301      	movne	r3, #1
 8008b1a:	2300      	moveq	r3, #0
 8008b1c:	b2da      	uxtb	r2, r3
 8008b1e:	4b0b      	ldr	r3, [pc, #44]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008b20:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
		appconf.app_adc_conf.safe_start = data[ind++];
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	1c5a      	adds	r2, r3, #1
 8008b28:	60fa      	str	r2, [r7, #12]
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4413      	add	r3, r2
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	bf14      	ite	ne
 8008b36:	2301      	movne	r3, #1
 8008b38:	2300      	moveq	r3, #0
 8008b3a:	b2da      	uxtb	r2, r3
 8008b3c:	4b03      	ldr	r3, [pc, #12]	; (8008b4c <bldc_interface_process_packet+0x13a0>)
 8008b3e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
		appconf.app_adc_conf.cc_button_inverted = data[ind++];
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	1c5a      	adds	r2, r3, #1
 8008b46:	60fa      	str	r2, [r7, #12]
 8008b48:	e002      	b.n	8008b50 <bldc_interface_process_packet+0x13a4>
 8008b4a:	bf00      	nop
 8008b4c:	200006dc 	.word	0x200006dc
 8008b50:	461a      	mov	r2, r3
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	4413      	add	r3, r2
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	bf14      	ite	ne
 8008b5c:	2301      	movne	r3, #1
 8008b5e:	2300      	moveq	r3, #0
 8008b60:	b2da      	uxtb	r2, r3
 8008b62:	4bb7      	ldr	r3, [pc, #732]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008b64:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
		appconf.app_adc_conf.rev_button_inverted = data[ind++];
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	1c5a      	adds	r2, r3, #1
 8008b6c:	60fa      	str	r2, [r7, #12]
 8008b6e:	461a      	mov	r2, r3
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4413      	add	r3, r2
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	bf14      	ite	ne
 8008b7a:	2301      	movne	r3, #1
 8008b7c:	2300      	moveq	r3, #0
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	4baf      	ldr	r3, [pc, #700]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008b82:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
		appconf.app_adc_conf.voltage_inverted = data[ind++];
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	1c5a      	adds	r2, r3, #1
 8008b8a:	60fa      	str	r2, [r7, #12]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4413      	add	r3, r2
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bf14      	ite	ne
 8008b98:	2301      	movne	r3, #1
 8008b9a:	2300      	moveq	r3, #0
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	4ba8      	ldr	r3, [pc, #672]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008ba0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
		appconf.app_adc_conf.voltage2_inverted = data[ind++];
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	1c5a      	adds	r2, r3, #1
 8008ba8:	60fa      	str	r2, [r7, #12]
 8008baa:	461a      	mov	r2, r3
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4413      	add	r3, r2
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	bf14      	ite	ne
 8008bb6:	2301      	movne	r3, #1
 8008bb8:	2300      	moveq	r3, #0
 8008bba:	b2da      	uxtb	r2, r3
 8008bbc:	4ba0      	ldr	r3, [pc, #640]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008bbe:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
		appconf.app_adc_conf.throttle_exp = buffer_get_float32_auto(data, &ind);
 8008bc2:	f107 030c 	add.w	r3, r7, #12
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fb85 	bl	80092d8 <buffer_get_float32_auto>
 8008bce:	eef0 7a40 	vmov.f32	s15, s0
 8008bd2:	4b9b      	ldr	r3, [pc, #620]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008bd4:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		appconf.app_adc_conf.throttle_exp_brake = buffer_get_float32_auto(data, &ind);
 8008bd8:	f107 030c 	add.w	r3, r7, #12
 8008bdc:	4619      	mov	r1, r3
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 fb7a 	bl	80092d8 <buffer_get_float32_auto>
 8008be4:	eef0 7a40 	vmov.f32	s15, s0
 8008be8:	4b95      	ldr	r3, [pc, #596]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008bea:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
		appconf.app_adc_conf.throttle_exp_mode = data[ind++];
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	1c5a      	adds	r2, r3, #1
 8008bf2:	60fa      	str	r2, [r7, #12]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	781a      	ldrb	r2, [r3, #0]
 8008bfc:	4b90      	ldr	r3, [pc, #576]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008bfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		appconf.app_adc_conf.ramp_time_pos = buffer_get_float32_auto(data, &ind);
 8008c02:	f107 030c 	add.w	r3, r7, #12
 8008c06:	4619      	mov	r1, r3
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 fb65 	bl	80092d8 <buffer_get_float32_auto>
 8008c0e:	eef0 7a40 	vmov.f32	s15, s0
 8008c12:	4b8b      	ldr	r3, [pc, #556]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008c14:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
		appconf.app_adc_conf.ramp_time_neg = buffer_get_float32_auto(data, &ind);
 8008c18:	f107 030c 	add.w	r3, r7, #12
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 fb5a 	bl	80092d8 <buffer_get_float32_auto>
 8008c24:	eef0 7a40 	vmov.f32	s15, s0
 8008c28:	4b85      	ldr	r3, [pc, #532]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008c2a:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		appconf.app_adc_conf.multi_esc = data[ind++];
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	1c5a      	adds	r2, r3, #1
 8008c32:	60fa      	str	r2, [r7, #12]
 8008c34:	461a      	mov	r2, r3
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4413      	add	r3, r2
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	bf14      	ite	ne
 8008c40:	2301      	movne	r3, #1
 8008c42:	2300      	moveq	r3, #0
 8008c44:	b2da      	uxtb	r2, r3
 8008c46:	4b7e      	ldr	r3, [pc, #504]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008c48:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
		appconf.app_adc_conf.tc = data[ind++];
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	1c5a      	adds	r2, r3, #1
 8008c50:	60fa      	str	r2, [r7, #12]
 8008c52:	461a      	mov	r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4413      	add	r3, r2
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	bf14      	ite	ne
 8008c5e:	2301      	movne	r3, #1
 8008c60:	2300      	moveq	r3, #0
 8008c62:	b2da      	uxtb	r2, r3
 8008c64:	4b76      	ldr	r3, [pc, #472]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008c66:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
		appconf.app_adc_conf.tc_max_diff = buffer_get_float32_auto(data, &ind);
 8008c6a:	f107 030c 	add.w	r3, r7, #12
 8008c6e:	4619      	mov	r1, r3
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fb31 	bl	80092d8 <buffer_get_float32_auto>
 8008c76:	eef0 7a40 	vmov.f32	s15, s0
 8008c7a:	4b71      	ldr	r3, [pc, #452]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008c7c:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
		appconf.app_adc_conf.update_rate_hz = buffer_get_uint16(data, &ind);
 8008c80:	f107 030c 	add.w	r3, r7, #12
 8008c84:	4619      	mov	r1, r3
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fa6e 	bl	8009168 <buffer_get_uint16>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	461a      	mov	r2, r3
 8008c90:	4b6b      	ldr	r3, [pc, #428]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008c92:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

		appconf.app_uart_baudrate = buffer_get_uint32(data, &ind);
 8008c96:	f107 030c 	add.w	r3, r7, #12
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 fab6 	bl	800920e <buffer_get_uint32>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	4a66      	ldr	r2, [pc, #408]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008ca6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		appconf.app_chuk_conf.ctrl_type = data[ind++];
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	1c5a      	adds	r2, r3, #1
 8008cae:	60fa      	str	r2, [r7, #12]
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	781a      	ldrb	r2, [r3, #0]
 8008cb8:	4b61      	ldr	r3, [pc, #388]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008cba:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
		appconf.app_chuk_conf.hyst = buffer_get_float32_auto(data, &ind);
 8008cbe:	f107 030c 	add.w	r3, r7, #12
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 fb07 	bl	80092d8 <buffer_get_float32_auto>
 8008cca:	eef0 7a40 	vmov.f32	s15, s0
 8008cce:	4b5c      	ldr	r3, [pc, #368]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008cd0:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
		appconf.app_chuk_conf.ramp_time_pos = buffer_get_float32_auto(data, &ind);
 8008cd4:	f107 030c 	add.w	r3, r7, #12
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 fafc 	bl	80092d8 <buffer_get_float32_auto>
 8008ce0:	eef0 7a40 	vmov.f32	s15, s0
 8008ce4:	4b56      	ldr	r3, [pc, #344]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008ce6:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		appconf.app_chuk_conf.ramp_time_neg = buffer_get_float32_auto(data, &ind);
 8008cea:	f107 030c 	add.w	r3, r7, #12
 8008cee:	4619      	mov	r1, r3
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f000 faf1 	bl	80092d8 <buffer_get_float32_auto>
 8008cf6:	eef0 7a40 	vmov.f32	s15, s0
 8008cfa:	4b51      	ldr	r3, [pc, #324]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008cfc:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		appconf.app_chuk_conf.stick_erpm_per_s_in_cc = buffer_get_float32_auto(data, &ind);
 8008d00:	f107 030c 	add.w	r3, r7, #12
 8008d04:	4619      	mov	r1, r3
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 fae6 	bl	80092d8 <buffer_get_float32_auto>
 8008d0c:	eef0 7a40 	vmov.f32	s15, s0
 8008d10:	4b4b      	ldr	r3, [pc, #300]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008d12:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		appconf.app_chuk_conf.throttle_exp = buffer_get_float32_auto(data, &ind);
 8008d16:	f107 030c 	add.w	r3, r7, #12
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 fadb 	bl	80092d8 <buffer_get_float32_auto>
 8008d22:	eef0 7a40 	vmov.f32	s15, s0
 8008d26:	4b46      	ldr	r3, [pc, #280]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008d28:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		appconf.app_chuk_conf.throttle_exp_brake = buffer_get_float32_auto(data, &ind);
 8008d2c:	f107 030c 	add.w	r3, r7, #12
 8008d30:	4619      	mov	r1, r3
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 fad0 	bl	80092d8 <buffer_get_float32_auto>
 8008d38:	eef0 7a40 	vmov.f32	s15, s0
 8008d3c:	4b40      	ldr	r3, [pc, #256]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008d3e:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
		appconf.app_chuk_conf.throttle_exp_mode = data[ind++];
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	1c5a      	adds	r2, r3, #1
 8008d46:	60fa      	str	r2, [r7, #12]
 8008d48:	461a      	mov	r2, r3
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	781a      	ldrb	r2, [r3, #0]
 8008d50:	4b3b      	ldr	r3, [pc, #236]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008d52:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		appconf.app_chuk_conf.multi_esc = data[ind++];
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	1c5a      	adds	r2, r3, #1
 8008d5a:	60fa      	str	r2, [r7, #12]
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4413      	add	r3, r2
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bf14      	ite	ne
 8008d68:	2301      	movne	r3, #1
 8008d6a:	2300      	moveq	r3, #0
 8008d6c:	b2da      	uxtb	r2, r3
 8008d6e:	4b34      	ldr	r3, [pc, #208]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008d70:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
		appconf.app_chuk_conf.tc = data[ind++];
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	1c5a      	adds	r2, r3, #1
 8008d78:	60fa      	str	r2, [r7, #12]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4413      	add	r3, r2
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	bf14      	ite	ne
 8008d86:	2301      	movne	r3, #1
 8008d88:	2300      	moveq	r3, #0
 8008d8a:	b2da      	uxtb	r2, r3
 8008d8c:	4b2c      	ldr	r3, [pc, #176]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008d8e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
		appconf.app_chuk_conf.tc_max_diff = buffer_get_float32_auto(data, &ind);
 8008d92:	f107 030c 	add.w	r3, r7, #12
 8008d96:	4619      	mov	r1, r3
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fa9d 	bl	80092d8 <buffer_get_float32_auto>
 8008d9e:	eef0 7a40 	vmov.f32	s15, s0
 8008da2:	4b27      	ldr	r3, [pc, #156]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008da4:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc

		appconf.app_nrf_conf.speed = data[ind++];
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	1c5a      	adds	r2, r3, #1
 8008dac:	60fa      	str	r2, [r7, #12]
 8008dae:	461a      	mov	r2, r3
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4413      	add	r3, r2
 8008db4:	781a      	ldrb	r2, [r3, #0]
 8008db6:	4b22      	ldr	r3, [pc, #136]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008db8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
		appconf.app_nrf_conf.power = data[ind++];
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	1c5a      	adds	r2, r3, #1
 8008dc0:	60fa      	str	r2, [r7, #12]
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	781a      	ldrb	r2, [r3, #0]
 8008dca:	4b1d      	ldr	r3, [pc, #116]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008dcc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		appconf.app_nrf_conf.crc_type = data[ind++];
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	1c5a      	adds	r2, r3, #1
 8008dd4:	60fa      	str	r2, [r7, #12]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4413      	add	r3, r2
 8008ddc:	781a      	ldrb	r2, [r3, #0]
 8008dde:	4b18      	ldr	r3, [pc, #96]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008de0:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
		appconf.app_nrf_conf.retry_delay = data[ind++];
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	1c5a      	adds	r2, r3, #1
 8008de8:	60fa      	str	r2, [r7, #12]
 8008dea:	461a      	mov	r2, r3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4413      	add	r3, r2
 8008df0:	781a      	ldrb	r2, [r3, #0]
 8008df2:	4b13      	ldr	r3, [pc, #76]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008df4:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
		appconf.app_nrf_conf.retries = data[ind++];
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	1c5a      	adds	r2, r3, #1
 8008dfc:	60fa      	str	r2, [r7, #12]
 8008dfe:	461a      	mov	r2, r3
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4413      	add	r3, r2
 8008e04:	781a      	ldrb	r2, [r3, #0]
 8008e06:	4b0e      	ldr	r3, [pc, #56]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008e08:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
		appconf.app_nrf_conf.channel = data[ind++];
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	60fa      	str	r2, [r7, #12]
 8008e12:	461a      	mov	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	4413      	add	r3, r2
 8008e18:	781a      	ldrb	r2, [r3, #0]
 8008e1a:	4b09      	ldr	r3, [pc, #36]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008e1c:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
		memcpy(appconf.app_nrf_conf.address, data + ind, 3);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	461a      	mov	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	441a      	add	r2, r3
 8008e28:	4b05      	ldr	r3, [pc, #20]	; (8008e40 <bldc_interface_process_packet+0x1694>)
 8008e2a:	33c6      	adds	r3, #198	; 0xc6
 8008e2c:	8811      	ldrh	r1, [r2, #0]
 8008e2e:	7892      	ldrb	r2, [r2, #2]
 8008e30:	8019      	strh	r1, [r3, #0]
 8008e32:	709a      	strb	r2, [r3, #2]
		ind += 3;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	3303      	adds	r3, #3
 8008e38:	60fb      	str	r3, [r7, #12]
		appconf.app_nrf_conf.send_crc_ack = data[ind++];
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	e002      	b.n	8008e44 <bldc_interface_process_packet+0x1698>
 8008e3e:	bf00      	nop
 8008e40:	200006dc 	.word	0x200006dc
 8008e44:	1c5a      	adds	r2, r3, #1
 8008e46:	60fa      	str	r2, [r7, #12]
 8008e48:	461a      	mov	r2, r3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	bf14      	ite	ne
 8008e54:	2301      	movne	r3, #1
 8008e56:	2300      	moveq	r3, #0
 8008e58:	b2da      	uxtb	r2, r3
 8008e5a:	4b81      	ldr	r3, [pc, #516]	; (8009060 <bldc_interface_process_packet+0x18b4>)
 8008e5c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

		if (rx_appconf_func) {
 8008e60:	4b80      	ldr	r3, [pc, #512]	; (8009064 <bldc_interface_process_packet+0x18b8>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f000 80eb 	beq.w	8009040 <bldc_interface_process_packet+0x1894>
			rx_appconf_func(&appconf);
 8008e6a:	4b7e      	ldr	r3, [pc, #504]	; (8009064 <bldc_interface_process_packet+0x18b8>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	487c      	ldr	r0, [pc, #496]	; (8009060 <bldc_interface_process_packet+0x18b4>)
 8008e70:	4798      	blx	r3
		}
		break;
 8008e72:	e0e5      	b.n	8009040 <bldc_interface_process_packet+0x1894>

	case COMM_DETECT_MOTOR_PARAM:
		ind = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	60fb      	str	r3, [r7, #12]
		detect_cycle_int_limit = buffer_get_float32(data, 1000.0, &ind);
 8008e78:	f107 030c 	add.w	r3, r7, #12
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 8009068 <bldc_interface_process_packet+0x18bc>
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fa0e 	bl	80092a4 <buffer_get_float32>
 8008e88:	eef0 7a40 	vmov.f32	s15, s0
 8008e8c:	4b77      	ldr	r3, [pc, #476]	; (800906c <bldc_interface_process_packet+0x18c0>)
 8008e8e:	edc3 7a00 	vstr	s15, [r3]
		detect_coupling_k = buffer_get_float32(data, 1000.0, &ind);
 8008e92:	f107 030c 	add.w	r3, r7, #12
 8008e96:	4619      	mov	r1, r3
 8008e98:	ed9f 0a73 	vldr	s0, [pc, #460]	; 8009068 <bldc_interface_process_packet+0x18bc>
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f000 fa01 	bl	80092a4 <buffer_get_float32>
 8008ea2:	eef0 7a40 	vmov.f32	s15, s0
 8008ea6:	4b72      	ldr	r3, [pc, #456]	; (8009070 <bldc_interface_process_packet+0x18c4>)
 8008ea8:	edc3 7a00 	vstr	s15, [r3]
		for (i = 0;i < 8;i++) {
 8008eac:	2300      	movs	r3, #0
 8008eae:	61bb      	str	r3, [r7, #24]
 8008eb0:	e00f      	b.n	8008ed2 <bldc_interface_process_packet+0x1726>
			detect_hall_table[i] = (const signed char)(data[ind++]);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	1c5a      	adds	r2, r3, #1
 8008eb6:	60fa      	str	r2, [r7, #12]
 8008eb8:	461a      	mov	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	b259      	sxtb	r1, r3
 8008ec2:	4a6c      	ldr	r2, [pc, #432]	; (8009074 <bldc_interface_process_packet+0x18c8>)
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	460a      	mov	r2, r1
 8008eca:	701a      	strb	r2, [r3, #0]
		for (i = 0;i < 8;i++) {
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	61bb      	str	r3, [r7, #24]
 8008ed2:	69bb      	ldr	r3, [r7, #24]
 8008ed4:	2b07      	cmp	r3, #7
 8008ed6:	ddec      	ble.n	8008eb2 <bldc_interface_process_packet+0x1706>
		}
		detect_hall_res = (const signed char)(data[ind++]);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	1c5a      	adds	r2, r3, #1
 8008edc:	60fa      	str	r2, [r7, #12]
 8008ede:	461a      	mov	r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	b25a      	sxtb	r2, r3
 8008ee8:	4b63      	ldr	r3, [pc, #396]	; (8009078 <bldc_interface_process_packet+0x18cc>)
 8008eea:	701a      	strb	r2, [r3, #0]

		if (rx_detect_func) {
 8008eec:	4b63      	ldr	r3, [pc, #396]	; (800907c <bldc_interface_process_packet+0x18d0>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f000 80a7 	beq.w	8009044 <bldc_interface_process_packet+0x1898>
			rx_detect_func(detect_cycle_int_limit, detect_coupling_k,
 8008ef6:	4b61      	ldr	r3, [pc, #388]	; (800907c <bldc_interface_process_packet+0x18d0>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a5c      	ldr	r2, [pc, #368]	; (800906c <bldc_interface_process_packet+0x18c0>)
 8008efc:	edd2 7a00 	vldr	s15, [r2]
 8008f00:	4a5b      	ldr	r2, [pc, #364]	; (8009070 <bldc_interface_process_packet+0x18c4>)
 8008f02:	ed92 7a00 	vldr	s14, [r2]
 8008f06:	4a5c      	ldr	r2, [pc, #368]	; (8009078 <bldc_interface_process_packet+0x18cc>)
 8008f08:	f992 2000 	ldrsb.w	r2, [r2]
 8008f0c:	4611      	mov	r1, r2
 8008f0e:	4859      	ldr	r0, [pc, #356]	; (8009074 <bldc_interface_process_packet+0x18c8>)
 8008f10:	eef0 0a47 	vmov.f32	s1, s14
 8008f14:	eeb0 0a67 	vmov.f32	s0, s15
 8008f18:	4798      	blx	r3
					detect_hall_table, detect_hall_res);
		}
		break;
 8008f1a:	e093      	b.n	8009044 <bldc_interface_process_packet+0x1898>
	case COMM_DETECT_HALL_FOC: {
		// TODO!
	} break;

	case COMM_GET_DECODED_PPM:
		ind = 0;
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	60fb      	str	r3, [r7, #12]
		dec_ppm = buffer_get_float32(data, 1000000.0, &ind);
 8008f20:	f107 030c 	add.w	r3, r7, #12
 8008f24:	4619      	mov	r1, r3
 8008f26:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8009080 <bldc_interface_process_packet+0x18d4>
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 f9ba 	bl	80092a4 <buffer_get_float32>
 8008f30:	eef0 7a40 	vmov.f32	s15, s0
 8008f34:	4b53      	ldr	r3, [pc, #332]	; (8009084 <bldc_interface_process_packet+0x18d8>)
 8008f36:	edc3 7a00 	vstr	s15, [r3]
		dec_ppm_len = buffer_get_float32(data, 1000000.0, &ind);
 8008f3a:	f107 030c 	add.w	r3, r7, #12
 8008f3e:	4619      	mov	r1, r3
 8008f40:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8009080 <bldc_interface_process_packet+0x18d4>
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 f9ad 	bl	80092a4 <buffer_get_float32>
 8008f4a:	eef0 7a40 	vmov.f32	s15, s0
 8008f4e:	4b4e      	ldr	r3, [pc, #312]	; (8009088 <bldc_interface_process_packet+0x18dc>)
 8008f50:	edc3 7a00 	vstr	s15, [r3]

		if (rx_dec_ppm_func) {
 8008f54:	4b4d      	ldr	r3, [pc, #308]	; (800908c <bldc_interface_process_packet+0x18e0>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d075      	beq.n	8009048 <bldc_interface_process_packet+0x189c>
			rx_dec_ppm_func(dec_ppm, dec_ppm_len);
 8008f5c:	4b4b      	ldr	r3, [pc, #300]	; (800908c <bldc_interface_process_packet+0x18e0>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a48      	ldr	r2, [pc, #288]	; (8009084 <bldc_interface_process_packet+0x18d8>)
 8008f62:	edd2 7a00 	vldr	s15, [r2]
 8008f66:	4a48      	ldr	r2, [pc, #288]	; (8009088 <bldc_interface_process_packet+0x18dc>)
 8008f68:	ed92 7a00 	vldr	s14, [r2]
 8008f6c:	eef0 0a47 	vmov.f32	s1, s14
 8008f70:	eeb0 0a67 	vmov.f32	s0, s15
 8008f74:	4798      	blx	r3
		}
		break;
 8008f76:	e067      	b.n	8009048 <bldc_interface_process_packet+0x189c>

	case COMM_GET_DECODED_ADC:
		ind = 0;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	60fb      	str	r3, [r7, #12]
		dec_adc = buffer_get_float32(data, 1000000.0, &ind);
 8008f7c:	f107 030c 	add.w	r3, r7, #12
 8008f80:	4619      	mov	r1, r3
 8008f82:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8009080 <bldc_interface_process_packet+0x18d4>
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 f98c 	bl	80092a4 <buffer_get_float32>
 8008f8c:	eef0 7a40 	vmov.f32	s15, s0
 8008f90:	4b3f      	ldr	r3, [pc, #252]	; (8009090 <bldc_interface_process_packet+0x18e4>)
 8008f92:	edc3 7a00 	vstr	s15, [r3]
		dec_adc_voltage = buffer_get_float32(data, 1000000.0, &ind);
 8008f96:	f107 030c 	add.w	r3, r7, #12
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8009080 <bldc_interface_process_packet+0x18d4>
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 f97f 	bl	80092a4 <buffer_get_float32>
 8008fa6:	eef0 7a40 	vmov.f32	s15, s0
 8008faa:	4b3a      	ldr	r3, [pc, #232]	; (8009094 <bldc_interface_process_packet+0x18e8>)
 8008fac:	edc3 7a00 	vstr	s15, [r3]
		// TODO for adc2

		if (rx_dec_adc_func) {
 8008fb0:	4b39      	ldr	r3, [pc, #228]	; (8009098 <bldc_interface_process_packet+0x18ec>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d049      	beq.n	800904c <bldc_interface_process_packet+0x18a0>
			rx_dec_adc_func(dec_adc, dec_adc_voltage);
 8008fb8:	4b37      	ldr	r3, [pc, #220]	; (8009098 <bldc_interface_process_packet+0x18ec>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a34      	ldr	r2, [pc, #208]	; (8009090 <bldc_interface_process_packet+0x18e4>)
 8008fbe:	edd2 7a00 	vldr	s15, [r2]
 8008fc2:	4a34      	ldr	r2, [pc, #208]	; (8009094 <bldc_interface_process_packet+0x18e8>)
 8008fc4:	ed92 7a00 	vldr	s14, [r2]
 8008fc8:	eef0 0a47 	vmov.f32	s1, s14
 8008fcc:	eeb0 0a67 	vmov.f32	s0, s15
 8008fd0:	4798      	blx	r3
		}
		break;
 8008fd2:	e03b      	b.n	800904c <bldc_interface_process_packet+0x18a0>

	case COMM_GET_DECODED_CHUK:
		ind = 0;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	60fb      	str	r3, [r7, #12]
		dec_chuk = buffer_get_float32(data, 1000000.0, &ind);
 8008fd8:	f107 030c 	add.w	r3, r7, #12
 8008fdc:	4619      	mov	r1, r3
 8008fde:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8009080 <bldc_interface_process_packet+0x18d4>
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f95e 	bl	80092a4 <buffer_get_float32>
 8008fe8:	eef0 7a40 	vmov.f32	s15, s0
 8008fec:	4b2b      	ldr	r3, [pc, #172]	; (800909c <bldc_interface_process_packet+0x18f0>)
 8008fee:	edc3 7a00 	vstr	s15, [r3]

		if (rx_dec_chuk_func) {
 8008ff2:	4b2b      	ldr	r3, [pc, #172]	; (80090a0 <bldc_interface_process_packet+0x18f4>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d02a      	beq.n	8009050 <bldc_interface_process_packet+0x18a4>
			rx_dec_chuk_func(dec_chuk);
 8008ffa:	4b29      	ldr	r3, [pc, #164]	; (80090a0 <bldc_interface_process_packet+0x18f4>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a27      	ldr	r2, [pc, #156]	; (800909c <bldc_interface_process_packet+0x18f0>)
 8009000:	edd2 7a00 	vldr	s15, [r2]
 8009004:	eeb0 0a67 	vmov.f32	s0, s15
 8009008:	4798      	blx	r3
		}
		break;
 800900a:	e021      	b.n	8009050 <bldc_interface_process_packet+0x18a4>

	case COMM_SET_MCCONF:
		// This is a confirmation that the new mcconf is received.
		if (rx_mcconf_received_func) {
 800900c:	4b25      	ldr	r3, [pc, #148]	; (80090a4 <bldc_interface_process_packet+0x18f8>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d01f      	beq.n	8009054 <bldc_interface_process_packet+0x18a8>
			rx_mcconf_received_func();
 8009014:	4b23      	ldr	r3, [pc, #140]	; (80090a4 <bldc_interface_process_packet+0x18f8>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4798      	blx	r3
		}
		break;
 800901a:	e01b      	b.n	8009054 <bldc_interface_process_packet+0x18a8>

	case COMM_SET_APPCONF:
		// This is a confirmation that the new appconf is received.
		if (rx_appconf_received_func) {
 800901c:	4b22      	ldr	r3, [pc, #136]	; (80090a8 <bldc_interface_process_packet+0x18fc>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d019      	beq.n	8009058 <bldc_interface_process_packet+0x18ac>
			rx_appconf_received_func();
 8009024:	4b20      	ldr	r3, [pc, #128]	; (80090a8 <bldc_interface_process_packet+0x18fc>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4798      	blx	r3
		}
		break;
 800902a:	e015      	b.n	8009058 <bldc_interface_process_packet+0x18ac>
		return;
 800902c:	bf00      	nop
 800902e:	e014      	b.n	800905a <bldc_interface_process_packet+0x18ae>

	default:
		break;
 8009030:	bf00      	nop
 8009032:	e012      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009034:	bf00      	nop
 8009036:	e010      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009038:	bf00      	nop
 800903a:	e00e      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 800903c:	bf00      	nop
 800903e:	e00c      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009040:	bf00      	nop
 8009042:	e00a      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009044:	bf00      	nop
 8009046:	e008      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009048:	bf00      	nop
 800904a:	e006      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 800904c:	bf00      	nop
 800904e:	e004      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009050:	bf00      	nop
 8009052:	e002      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009054:	bf00      	nop
 8009056:	e000      	b.n	800905a <bldc_interface_process_packet+0x18ae>
		break;
 8009058:	bf00      	nop
	}
}
 800905a:	3720      	adds	r7, #32
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}
 8009060:	200006dc 	.word	0x200006dc
 8009064:	200007ec 	.word	0x200007ec
 8009068:	447a0000 	.word	0x447a0000
 800906c:	200007a8 	.word	0x200007a8
 8009070:	200007ac 	.word	0x200007ac
 8009074:	200007b0 	.word	0x200007b0
 8009078:	200007b8 	.word	0x200007b8
 800907c:	200007f0 	.word	0x200007f0
 8009080:	49742400 	.word	0x49742400
 8009084:	200007bc 	.word	0x200007bc
 8009088:	200007c0 	.word	0x200007c0
 800908c:	200007f4 	.word	0x200007f4
 8009090:	200007c4 	.word	0x200007c4
 8009094:	200007c8 	.word	0x200007c8
 8009098:	200007f8 	.word	0x200007f8
 800909c:	200007cc 	.word	0x200007cc
 80090a0:	200007fc 	.word	0x200007fc
 80090a4:	20000800 	.word	0x20000800
 80090a8:	20000804 	.word	0x20000804

080090ac <buffer_append_int32>:
void buffer_append_uint16(uint8_t* buffer, uint16_t number, int32_t *index) {
	buffer[(*index)++] = number >> 8;
	buffer[(*index)++] = number;
}

void buffer_append_int32(uint8_t* buffer, int32_t number, int32_t *index) {
 80090ac:	b480      	push	{r7}
 80090ae:	b085      	sub	sp, #20
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	607a      	str	r2, [r7, #4]
	buffer[(*index)++] = number >> 24;
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	1618      	asrs	r0, r3, #24
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	1c59      	adds	r1, r3, #1
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	6011      	str	r1, [r2, #0]
 80090c6:	461a      	mov	r2, r3
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	4413      	add	r3, r2
 80090cc:	b2c2      	uxtb	r2, r0
 80090ce:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 16;
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	1418      	asrs	r0, r3, #16
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	1c59      	adds	r1, r3, #1
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	6011      	str	r1, [r2, #0]
 80090de:	461a      	mov	r2, r3
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	4413      	add	r3, r2
 80090e4:	b2c2      	uxtb	r2, r0
 80090e6:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 8;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	1218      	asrs	r0, r3, #8
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	1c59      	adds	r1, r3, #1
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	6011      	str	r1, [r2, #0]
 80090f6:	461a      	mov	r2, r3
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	4413      	add	r3, r2
 80090fc:	b2c2      	uxtb	r2, r0
 80090fe:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	1c59      	adds	r1, r3, #1
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	6011      	str	r1, [r2, #0]
 800910a:	461a      	mov	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	4413      	add	r3, r2
 8009110:	68ba      	ldr	r2, [r7, #8]
 8009112:	b2d2      	uxtb	r2, r2
 8009114:	701a      	strb	r2, [r3, #0]
}
 8009116:	bf00      	nop
 8009118:	3714      	adds	r7, #20
 800911a:	46bd      	mov	sp, r7
 800911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009120:	4770      	bx	lr

08009122 <buffer_get_int16>:
	}

	buffer_append_uint32(buffer, res, index);
}

int16_t buffer_get_int16(const uint8_t *buffer, int32_t *index) {
 8009122:	b480      	push	{r7}
 8009124:	b085      	sub	sp, #20
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
 800912a:	6039      	str	r1, [r7, #0]
	int16_t res =	((uint16_t) buffer[*index]) << 8 |
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	461a      	mov	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4413      	add	r3, r2
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	021b      	lsls	r3, r3, #8
 800913a:	b21a      	sxth	r2, r3
					((uint16_t) buffer[*index + 1]);
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3301      	adds	r3, #1
 8009142:	6879      	ldr	r1, [r7, #4]
 8009144:	440b      	add	r3, r1
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	b21b      	sxth	r3, r3
	int16_t res =	((uint16_t) buffer[*index]) << 8 |
 800914a:	4313      	orrs	r3, r2
 800914c:	81fb      	strh	r3, [r7, #14]
	*index += 2;
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	1c9a      	adds	r2, r3, #2
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	601a      	str	r2, [r3, #0]
	return res;
 8009158:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3714      	adds	r7, #20
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <buffer_get_uint16>:

uint16_t buffer_get_uint16(const uint8_t *buffer, int32_t *index) {
 8009168:	b480      	push	{r7}
 800916a:	b085      	sub	sp, #20
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	6039      	str	r1, [r7, #0]
	uint16_t res = 	((uint16_t) buffer[*index]) << 8 |
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	4413      	add	r3, r2
 800917c:	781b      	ldrb	r3, [r3, #0]
 800917e:	021b      	lsls	r3, r3, #8
 8009180:	b21a      	sxth	r2, r3
					((uint16_t) buffer[*index + 1]);
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	3301      	adds	r3, #1
 8009188:	6879      	ldr	r1, [r7, #4]
 800918a:	440b      	add	r3, r1
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	b21b      	sxth	r3, r3
	uint16_t res = 	((uint16_t) buffer[*index]) << 8 |
 8009190:	4313      	orrs	r3, r2
 8009192:	b21b      	sxth	r3, r3
 8009194:	81fb      	strh	r3, [r7, #14]
	*index += 2;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	1c9a      	adds	r2, r3, #2
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	601a      	str	r2, [r3, #0]
	return res;
 80091a0:	89fb      	ldrh	r3, [r7, #14]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr

080091ae <buffer_get_int32>:

int32_t buffer_get_int32(const uint8_t *buffer, int32_t *index) {
 80091ae:	b480      	push	{r7}
 80091b0:	b085      	sub	sp, #20
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	6039      	str	r1, [r7, #0]
	int32_t res =	((uint32_t) buffer[*index]) << 24 |
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	461a      	mov	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	4413      	add	r3, r2
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	061a      	lsls	r2, r3, #24
					((uint32_t) buffer[*index + 1]) << 16 |
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3301      	adds	r3, #1
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	440b      	add	r3, r1
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	041b      	lsls	r3, r3, #16
	int32_t res =	((uint32_t) buffer[*index]) << 24 |
 80091d4:	431a      	orrs	r2, r3
					((uint32_t) buffer[*index + 2]) << 8 |
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	3302      	adds	r3, #2
 80091dc:	6879      	ldr	r1, [r7, #4]
 80091de:	440b      	add	r3, r1
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	021b      	lsls	r3, r3, #8
					((uint32_t) buffer[*index + 1]) << 16 |
 80091e4:	4313      	orrs	r3, r2
					((uint32_t) buffer[*index + 3]);
 80091e6:	683a      	ldr	r2, [r7, #0]
 80091e8:	6812      	ldr	r2, [r2, #0]
 80091ea:	3203      	adds	r2, #3
 80091ec:	6879      	ldr	r1, [r7, #4]
 80091ee:	440a      	add	r2, r1
 80091f0:	7812      	ldrb	r2, [r2, #0]
					((uint32_t) buffer[*index + 2]) << 8 |
 80091f2:	4313      	orrs	r3, r2
	int32_t res =	((uint32_t) buffer[*index]) << 24 |
 80091f4:	60fb      	str	r3, [r7, #12]
	*index += 4;
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	1d1a      	adds	r2, r3, #4
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	601a      	str	r2, [r3, #0]
	return res;
 8009200:	68fb      	ldr	r3, [r7, #12]
}
 8009202:	4618      	mov	r0, r3
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr

0800920e <buffer_get_uint32>:

uint32_t buffer_get_uint32(const uint8_t *buffer, int32_t *index) {
 800920e:	b480      	push	{r7}
 8009210:	b085      	sub	sp, #20
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	6039      	str	r1, [r7, #0]
	uint32_t res =	((uint32_t) buffer[*index]) << 24 |
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	461a      	mov	r2, r3
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4413      	add	r3, r2
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	061a      	lsls	r2, r3, #24
					((uint32_t) buffer[*index + 1]) << 16 |
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	3301      	adds	r3, #1
 800922c:	6879      	ldr	r1, [r7, #4]
 800922e:	440b      	add	r3, r1
 8009230:	781b      	ldrb	r3, [r3, #0]
 8009232:	041b      	lsls	r3, r3, #16
	uint32_t res =	((uint32_t) buffer[*index]) << 24 |
 8009234:	431a      	orrs	r2, r3
					((uint32_t) buffer[*index + 2]) << 8 |
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	3302      	adds	r3, #2
 800923c:	6879      	ldr	r1, [r7, #4]
 800923e:	440b      	add	r3, r1
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	021b      	lsls	r3, r3, #8
					((uint32_t) buffer[*index + 1]) << 16 |
 8009244:	4313      	orrs	r3, r2
					((uint32_t) buffer[*index + 3]);
 8009246:	683a      	ldr	r2, [r7, #0]
 8009248:	6812      	ldr	r2, [r2, #0]
 800924a:	3203      	adds	r2, #3
 800924c:	6879      	ldr	r1, [r7, #4]
 800924e:	440a      	add	r2, r1
 8009250:	7812      	ldrb	r2, [r2, #0]
	uint32_t res =	((uint32_t) buffer[*index]) << 24 |
 8009252:	4313      	orrs	r3, r2
 8009254:	60fb      	str	r3, [r7, #12]
	*index += 4;
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	1d1a      	adds	r2, r3, #4
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	601a      	str	r2, [r3, #0]
	return res;
 8009260:	68fb      	ldr	r3, [r7, #12]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3714      	adds	r7, #20
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr

0800926e <buffer_get_float16>:
					((uint64_t) buffer[*index + 7]);
	*index += 8;
	return res;
}

float buffer_get_float16(const uint8_t *buffer, float scale, int32_t *index) {
 800926e:	b580      	push	{r7, lr}
 8009270:	b084      	sub	sp, #16
 8009272:	af00      	add	r7, sp, #0
 8009274:	60f8      	str	r0, [r7, #12]
 8009276:	ed87 0a02 	vstr	s0, [r7, #8]
 800927a:	6079      	str	r1, [r7, #4]
    return (float)buffer_get_int16(buffer, index) / scale;
 800927c:	6879      	ldr	r1, [r7, #4]
 800927e:	68f8      	ldr	r0, [r7, #12]
 8009280:	f7ff ff4f 	bl	8009122 <buffer_get_int16>
 8009284:	4603      	mov	r3, r0
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800928e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009292:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009296:	eef0 7a66 	vmov.f32	s15, s13
}
 800929a:	eeb0 0a67 	vmov.f32	s0, s15
 800929e:	3710      	adds	r7, #16
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <buffer_get_float32>:

float buffer_get_float32(const uint8_t *buffer, float scale, int32_t *index) {
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	ed87 0a02 	vstr	s0, [r7, #8]
 80092b0:	6079      	str	r1, [r7, #4]
    return (float)buffer_get_int32(buffer, index) / scale;
 80092b2:	6879      	ldr	r1, [r7, #4]
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f7ff ff7a 	bl	80091ae <buffer_get_int32>
 80092ba:	ee07 0a90 	vmov	s15, r0
 80092be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80092c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80092c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80092ca:	eef0 7a66 	vmov.f32	s15, s13
}
 80092ce:	eeb0 0a67 	vmov.f32	s0, s15
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <buffer_get_float32_auto>:

double buffer_get_double64(const uint8_t *buffer, double scale, int32_t *index) {
    return (double)buffer_get_int64(buffer, index) / scale;
}

float buffer_get_float32_auto(const uint8_t *buffer, int32_t *index) {
 80092d8:	b580      	push	{r7, lr}
 80092da:	b088      	sub	sp, #32
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
	uint32_t res = buffer_get_uint32(buffer, index);
 80092e2:	6839      	ldr	r1, [r7, #0]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f7ff ff92 	bl	800920e <buffer_get_uint32>
 80092ea:	6178      	str	r0, [r7, #20]

	int e = (res >> 23) & 0xFF;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	0ddb      	lsrs	r3, r3, #23
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	61fb      	str	r3, [r7, #28]
	uint32_t sig_i = res & 0x7FFFFF;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80092fa:	613b      	str	r3, [r7, #16]
	bool neg = res & (1 << 31);
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009302:	2b00      	cmp	r3, #0
 8009304:	bf14      	ite	ne
 8009306:	2301      	movne	r3, #1
 8009308:	2300      	moveq	r3, #0
 800930a:	73fb      	strb	r3, [r7, #15]

	float sig = 0.0;
 800930c:	f04f 0300 	mov.w	r3, #0
 8009310:	61bb      	str	r3, [r7, #24]
	if (e != 0 || sig_i != 0) {
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d102      	bne.n	800931e <buffer_get_float32_auto+0x46>
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d021      	beq.n	8009362 <buffer_get_float32_auto+0x8a>
		sig = (float)sig_i / (8388608.0 * 2.0) + 0.5;
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	ee07 3a90 	vmov	s15, r3
 8009324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009328:	ee17 0a90 	vmov	r0, s15
 800932c:	f7f7 f90c 	bl	8000548 <__aeabi_f2d>
 8009330:	f04f 0200 	mov.w	r2, #0
 8009334:	4b15      	ldr	r3, [pc, #84]	; (800938c <buffer_get_float32_auto+0xb4>)
 8009336:	f7f7 fa89 	bl	800084c <__aeabi_ddiv>
 800933a:	4602      	mov	r2, r0
 800933c:	460b      	mov	r3, r1
 800933e:	4610      	mov	r0, r2
 8009340:	4619      	mov	r1, r3
 8009342:	f04f 0200 	mov.w	r2, #0
 8009346:	4b12      	ldr	r3, [pc, #72]	; (8009390 <buffer_get_float32_auto+0xb8>)
 8009348:	f7f6 ffa0 	bl	800028c <__adddf3>
 800934c:	4602      	mov	r2, r0
 800934e:	460b      	mov	r3, r1
 8009350:	4610      	mov	r0, r2
 8009352:	4619      	mov	r1, r3
 8009354:	f7f7 fc48 	bl	8000be8 <__aeabi_d2f>
 8009358:	4603      	mov	r3, r0
 800935a:	61bb      	str	r3, [r7, #24]
		e -= 126;
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	3b7e      	subs	r3, #126	; 0x7e
 8009360:	61fb      	str	r3, [r7, #28]
	}

	if (neg) {
 8009362:	7bfb      	ldrb	r3, [r7, #15]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d005      	beq.n	8009374 <buffer_get_float32_auto+0x9c>
		sig = -sig;
 8009368:	edd7 7a06 	vldr	s15, [r7, #24]
 800936c:	eef1 7a67 	vneg.f32	s15, s15
 8009370:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	return ldexpf(sig, e);
 8009374:	69f8      	ldr	r0, [r7, #28]
 8009376:	ed97 0a06 	vldr	s0, [r7, #24]
 800937a:	f00c f99b 	bl	80156b4 <ldexpf>
 800937e:	eef0 7a40 	vmov.f32	s15, s0
}
 8009382:	eeb0 0a67 	vmov.f32	s0, s15
 8009386:	3720      	adds	r7, #32
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}
 800938c:	41700000 	.word	0x41700000
 8009390:	3fe00000 	.word	0x3fe00000

08009394 <crc16>:
		0x1ad0, 0x2ab3, 0x3a92, 0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b,
		0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0,
		0x0cc1, 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
		0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

unsigned short crc16(unsigned char *buf, unsigned int len) {
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
	unsigned int i;
	unsigned short cksum = 0;
 800939e:	2300      	movs	r3, #0
 80093a0:	817b      	strh	r3, [r7, #10]
	for (i = 0; i < len; i++) {
 80093a2:	2300      	movs	r3, #0
 80093a4:	60fb      	str	r3, [r7, #12]
 80093a6:	e016      	b.n	80093d6 <crc16+0x42>
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
 80093a8:	897b      	ldrh	r3, [r7, #10]
 80093aa:	0a1b      	lsrs	r3, r3, #8
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	4619      	mov	r1, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	1c5a      	adds	r2, r3, #1
 80093b4:	607a      	str	r2, [r7, #4]
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	404b      	eors	r3, r1
 80093ba:	b2db      	uxtb	r3, r3
 80093bc:	4a0b      	ldr	r2, [pc, #44]	; (80093ec <crc16+0x58>)
 80093be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093c2:	b21a      	sxth	r2, r3
 80093c4:	897b      	ldrh	r3, [r7, #10]
 80093c6:	021b      	lsls	r3, r3, #8
 80093c8:	b21b      	sxth	r3, r3
 80093ca:	4053      	eors	r3, r2
 80093cc:	b21b      	sxth	r3, r3
 80093ce:	817b      	strh	r3, [r7, #10]
	for (i = 0; i < len; i++) {
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	3301      	adds	r3, #1
 80093d4:	60fb      	str	r3, [r7, #12]
 80093d6:	68fa      	ldr	r2, [r7, #12]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	429a      	cmp	r2, r3
 80093dc:	d3e4      	bcc.n	80093a8 <crc16+0x14>
	}
	return cksum;
 80093de:	897b      	ldrh	r3, [r7, #10]
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3714      	adds	r7, #20
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr
 80093ec:	0801a67c 	.word	0x0801a67c

080093f0 <comm_can_send_buffer>:
 * 0: Packet goes to commands_process_packet of receiver
 * 1: Packet goes to commands_send_packet of receiver --> can use to send to other board?
 * 2: Packet goes to commands_process and send function is set to null
 *    so that no reply is sent back.
 */
void comm_can_send_buffer(uint8_t controller_id, uint8_t *data, unsigned int len, uint8_t send) {
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b08e      	sub	sp, #56	; 0x38
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60b9      	str	r1, [r7, #8]
 80093f8:	607a      	str	r2, [r7, #4]
 80093fa:	461a      	mov	r2, r3
 80093fc:	4603      	mov	r3, r0
 80093fe:	73fb      	strb	r3, [r7, #15]
 8009400:	4613      	mov	r3, r2
 8009402:	73bb      	strb	r3, [r7, #14]
	uint8_t send_buffer[8];

	if (len <= 6) {
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b06      	cmp	r3, #6
 8009408:	d82b      	bhi.n	8009462 <comm_can_send_buffer+0x72>
		uint32_t ind = 0;
 800940a:	2300      	movs	r3, #0
 800940c:	61bb      	str	r3, [r7, #24]
		send_buffer[ind++] = (uint8_t)RNS_TO_VESC;
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	1c5a      	adds	r2, r3, #1
 8009412:	61ba      	str	r2, [r7, #24]
 8009414:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009418:	4413      	add	r3, r2
 800941a:	221e      	movs	r2, #30
 800941c:	f803 2c28 	strb.w	r2, [r3, #-40]
		send_buffer[ind++] = send;
 8009420:	69bb      	ldr	r3, [r7, #24]
 8009422:	1c5a      	adds	r2, r3, #1
 8009424:	61ba      	str	r2, [r7, #24]
 8009426:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800942a:	4413      	add	r3, r2
 800942c:	7bba      	ldrb	r2, [r7, #14]
 800942e:	f803 2c28 	strb.w	r2, [r3, #-40]
		memcpy(send_buffer + ind, data, len);
 8009432:	f107 0210 	add.w	r2, r7, #16
 8009436:	69bb      	ldr	r3, [r7, #24]
 8009438:	4413      	add	r3, r2
 800943a:	687a      	ldr	r2, [r7, #4]
 800943c:	68b9      	ldr	r1, [r7, #8]
 800943e:	4618      	mov	r0, r3
 8009440:	f00b f9ee 	bl	8014820 <memcpy>
		ind += len;
 8009444:	69ba      	ldr	r2, [r7, #24]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4413      	add	r3, r2
 800944a:	61bb      	str	r3, [r7, #24]
#if defined USED_CAN1
			CAN_TxMsgEID(&hcan1, controller_id |
 800944c:	7bfb      	ldrb	r3, [r7, #15]
 800944e:	f443 6100 	orr.w	r1, r3, #2048	; 0x800
 8009452:	69bb      	ldr	r3, [r7, #24]
 8009454:	b2db      	uxtb	r3, r3
 8009456:	f107 0210 	add.w	r2, r7, #16
 800945a:	4872      	ldr	r0, [pc, #456]	; (8009624 <comm_can_send_buffer+0x234>)
 800945c:	f7f9 fe76 	bl	800314c <CAN_TxMsgEID>
#elif defined USED_CAN2
			CAN_TxMsgEID(&hcan2, controller_id |
								((uint32_t)CAN_PACKET_PROCESS_RX_BUFFER << 8), send_buffer, ind++);
#endif
	}
}
 8009460:	e0dc      	b.n	800961c <comm_can_send_buffer+0x22c>
		unsigned int end_a = 0;
 8009462:	2300      	movs	r3, #0
 8009464:	637b      	str	r3, [r7, #52]	; 0x34
		for (unsigned int i = 0;i < len;i += 7) {
 8009466:	2300      	movs	r3, #0
 8009468:	633b      	str	r3, [r7, #48]	; 0x30
 800946a:	e03d      	b.n	80094e8 <comm_can_send_buffer+0xf8>
			if (i > 255) {
 800946c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800946e:	2bff      	cmp	r3, #255	; 0xff
 8009470:	d83f      	bhi.n	80094f2 <comm_can_send_buffer+0x102>
			end_a = i + 7;
 8009472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009474:	3307      	adds	r3, #7
 8009476:	637b      	str	r3, [r7, #52]	; 0x34
			uint8_t send_len = 7;
 8009478:	2307      	movs	r3, #7
 800947a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			send_buffer[0] = i;
 800947e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009480:	b2db      	uxtb	r3, r3
 8009482:	743b      	strb	r3, [r7, #16]
			if ((i + 7) <= len) {
 8009484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009486:	3307      	adds	r3, #7
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	429a      	cmp	r2, r3
 800948c:	d30b      	bcc.n	80094a6 <comm_can_send_buffer+0xb6>
				memcpy(send_buffer + 1, data + i, send_len);
 800948e:	f107 0310 	add.w	r3, r7, #16
 8009492:	3301      	adds	r3, #1
 8009494:	68b9      	ldr	r1, [r7, #8]
 8009496:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009498:	4411      	add	r1, r2
 800949a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800949e:	4618      	mov	r0, r3
 80094a0:	f00b f9be 	bl	8014820 <memcpy>
 80094a4:	e011      	b.n	80094ca <comm_can_send_buffer+0xda>
				send_len = len - i;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	b2da      	uxtb	r2, r3
 80094aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				memcpy(send_buffer + 1, data + i, send_len);
 80094b4:	f107 0310 	add.w	r3, r7, #16
 80094b8:	3301      	adds	r3, #1
 80094ba:	68b9      	ldr	r1, [r7, #8]
 80094bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094be:	4411      	add	r1, r2
 80094c0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80094c4:	4618      	mov	r0, r3
 80094c6:	f00b f9ab 	bl	8014820 <memcpy>
			CAN_TxMsgEID(&hcan1, controller_id |
 80094ca:	7bfb      	ldrb	r3, [r7, #15]
 80094cc:	f443 61a0 	orr.w	r1, r3, #1280	; 0x500
 80094d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094d4:	3301      	adds	r3, #1
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	f107 0210 	add.w	r2, r7, #16
 80094dc:	4851      	ldr	r0, [pc, #324]	; (8009624 <comm_can_send_buffer+0x234>)
 80094de:	f7f9 fe35 	bl	800314c <CAN_TxMsgEID>
		for (unsigned int i = 0;i < len;i += 7) {
 80094e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e4:	3307      	adds	r3, #7
 80094e6:	633b      	str	r3, [r7, #48]	; 0x30
 80094e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d3bd      	bcc.n	800946c <comm_can_send_buffer+0x7c>
 80094f0:	e000      	b.n	80094f4 <comm_can_send_buffer+0x104>
				break;
 80094f2:	bf00      	nop
		for (unsigned int i = end_a;i < len;i += 6) {
 80094f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80094f8:	e03b      	b.n	8009572 <comm_can_send_buffer+0x182>
			uint8_t send_len = 6;
 80094fa:	2306      	movs	r3, #6
 80094fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			send_buffer[0] = i >> 8;
 8009500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009502:	0a1b      	lsrs	r3, r3, #8
 8009504:	b2db      	uxtb	r3, r3
 8009506:	743b      	strb	r3, [r7, #16]
			send_buffer[1] = i & 0xFF;
 8009508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950a:	b2db      	uxtb	r3, r3
 800950c:	747b      	strb	r3, [r7, #17]
			if ((i + 6) <= len) {
 800950e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009510:	3306      	adds	r3, #6
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	429a      	cmp	r2, r3
 8009516:	d30b      	bcc.n	8009530 <comm_can_send_buffer+0x140>
				memcpy(send_buffer + 2, data + i, send_len);
 8009518:	f107 0310 	add.w	r3, r7, #16
 800951c:	3302      	adds	r3, #2
 800951e:	68b9      	ldr	r1, [r7, #8]
 8009520:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009522:	4411      	add	r1, r2
 8009524:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009528:	4618      	mov	r0, r3
 800952a:	f00b f979 	bl	8014820 <memcpy>
 800952e:	e011      	b.n	8009554 <comm_can_send_buffer+0x164>
				send_len = len - i;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	b2da      	uxtb	r2, r3
 8009534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009536:	b2db      	uxtb	r3, r3
 8009538:	1ad3      	subs	r3, r2, r3
 800953a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				memcpy(send_buffer + 2, data + i, send_len);
 800953e:	f107 0310 	add.w	r3, r7, #16
 8009542:	3302      	adds	r3, #2
 8009544:	68b9      	ldr	r1, [r7, #8]
 8009546:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009548:	4411      	add	r1, r2
 800954a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800954e:	4618      	mov	r0, r3
 8009550:	f00b f966 	bl	8014820 <memcpy>
			CAN_TxMsgEID(&hcan1, controller_id |
 8009554:	7bfb      	ldrb	r3, [r7, #15]
 8009556:	f443 61c0 	orr.w	r1, r3, #1536	; 0x600
 800955a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800955e:	3302      	adds	r3, #2
 8009560:	b2db      	uxtb	r3, r3
 8009562:	f107 0210 	add.w	r2, r7, #16
 8009566:	482f      	ldr	r0, [pc, #188]	; (8009624 <comm_can_send_buffer+0x234>)
 8009568:	f7f9 fdf0 	bl	800314c <CAN_TxMsgEID>
		for (unsigned int i = end_a;i < len;i += 6) {
 800956c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956e:	3306      	adds	r3, #6
 8009570:	62bb      	str	r3, [r7, #40]	; 0x28
 8009572:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	429a      	cmp	r2, r3
 8009578:	d3bf      	bcc.n	80094fa <comm_can_send_buffer+0x10a>
		uint32_t ind = 0;
 800957a:	2300      	movs	r3, #0
 800957c:	623b      	str	r3, [r7, #32]
		send_buffer[ind++] = (uint8_t)RNS_TO_VESC;
 800957e:	6a3b      	ldr	r3, [r7, #32]
 8009580:	1c5a      	adds	r2, r3, #1
 8009582:	623a      	str	r2, [r7, #32]
 8009584:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009588:	4413      	add	r3, r2
 800958a:	221e      	movs	r2, #30
 800958c:	f803 2c28 	strb.w	r2, [r3, #-40]
		send_buffer[ind++] = send;
 8009590:	6a3b      	ldr	r3, [r7, #32]
 8009592:	1c5a      	adds	r2, r3, #1
 8009594:	623a      	str	r2, [r7, #32]
 8009596:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800959a:	4413      	add	r3, r2
 800959c:	7bba      	ldrb	r2, [r7, #14]
 800959e:	f803 2c28 	strb.w	r2, [r3, #-40]
		send_buffer[ind++] = len >> 8;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	0a19      	lsrs	r1, r3, #8
 80095a6:	6a3b      	ldr	r3, [r7, #32]
 80095a8:	1c5a      	adds	r2, r3, #1
 80095aa:	623a      	str	r2, [r7, #32]
 80095ac:	b2ca      	uxtb	r2, r1
 80095ae:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80095b2:	440b      	add	r3, r1
 80095b4:	f803 2c28 	strb.w	r2, [r3, #-40]
		send_buffer[ind++] = len & 0xFF;
 80095b8:	6a3b      	ldr	r3, [r7, #32]
 80095ba:	1c5a      	adds	r2, r3, #1
 80095bc:	623a      	str	r2, [r7, #32]
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	b2d2      	uxtb	r2, r2
 80095c2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80095c6:	440b      	add	r3, r1
 80095c8:	f803 2c28 	strb.w	r2, [r3, #-40]
		unsigned short crc = crc16(data, len);
 80095cc:	6879      	ldr	r1, [r7, #4]
 80095ce:	68b8      	ldr	r0, [r7, #8]
 80095d0:	f7ff fee0 	bl	8009394 <crc16>
 80095d4:	4603      	mov	r3, r0
 80095d6:	83fb      	strh	r3, [r7, #30]
		send_buffer[ind++] = (uint8_t)(crc >> 8);
 80095d8:	8bfb      	ldrh	r3, [r7, #30]
 80095da:	0a1b      	lsrs	r3, r3, #8
 80095dc:	b299      	uxth	r1, r3
 80095de:	6a3b      	ldr	r3, [r7, #32]
 80095e0:	1c5a      	adds	r2, r3, #1
 80095e2:	623a      	str	r2, [r7, #32]
 80095e4:	b2ca      	uxtb	r2, r1
 80095e6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80095ea:	440b      	add	r3, r1
 80095ec:	f803 2c28 	strb.w	r2, [r3, #-40]
		send_buffer[ind++] = (uint8_t)(crc & 0xFF);
 80095f0:	6a3b      	ldr	r3, [r7, #32]
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	623a      	str	r2, [r7, #32]
 80095f6:	8bfa      	ldrh	r2, [r7, #30]
 80095f8:	b2d2      	uxtb	r2, r2
 80095fa:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80095fe:	440b      	add	r3, r1
 8009600:	f803 2c28 	strb.w	r2, [r3, #-40]
			CAN_TxMsgEID(&hcan1, controller_id |
 8009604:	7bfb      	ldrb	r3, [r7, #15]
 8009606:	f443 61e0 	orr.w	r1, r3, #1792	; 0x700
					((uint32_t)CAN_PACKET_PROCESS_RX_BUFFER << 8), send_buffer, ind++);
 800960a:	6a3b      	ldr	r3, [r7, #32]
 800960c:	1c5a      	adds	r2, r3, #1
 800960e:	623a      	str	r2, [r7, #32]
			CAN_TxMsgEID(&hcan1, controller_id |
 8009610:	b2db      	uxtb	r3, r3
 8009612:	f107 0210 	add.w	r2, r7, #16
 8009616:	4803      	ldr	r0, [pc, #12]	; (8009624 <comm_can_send_buffer+0x234>)
 8009618:	f7f9 fd98 	bl	800314c <CAN_TxMsgEID>
}
 800961c:	bf00      	nop
 800961e:	3738      	adds	r7, #56	; 0x38
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	200098d8 	.word	0x200098d8

08009628 <comm_can_set_duty>:

void comm_can_set_duty(uint8_t controller_id, float duty) {
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	4603      	mov	r3, r0
 8009630:	ed87 0a00 	vstr	s0, [r7]
 8009634:	71fb      	strb	r3, [r7, #7]
	int32_t send_index = 0;
 8009636:	2300      	movs	r3, #0
 8009638:	60fb      	str	r3, [r7, #12]
	uint8_t buffer[4];
	buffer_append_int32(buffer, (int32_t)(duty * 100000.0), &send_index);
 800963a:	6838      	ldr	r0, [r7, #0]
 800963c:	f7f6 ff84 	bl	8000548 <__aeabi_f2d>
 8009640:	a310      	add	r3, pc, #64	; (adr r3, 8009684 <comm_can_set_duty+0x5c>)
 8009642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009646:	f7f6 ffd7 	bl	80005f8 <__aeabi_dmul>
 800964a:	4602      	mov	r2, r0
 800964c:	460b      	mov	r3, r1
 800964e:	4610      	mov	r0, r2
 8009650:	4619      	mov	r1, r3
 8009652:	f7f7 fa81 	bl	8000b58 <__aeabi_d2iz>
 8009656:	4601      	mov	r1, r0
 8009658:	f107 020c 	add.w	r2, r7, #12
 800965c:	f107 0308 	add.w	r3, r7, #8
 8009660:	4618      	mov	r0, r3
 8009662:	f7ff fd23 	bl	80090ac <buffer_append_int32>
#if defined USED_CAN1
	CAN_TxMsgEID(&hcan1, controller_id |
 8009666:	79f9      	ldrb	r1, [r7, #7]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	b2db      	uxtb	r3, r3
 800966c:	f107 0208 	add.w	r2, r7, #8
 8009670:	4803      	ldr	r0, [pc, #12]	; (8009680 <comm_can_set_duty+0x58>)
 8009672:	f7f9 fd6b 	bl	800314c <CAN_TxMsgEID>
			((uint32_t)CAN_PACKET_SET_DUTY << 8), buffer, send_index);
#elif defined USED_CAN2
	CAN_TxMsgEID(&hcan2, controller_id |
				((uint32_t)CAN_PACKET_SET_DUTY << 8), buffer, send_index);
#endif
}
 8009676:	bf00      	nop
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop
 8009680:	200098d8 	.word	0x200098d8
 8009684:	00000000 	.word	0x00000000
 8009688:	40f86a00 	.word	0x40f86a00

0800968c <comm_can_set_current>:

void comm_can_set_current(uint8_t controller_id, float current) {
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	4603      	mov	r3, r0
 8009694:	ed87 0a00 	vstr	s0, [r7]
 8009698:	71fb      	strb	r3, [r7, #7]
	int32_t send_index = 0;
 800969a:	2300      	movs	r3, #0
 800969c:	60fb      	str	r3, [r7, #12]
	uint8_t buffer[4];
	buffer_append_int32(buffer, (int32_t)(current * 1000.0), &send_index);
 800969e:	6838      	ldr	r0, [r7, #0]
 80096a0:	f7f6 ff52 	bl	8000548 <__aeabi_f2d>
 80096a4:	f04f 0200 	mov.w	r2, #0
 80096a8:	4b0f      	ldr	r3, [pc, #60]	; (80096e8 <comm_can_set_current+0x5c>)
 80096aa:	f7f6 ffa5 	bl	80005f8 <__aeabi_dmul>
 80096ae:	4602      	mov	r2, r0
 80096b0:	460b      	mov	r3, r1
 80096b2:	4610      	mov	r0, r2
 80096b4:	4619      	mov	r1, r3
 80096b6:	f7f7 fa4f 	bl	8000b58 <__aeabi_d2iz>
 80096ba:	4601      	mov	r1, r0
 80096bc:	f107 020c 	add.w	r2, r7, #12
 80096c0:	f107 0308 	add.w	r3, r7, #8
 80096c4:	4618      	mov	r0, r3
 80096c6:	f7ff fcf1 	bl	80090ac <buffer_append_int32>
#if defined USED_CAN1
	CAN_TxMsgEID(&hcan1, controller_id |
 80096ca:	79fb      	ldrb	r3, [r7, #7]
 80096cc:	f443 7180 	orr.w	r1, r3, #256	; 0x100
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	f107 0208 	add.w	r2, r7, #8
 80096d8:	4804      	ldr	r0, [pc, #16]	; (80096ec <comm_can_set_current+0x60>)
 80096da:	f7f9 fd37 	bl	800314c <CAN_TxMsgEID>
			((uint32_t)CAN_PACKET_SET_CURRENT << 8), buffer, send_index);
#elif defined USED_CAN2
	CAN_TxMsgEID(&hcan2, controller_id |
				((uint32_t)CAN_PACKET_SET_CURRENT << 8), buffer, send_index);
#endif
}
 80096de:	bf00      	nop
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	408f4000 	.word	0x408f4000
 80096ec:	200098d8 	.word	0x200098d8

080096f0 <comm_can_set_rpm>:
				((uint32_t)CAN_PACKET_SET_CURRENT_BRAKE << 8), buffer, send_index);
#endif

}

void comm_can_set_rpm(uint8_t controller_id, float rpm) {
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	4603      	mov	r3, r0
 80096f8:	ed87 0a00 	vstr	s0, [r7]
 80096fc:	71fb      	strb	r3, [r7, #7]
	int32_t send_index = 0;
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
	uint8_t buffer[4];
	buffer_append_int32(buffer, (int32_t)rpm, &send_index);
 8009702:	edd7 7a00 	vldr	s15, [r7]
 8009706:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800970a:	f107 020c 	add.w	r2, r7, #12
 800970e:	f107 0308 	add.w	r3, r7, #8
 8009712:	ee17 1a90 	vmov	r1, s15
 8009716:	4618      	mov	r0, r3
 8009718:	f7ff fcc8 	bl	80090ac <buffer_append_int32>
#if defined USED_CAN1
	CAN_TxMsgEID(&hcan1, controller_id |
 800971c:	79fb      	ldrb	r3, [r7, #7]
 800971e:	f443 7140 	orr.w	r1, r3, #768	; 0x300
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	b2db      	uxtb	r3, r3
 8009726:	f107 0208 	add.w	r2, r7, #8
 800972a:	4803      	ldr	r0, [pc, #12]	; (8009738 <comm_can_set_rpm+0x48>)
 800972c:	f7f9 fd0e 	bl	800314c <CAN_TxMsgEID>
			((uint32_t)CAN_PACKET_SET_RPM << 8), buffer, send_index);
#elif defined USED_CAN2
	CAN_TxMsgEID(&hcan2, controller_id |
				((uint32_t)CAN_PACKET_SET_RPM << 8), buffer, send_index);
#endif
}
 8009730:	bf00      	nop
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	200098d8 	.word	0x200098d8

0800973c <decode_VESC>:
	CAN_TxMsgEID(&hcan2, controller_id |
				((uint32_t)CAN_PACKET_SET_CURRENT_HANDBRAKE_REL<< 8), buffer, send_index);
#endif
}

void decode_VESC(void){
 800973c:	b5b0      	push	{r4, r5, r7, lr}
 800973e:	b090      	sub	sp, #64	; 0x40
 8009740:	af00      	add	r7, sp, #0
	int32_t ind = 0;
 8009742:	2300      	movs	r3, #0
 8009744:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t crc_low;
	uint8_t crc_high;
	uint8_t commands_send;

	Vescmsg *rxmsg_tmp;
	while ((rxmsg_tmp = get_rx_frame()) != 0) {
 8009746:	e0dd      	b.n	8009904 <decode_VESC+0x1c8>
		Vescmsg rxmsg = *rxmsg_tmp;
 8009748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800974a:	1d3c      	adds	r4, r7, #4
 800974c:	461d      	mov	r5, r3
 800974e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009750:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009752:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009754:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009756:	682b      	ldr	r3, [r5, #0]
 8009758:	6023      	str	r3, [r4, #0]

		if (rxmsg.Rxmsg.IDE == CAN_ID_EXT) {
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2b04      	cmp	r3, #4
 800975e:	f040 80c6 	bne.w	80098ee <decode_VESC+0x1b2>
			uint8_t id = rxmsg.Rxmsg.ExtId & 0xFF;
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			CAN_PACKET_ID cmd = rxmsg.Rxmsg.ExtId >> 8;
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	0a1b      	lsrs	r3, r3, #8
 800976c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

			if (id == 255 || id == RNS_TO_VESC) {
 8009770:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009774:	2bff      	cmp	r3, #255	; 0xff
 8009776:	d004      	beq.n	8009782 <decode_VESC+0x46>
 8009778:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800977c:	2b1e      	cmp	r3, #30
 800977e:	f040 80b6 	bne.w	80098ee <decode_VESC+0x1b2>
				switch (cmd) {
 8009782:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8009786:	3b05      	subs	r3, #5
 8009788:	2b03      	cmp	r3, #3
 800978a:	f200 80b2 	bhi.w	80098f2 <decode_VESC+0x1b6>
 800978e:	a201      	add	r2, pc, #4	; (adr r2, 8009794 <decode_VESC+0x58>)
 8009790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009794:	080097a5 	.word	0x080097a5
 8009798:	080097c1 	.word	0x080097c1
 800979c:	080097f7 	.word	0x080097f7
 80097a0:	080098af 	.word	0x080098af
				case CAN_PACKET_FILL_RX_BUFFER:
					memcpy(rx_buffer + rxmsg.Data[0], rxmsg.Data + 1, rxmsg.Rxmsg.DLC - 1);
 80097a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80097a8:	461a      	mov	r2, r3
 80097aa:	4b5c      	ldr	r3, [pc, #368]	; (800991c <decode_VESC+0x1e0>)
 80097ac:	18d0      	adds	r0, r2, r3
 80097ae:	1d3b      	adds	r3, r7, #4
 80097b0:	331c      	adds	r3, #28
 80097b2:	3301      	adds	r3, #1
 80097b4:	697a      	ldr	r2, [r7, #20]
 80097b6:	3a01      	subs	r2, #1
 80097b8:	4619      	mov	r1, r3
 80097ba:	f00b f831 	bl	8014820 <memcpy>
					break;
 80097be:	e0a1      	b.n	8009904 <decode_VESC+0x1c8>

				case CAN_PACKET_FILL_RX_BUFFER_LONG:
					rxbuf_ind = (unsigned int)rxmsg.Data[0] << 8;
 80097c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80097c4:	021b      	lsls	r3, r3, #8
 80097c6:	62bb      	str	r3, [r7, #40]	; 0x28
					rxbuf_ind |= rxmsg.Data[1];
 80097c8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80097cc:	461a      	mov	r2, r3
 80097ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d0:	4313      	orrs	r3, r2
 80097d2:	62bb      	str	r3, [r7, #40]	; 0x28
					if (rxbuf_ind < RX_BUFFER_SIZE) {
 80097d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097da:	f080 808c 	bcs.w	80098f6 <decode_VESC+0x1ba>
						memcpy(rx_buffer + rxbuf_ind, rxmsg.Data + 2, rxmsg.Rxmsg.DLC - 2);
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	4a4e      	ldr	r2, [pc, #312]	; (800991c <decode_VESC+0x1e0>)
 80097e2:	1898      	adds	r0, r3, r2
 80097e4:	1d3b      	adds	r3, r7, #4
 80097e6:	331c      	adds	r3, #28
 80097e8:	3302      	adds	r3, #2
 80097ea:	697a      	ldr	r2, [r7, #20]
 80097ec:	3a02      	subs	r2, #2
 80097ee:	4619      	mov	r1, r3
 80097f0:	f00b f816 	bl	8014820 <memcpy>
					}
					break;
 80097f4:	e07f      	b.n	80098f6 <decode_VESC+0x1ba>

				case CAN_PACKET_PROCESS_RX_BUFFER:
					ind = 0;
 80097f6:	2300      	movs	r3, #0
 80097f8:	63bb      	str	r3, [r7, #56]	; 0x38
					rx_buffer_last_id = rxmsg.Data[ind++];
 80097fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097fc:	1c5a      	adds	r2, r3, #1
 80097fe:	63ba      	str	r2, [r7, #56]	; 0x38
 8009800:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009804:	4413      	add	r3, r2
 8009806:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800980a:	461a      	mov	r2, r3
 800980c:	4b44      	ldr	r3, [pc, #272]	; (8009920 <decode_VESC+0x1e4>)
 800980e:	601a      	str	r2, [r3, #0]
					commands_send = rxmsg.Data[ind++];
 8009810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009812:	1c5a      	adds	r2, r3, #1
 8009814:	63ba      	str	r2, [r7, #56]	; 0x38
 8009816:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800981a:	4413      	add	r3, r2
 800981c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8009820:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
					rxbuf_len = (unsigned int)rxmsg.Data[ind++] << 8;
 8009824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009826:	1c5a      	adds	r2, r3, #1
 8009828:	63ba      	str	r2, [r7, #56]	; 0x38
 800982a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800982e:	4413      	add	r3, r2
 8009830:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8009834:	021b      	lsls	r3, r3, #8
 8009836:	63fb      	str	r3, [r7, #60]	; 0x3c
					rxbuf_len |= (unsigned int)rxmsg.Data[ind++];
 8009838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983a:	1c5a      	adds	r2, r3, #1
 800983c:	63ba      	str	r2, [r7, #56]	; 0x38
 800983e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009842:	4413      	add	r3, r2
 8009844:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8009848:	461a      	mov	r2, r3
 800984a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800984c:	4313      	orrs	r3, r2
 800984e:	63fb      	str	r3, [r7, #60]	; 0x3c

					if (rxbuf_len > RX_BUFFER_SIZE) {
 8009850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009852:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009856:	d850      	bhi.n	80098fa <decode_VESC+0x1be>
						break;
					}

					crc_high = rxmsg.Data[ind++];
 8009858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985a:	1c5a      	adds	r2, r3, #1
 800985c:	63ba      	str	r2, [r7, #56]	; 0x38
 800985e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009862:	4413      	add	r3, r2
 8009864:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8009868:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
					crc_low = rxmsg.Data[ind++];
 800986c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800986e:	1c5a      	adds	r2, r3, #1
 8009870:	63ba      	str	r2, [r7, #56]	; 0x38
 8009872:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009876:	4413      	add	r3, r2
 8009878:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800987c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

					if (crc16(rx_buffer, rxbuf_len)
 8009880:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009882:	4826      	ldr	r0, [pc, #152]	; (800991c <decode_VESC+0x1e0>)
 8009884:	f7ff fd86 	bl	8009394 <crc16>
 8009888:	4603      	mov	r3, r0
 800988a:	4619      	mov	r1, r3
							== ((unsigned short) crc_high << 8
 800988c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009890:	021a      	lsls	r2, r3, #8
									| (unsigned short) crc_low)) {
 8009892:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009896:	4313      	orrs	r3, r2
					if (crc16(rx_buffer, rxbuf_len)
 8009898:	4299      	cmp	r1, r3
 800989a:	d130      	bne.n	80098fe <decode_VESC+0x1c2>
						if(commands_send==1)
 800989c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d12c      	bne.n	80098fe <decode_VESC+0x1c2>
							bldc_interface_process_packet(rx_buffer, rxbuf_len);
 80098a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80098a6:	481d      	ldr	r0, [pc, #116]	; (800991c <decode_VESC+0x1e0>)
 80098a8:	f7fd ff80 	bl	80077ac <bldc_interface_process_packet>
					}
					break;
 80098ac:	e027      	b.n	80098fe <decode_VESC+0x1c2>

				case CAN_PACKET_PROCESS_SHORT_BUFFER:
					ind = 0;
 80098ae:	2300      	movs	r3, #0
 80098b0:	63bb      	str	r3, [r7, #56]	; 0x38
					rx_buffer_last_id = rxmsg.Data[ind++];
 80098b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b4:	1c5a      	adds	r2, r3, #1
 80098b6:	63ba      	str	r2, [r7, #56]	; 0x38
 80098b8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80098bc:	4413      	add	r3, r2
 80098be:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80098c2:	461a      	mov	r2, r3
 80098c4:	4b16      	ldr	r3, [pc, #88]	; (8009920 <decode_VESC+0x1e4>)
 80098c6:	601a      	str	r2, [r3, #0]
					commands_send = rxmsg.Data[ind++];
 80098c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ca:	1c5a      	adds	r2, r3, #1
 80098cc:	63ba      	str	r2, [r7, #56]	; 0x38
 80098ce:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80098d2:	4413      	add	r3, r2
 80098d4:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80098d8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

					if(commands_send==1)
 80098dc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d10e      	bne.n	8009902 <decode_VESC+0x1c6>
						bldc_interface_process_packet(rx_buffer, rxbuf_len);
 80098e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80098e6:	480d      	ldr	r0, [pc, #52]	; (800991c <decode_VESC+0x1e0>)
 80098e8:	f7fd ff60 	bl	80077ac <bldc_interface_process_packet>
					break;
 80098ec:	e009      	b.n	8009902 <decode_VESC+0x1c6>
				default:
					break;
				}
			}
 80098ee:	bf00      	nop
 80098f0:	e008      	b.n	8009904 <decode_VESC+0x1c8>
					break;
 80098f2:	bf00      	nop
 80098f4:	e006      	b.n	8009904 <decode_VESC+0x1c8>
					break;
 80098f6:	bf00      	nop
 80098f8:	e004      	b.n	8009904 <decode_VESC+0x1c8>
						break;
 80098fa:	bf00      	nop
 80098fc:	e002      	b.n	8009904 <decode_VESC+0x1c8>
					break;
 80098fe:	bf00      	nop
 8009900:	e000      	b.n	8009904 <decode_VESC+0x1c8>
					break;
 8009902:	bf00      	nop
	while ((rxmsg_tmp = get_rx_frame()) != 0) {
 8009904:	f000 f80e 	bl	8009924 <get_rx_frame>
 8009908:	6378      	str	r0, [r7, #52]	; 0x34
 800990a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800990c:	2b00      	cmp	r3, #0
 800990e:	f47f af1b 	bne.w	8009748 <decode_VESC+0xc>
		}
	}
}
 8009912:	bf00      	nop
 8009914:	bf00      	nop
 8009916:	3740      	adds	r7, #64	; 0x40
 8009918:	46bd      	mov	sp, r7
 800991a:	bdb0      	pop	{r4, r5, r7, pc}
 800991c:	20000808 	.word	0x20000808
 8009920:	20000a08 	.word	0x20000a08

08009924 <get_rx_frame>:

Vescmsg *get_rx_frame(void) {
 8009924:	b480      	push	{r7}
 8009926:	b083      	sub	sp, #12
 8009928:	af00      	add	r7, sp, #0
	if (rx_frame_read != rx_frame_write){
 800992a:	4b11      	ldr	r3, [pc, #68]	; (8009970 <get_rx_frame+0x4c>)
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	4b11      	ldr	r3, [pc, #68]	; (8009974 <get_rx_frame+0x50>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	429a      	cmp	r2, r3
 8009934:	d014      	beq.n	8009960 <get_rx_frame+0x3c>
		Vescmsg *res = &rx_frames[rx_frame_read++];
 8009936:	4b0e      	ldr	r3, [pc, #56]	; (8009970 <get_rx_frame+0x4c>)
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	1c53      	adds	r3, r2, #1
 800993c:	490c      	ldr	r1, [pc, #48]	; (8009970 <get_rx_frame+0x4c>)
 800993e:	600b      	str	r3, [r1, #0]
 8009940:	4613      	mov	r3, r2
 8009942:	00db      	lsls	r3, r3, #3
 8009944:	4413      	add	r3, r2
 8009946:	009b      	lsls	r3, r3, #2
 8009948:	4a0b      	ldr	r2, [pc, #44]	; (8009978 <get_rx_frame+0x54>)
 800994a:	4413      	add	r3, r2
 800994c:	607b      	str	r3, [r7, #4]

		if (rx_frame_read == RX_FRAMES_SIZE){
 800994e:	4b08      	ldr	r3, [pc, #32]	; (8009970 <get_rx_frame+0x4c>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2b64      	cmp	r3, #100	; 0x64
 8009954:	d102      	bne.n	800995c <get_rx_frame+0x38>
			rx_frame_read = 0;
 8009956:	4b06      	ldr	r3, [pc, #24]	; (8009970 <get_rx_frame+0x4c>)
 8009958:	2200      	movs	r2, #0
 800995a:	601a      	str	r2, [r3, #0]
		}

		return res;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	e000      	b.n	8009962 <get_rx_frame+0x3e>
	} else
		return 0;
 8009960:	2300      	movs	r3, #0
}
 8009962:	4618      	mov	r0, r3
 8009964:	370c      	adds	r7, #12
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	2000181c 	.word	0x2000181c
 8009974:	20001820 	.word	0x20001820
 8009978:	20000a0c 	.word	0x20000a0c

0800997c <set_rx_frames>:

uint8_t set_rx_frames(Vescmsg* CANRxFrame) {
 800997c:	b4b0      	push	{r4, r5, r7}
 800997e:	b085      	sub	sp, #20
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
	uint32_t cmd;

	rx_frames[rx_frame_write++] = *CANRxFrame;
 8009984:	4b16      	ldr	r3, [pc, #88]	; (80099e0 <set_rx_frames+0x64>)
 8009986:	681a      	ldr	r2, [r3, #0]
 8009988:	1c53      	adds	r3, r2, #1
 800998a:	4915      	ldr	r1, [pc, #84]	; (80099e0 <set_rx_frames+0x64>)
 800998c:	600b      	str	r3, [r1, #0]
 800998e:	4915      	ldr	r1, [pc, #84]	; (80099e4 <set_rx_frames+0x68>)
 8009990:	4613      	mov	r3, r2
 8009992:	00db      	lsls	r3, r3, #3
 8009994:	4413      	add	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	18ca      	adds	r2, r1, r3
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4614      	mov	r4, r2
 800999e:	461d      	mov	r5, r3
 80099a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80099a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80099a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80099a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80099a8:	682b      	ldr	r3, [r5, #0]
 80099aa:	6023      	str	r3, [r4, #0]
	if (rx_frame_write == RX_FRAMES_SIZE) {
 80099ac:	4b0c      	ldr	r3, [pc, #48]	; (80099e0 <set_rx_frames+0x64>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2b64      	cmp	r3, #100	; 0x64
 80099b2:	d102      	bne.n	80099ba <set_rx_frames+0x3e>
		rx_frame_write = 0;
 80099b4:	4b0a      	ldr	r3, [pc, #40]	; (80099e0 <set_rx_frames+0x64>)
 80099b6:	2200      	movs	r2, #0
 80099b8:	601a      	str	r2, [r3, #0]
	}

	cmd = CANRxFrame->Rxmsg.ExtId >> 8;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	0a1b      	lsrs	r3, r3, #8
 80099c0:	60fb      	str	r3, [r7, #12]
	if(cmd == (uint32_t)CAN_PACKET_PROCESS_RX_BUFFER || cmd == (uint32_t)CAN_PACKET_PROCESS_SHORT_BUFFER)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2b07      	cmp	r3, #7
 80099c6:	d002      	beq.n	80099ce <set_rx_frames+0x52>
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2b08      	cmp	r3, #8
 80099cc:	d101      	bne.n	80099d2 <set_rx_frames+0x56>
		return 112;
 80099ce:	2370      	movs	r3, #112	; 0x70
 80099d0:	e000      	b.n	80099d4 <set_rx_frames+0x58>
	else
		return 0;
 80099d2:	2300      	movs	r3, #0
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3714      	adds	r7, #20
 80099d8:	46bd      	mov	sp, r7
 80099da:	bcb0      	pop	{r4, r5, r7}
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	20001820 	.word	0x20001820
 80099e4:	20000a0c 	.word	0x20000a0c

080099e8 <VESCInit>:
 * 						  wheel_diameter 	wheel diameter
 * 						  vesc 			pointer to a VESC data structure with VESC_t type
 * Function Return		: None
 * Function Example		: VESCInit(40000,1,0.0037,&csev);
 */
void VESCInit(float max_rpm, float pole_pairs, float wheel_diameter,uint16_t Instance, VESC_t* vesc){
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	ed87 0a05 	vstr	s0, [r7, #20]
 80099f2:	edc7 0a04 	vstr	s1, [r7, #16]
 80099f6:	ed87 1a03 	vstr	s2, [r7, #12]
 80099fa:	4603      	mov	r3, r0
 80099fc:	6079      	str	r1, [r7, #4]
 80099fe:	817b      	strh	r3, [r7, #10]
	bldc_interface_init(bldc_send_packet);
 8009a00:	4809      	ldr	r0, [pc, #36]	; (8009a28 <VESCInit+0x40>)
 8009a02:	f7fd fec3 	bl	800778c <bldc_interface_init>
//	bldc_interface_set_rx_value_selective_func(bldc_val_selective_received_cb);

	vesc->max_rpm = max_rpm;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	697a      	ldr	r2, [r7, #20]
 8009a0a:	601a      	str	r2, [r3, #0]
	vesc->pole_pairs = pole_pairs;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	605a      	str	r2, [r3, #4]
	vesc->wheel_diameter = wheel_diameter;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	609a      	str	r2, [r3, #8]
	vesc->Instance = Instance;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	897a      	ldrh	r2, [r7, #10]
 8009a1c:	819a      	strh	r2, [r3, #12]
}
 8009a1e:	bf00      	nop
 8009a20:	3718      	adds	r7, #24
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}
 8009a26:	bf00      	nop
 8009a28:	08009aa1 	.word	0x08009aa1

08009a2c <VESCStop>:
 * Function Remarks		: NONE
 * Function Arguments	: vesc 			pointer to a VESC data structure with VESC_t type
 * Function Return		: None
 * Function Example		: VESCStop(&csev);
 */
void VESCStop(VESC_t* vesc) {
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b082      	sub	sp, #8
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]

	if(vesc->pdc_flag) {
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	7c1b      	ldrb	r3, [r3, #16]
 8009a38:	f003 0304 	and.w	r3, r3, #4
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d007      	beq.n	8009a52 <VESCStop+0x26>
		comm_can_set_duty(vesc->Instance, 0.0);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	899b      	ldrh	r3, [r3, #12]
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8009a9c <VESCStop+0x70>
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f7ff fdeb 	bl	8009628 <comm_can_set_duty>
	}

	if(vesc->rpm_flag) {
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	7c1b      	ldrb	r3, [r3, #16]
 8009a56:	f003 0302 	and.w	r3, r3, #2
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d007      	beq.n	8009a70 <VESCStop+0x44>
		comm_can_set_rpm(vesc->Instance, 0.0);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	899b      	ldrh	r3, [r3, #12]
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8009a9c <VESCStop+0x70>
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7ff fe40 	bl	80096f0 <comm_can_set_rpm>
	}

	if(vesc->current_flag){
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	7c1b      	ldrb	r3, [r3, #16]
 8009a74:	f003 0301 	and.w	r3, r3, #1
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d007      	beq.n	8009a8e <VESCStop+0x62>
		comm_can_set_current(vesc->Instance, 0.0);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	899b      	ldrh	r3, [r3, #12]
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8009a9c <VESCStop+0x70>
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f7ff fdff 	bl	800968c <comm_can_set_current>
	}

	vesc->flags = 0;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	741a      	strb	r2, [r3, #16]
}
 8009a94:	bf00      	nop
 8009a96:	3708      	adds	r7, #8
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}
 8009a9c:	00000000 	.word	0x00000000

08009aa0 <bldc_send_packet>:
//	rx_value_complete = false;
	return rx_value_buf;
}

/*	Private Function	*/
void bldc_send_packet(uint8_t controller_id, uint8_t *data, unsigned int len) {
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]
 8009aac:	73fb      	strb	r3, [r7, #15]
	comm_can_send_buffer(controller_id, data, len, 0);
 8009aae:	7bf8      	ldrb	r0, [r7, #15]
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	68b9      	ldr	r1, [r7, #8]
 8009ab6:	f7ff fc9b 	bl	80093f0 <comm_can_send_buffer>
}
 8009aba:	bf00      	nop
 8009abc:	3710      	adds	r7, #16
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
	...

08009ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009afc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8009ac8:	480d      	ldr	r0, [pc, #52]	; (8009b00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8009aca:	490e      	ldr	r1, [pc, #56]	; (8009b04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8009acc:	4a0e      	ldr	r2, [pc, #56]	; (8009b08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8009ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009ad0:	e002      	b.n	8009ad8 <LoopCopyDataInit>

08009ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009ad6:	3304      	adds	r3, #4

08009ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009adc:	d3f9      	bcc.n	8009ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009ade:	4a0b      	ldr	r2, [pc, #44]	; (8009b0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8009ae0:	4c0b      	ldr	r4, [pc, #44]	; (8009b10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8009ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009ae4:	e001      	b.n	8009aea <LoopFillZerobss>

08009ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009ae8:	3204      	adds	r2, #4

08009aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009aec:	d3fb      	bcc.n	8009ae6 <FillZerobss>


/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009aee:	f7fd f9ef 	bl	8006ed0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009af2:	f00a fe69 	bl	80147c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009af6:	f7fa f8c1 	bl	8003c7c <main>
  bx  lr    
 8009afa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009afc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009b04:	20000414 	.word	0x20000414
  ldr r2, =_sidata
 8009b08:	0801b11c 	.word	0x0801b11c
  ldr r2, =_sbss
 8009b0c:	20000414 	.word	0x20000414
  ldr r4, =_ebss
 8009b10:	2000a048 	.word	0x2000a048

08009b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009b14:	e7fe      	b.n	8009b14 <ADC_IRQHandler>
	...

08009b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009b1c:	4b0e      	ldr	r3, [pc, #56]	; (8009b58 <HAL_Init+0x40>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a0d      	ldr	r2, [pc, #52]	; (8009b58 <HAL_Init+0x40>)
 8009b22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009b26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009b28:	4b0b      	ldr	r3, [pc, #44]	; (8009b58 <HAL_Init+0x40>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a0a      	ldr	r2, [pc, #40]	; (8009b58 <HAL_Init+0x40>)
 8009b2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009b32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009b34:	4b08      	ldr	r3, [pc, #32]	; (8009b58 <HAL_Init+0x40>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a07      	ldr	r2, [pc, #28]	; (8009b58 <HAL_Init+0x40>)
 8009b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b40:	2003      	movs	r0, #3
 8009b42:	f000 ffcc 	bl	800aade <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009b46:	2000      	movs	r0, #0
 8009b48:	f7fd f8a2 	bl	8006c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009b4c:	f7f7 feec 	bl	8001928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009b50:	2300      	movs	r3, #0
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	bd80      	pop	{r7, pc}
 8009b56:	bf00      	nop
 8009b58:	40023c00 	.word	0x40023c00

08009b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009b60:	4b06      	ldr	r3, [pc, #24]	; (8009b7c <HAL_IncTick+0x20>)
 8009b62:	781b      	ldrb	r3, [r3, #0]
 8009b64:	461a      	mov	r2, r3
 8009b66:	4b06      	ldr	r3, [pc, #24]	; (8009b80 <HAL_IncTick+0x24>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4413      	add	r3, r2
 8009b6c:	4a04      	ldr	r2, [pc, #16]	; (8009b80 <HAL_IncTick+0x24>)
 8009b6e:	6013      	str	r3, [r2, #0]
}
 8009b70:	bf00      	nop
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop
 8009b7c:	20000238 	.word	0x20000238
 8009b80:	20009fd4 	.word	0x20009fd4

08009b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009b84:	b480      	push	{r7}
 8009b86:	af00      	add	r7, sp, #0
  return uwTick;
 8009b88:	4b03      	ldr	r3, [pc, #12]	; (8009b98 <HAL_GetTick+0x14>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	20009fd4 	.word	0x20009fd4

08009b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009ba4:	f7ff ffee 	bl	8009b84 <HAL_GetTick>
 8009ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009bb4:	d005      	beq.n	8009bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009bb6:	4b0a      	ldr	r3, [pc, #40]	; (8009be0 <HAL_Delay+0x44>)
 8009bb8:	781b      	ldrb	r3, [r3, #0]
 8009bba:	461a      	mov	r2, r3
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	4413      	add	r3, r2
 8009bc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009bc2:	bf00      	nop
 8009bc4:	f7ff ffde 	bl	8009b84 <HAL_GetTick>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	1ad3      	subs	r3, r2, r3
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d8f7      	bhi.n	8009bc4 <HAL_Delay+0x28>
  {
  }
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	3710      	adds	r7, #16
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}
 8009bde:	bf00      	nop
 8009be0:	20000238 	.word	0x20000238

08009be4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d101      	bne.n	8009bf6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e0ed      	b.n	8009dd2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d102      	bne.n	8009c08 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f7f7 febc 	bl	8001980 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f022 0202 	bic.w	r2, r2, #2
 8009c16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009c18:	f7ff ffb4 	bl	8009b84 <HAL_GetTick>
 8009c1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009c1e:	e012      	b.n	8009c46 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009c20:	f7ff ffb0 	bl	8009b84 <HAL_GetTick>
 8009c24:	4602      	mov	r2, r0
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	1ad3      	subs	r3, r2, r3
 8009c2a:	2b0a      	cmp	r3, #10
 8009c2c:	d90b      	bls.n	8009c46 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2205      	movs	r2, #5
 8009c3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009c42:	2301      	movs	r3, #1
 8009c44:	e0c5      	b.n	8009dd2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	685b      	ldr	r3, [r3, #4]
 8009c4c:	f003 0302 	and.w	r3, r3, #2
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1e5      	bne.n	8009c20 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f042 0201 	orr.w	r2, r2, #1
 8009c62:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009c64:	f7ff ff8e 	bl	8009b84 <HAL_GetTick>
 8009c68:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009c6a:	e012      	b.n	8009c92 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009c6c:	f7ff ff8a 	bl	8009b84 <HAL_GetTick>
 8009c70:	4602      	mov	r2, r0
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	1ad3      	subs	r3, r2, r3
 8009c76:	2b0a      	cmp	r3, #10
 8009c78:	d90b      	bls.n	8009c92 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c7e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2205      	movs	r2, #5
 8009c8a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e09f      	b.n	8009dd2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d0e5      	beq.n	8009c6c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	7e1b      	ldrb	r3, [r3, #24]
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d108      	bne.n	8009cba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009cb6:	601a      	str	r2, [r3, #0]
 8009cb8:	e007      	b.n	8009cca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009cc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	7e5b      	ldrb	r3, [r3, #25]
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d108      	bne.n	8009ce4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ce0:	601a      	str	r2, [r3, #0]
 8009ce2:	e007      	b.n	8009cf4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	681a      	ldr	r2, [r3, #0]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cf2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	7e9b      	ldrb	r3, [r3, #26]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d108      	bne.n	8009d0e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f042 0220 	orr.w	r2, r2, #32
 8009d0a:	601a      	str	r2, [r3, #0]
 8009d0c:	e007      	b.n	8009d1e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	681a      	ldr	r2, [r3, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f022 0220 	bic.w	r2, r2, #32
 8009d1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	7edb      	ldrb	r3, [r3, #27]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d108      	bne.n	8009d38 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	681a      	ldr	r2, [r3, #0]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f022 0210 	bic.w	r2, r2, #16
 8009d34:	601a      	str	r2, [r3, #0]
 8009d36:	e007      	b.n	8009d48 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f042 0210 	orr.w	r2, r2, #16
 8009d46:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	7f1b      	ldrb	r3, [r3, #28]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d108      	bne.n	8009d62 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f042 0208 	orr.w	r2, r2, #8
 8009d5e:	601a      	str	r2, [r3, #0]
 8009d60:	e007      	b.n	8009d72 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	681a      	ldr	r2, [r3, #0]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f022 0208 	bic.w	r2, r2, #8
 8009d70:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	7f5b      	ldrb	r3, [r3, #29]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d108      	bne.n	8009d8c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	681a      	ldr	r2, [r3, #0]
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f042 0204 	orr.w	r2, r2, #4
 8009d88:	601a      	str	r2, [r3, #0]
 8009d8a:	e007      	b.n	8009d9c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f022 0204 	bic.w	r2, r2, #4
 8009d9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	689a      	ldr	r2, [r3, #8]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	431a      	orrs	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	431a      	orrs	r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	695b      	ldr	r3, [r3, #20]
 8009db0:	ea42 0103 	orr.w	r1, r2, r3
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	1e5a      	subs	r2, r3, #1
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	430a      	orrs	r2, r1
 8009dc0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
	...

08009ddc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b087      	sub	sp, #28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009df2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8009df4:	7cfb      	ldrb	r3, [r7, #19]
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d003      	beq.n	8009e02 <HAL_CAN_ConfigFilter+0x26>
 8009dfa:	7cfb      	ldrb	r3, [r7, #19]
 8009dfc:	2b02      	cmp	r3, #2
 8009dfe:	f040 80be 	bne.w	8009f7e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8009e02:	4b65      	ldr	r3, [pc, #404]	; (8009f98 <HAL_CAN_ConfigFilter+0x1bc>)
 8009e04:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009e0c:	f043 0201 	orr.w	r2, r3, #1
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8009e16:	697b      	ldr	r3, [r7, #20]
 8009e18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009e1c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e30:	021b      	lsls	r3, r3, #8
 8009e32:	431a      	orrs	r2, r3
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	695b      	ldr	r3, [r3, #20]
 8009e3e:	f003 031f 	and.w	r3, r3, #31
 8009e42:	2201      	movs	r2, #1
 8009e44:	fa02 f303 	lsl.w	r3, r2, r3
 8009e48:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	43db      	mvns	r3, r3
 8009e54:	401a      	ands	r2, r3
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	69db      	ldr	r3, [r3, #28]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d123      	bne.n	8009eac <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	43db      	mvns	r3, r3
 8009e6e:	401a      	ands	r2, r3
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009e82:	683a      	ldr	r2, [r7, #0]
 8009e84:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009e86:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	3248      	adds	r2, #72	; 0x48
 8009e8c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009ea0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009ea2:	6979      	ldr	r1, [r7, #20]
 8009ea4:	3348      	adds	r3, #72	; 0x48
 8009ea6:	00db      	lsls	r3, r3, #3
 8009ea8:	440b      	add	r3, r1
 8009eaa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	69db      	ldr	r3, [r3, #28]
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d122      	bne.n	8009efa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	431a      	orrs	r2, r3
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009ed0:	683a      	ldr	r2, [r7, #0]
 8009ed2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009ed4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	3248      	adds	r2, #72	; 0x48
 8009eda:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009eee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009ef0:	6979      	ldr	r1, [r7, #20]
 8009ef2:	3348      	adds	r3, #72	; 0x48
 8009ef4:	00db      	lsls	r3, r3, #3
 8009ef6:	440b      	add	r3, r1
 8009ef8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	699b      	ldr	r3, [r3, #24]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d109      	bne.n	8009f16 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	43db      	mvns	r3, r3
 8009f0c:	401a      	ands	r2, r3
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8009f14:	e007      	b.n	8009f26 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	431a      	orrs	r2, r3
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	691b      	ldr	r3, [r3, #16]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d109      	bne.n	8009f42 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	43db      	mvns	r3, r3
 8009f38:	401a      	ands	r2, r3
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009f40:	e007      	b.n	8009f52 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	431a      	orrs	r2, r3
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	6a1b      	ldr	r3, [r3, #32]
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	d107      	bne.n	8009f6a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	431a      	orrs	r2, r3
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f70:	f023 0201 	bic.w	r2, r3, #1
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	e006      	b.n	8009f8c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f82:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009f8a:	2301      	movs	r3, #1
  }
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	371c      	adds	r7, #28
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr
 8009f98:	40006400 	.word	0x40006400

08009f9c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b084      	sub	sp, #16
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d12e      	bne.n	800a00e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2202      	movs	r2, #2
 8009fb4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f022 0201 	bic.w	r2, r2, #1
 8009fc6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009fc8:	f7ff fddc 	bl	8009b84 <HAL_GetTick>
 8009fcc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009fce:	e012      	b.n	8009ff6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009fd0:	f7ff fdd8 	bl	8009b84 <HAL_GetTick>
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	2b0a      	cmp	r3, #10
 8009fdc:	d90b      	bls.n	8009ff6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2205      	movs	r2, #5
 8009fee:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	e012      	b.n	800a01c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	f003 0301 	and.w	r3, r3, #1
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1e5      	bne.n	8009fd0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800a00a:	2300      	movs	r3, #0
 800a00c:	e006      	b.n	800a01c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a012:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
  }
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3710      	adds	r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800a024:	b480      	push	{r7}
 800a026:	b089      	sub	sp, #36	; 0x24
 800a028:	af00      	add	r7, sp, #0
 800a02a:	60f8      	str	r0, [r7, #12]
 800a02c:	60b9      	str	r1, [r7, #8]
 800a02e:	607a      	str	r2, [r7, #4]
 800a030:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a038:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800a042:	7ffb      	ldrb	r3, [r7, #31]
 800a044:	2b01      	cmp	r3, #1
 800a046:	d003      	beq.n	800a050 <HAL_CAN_AddTxMessage+0x2c>
 800a048:	7ffb      	ldrb	r3, [r7, #31]
 800a04a:	2b02      	cmp	r3, #2
 800a04c:	f040 80b8 	bne.w	800a1c0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10a      	bne.n	800a070 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800a05a:	69bb      	ldr	r3, [r7, #24]
 800a05c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800a060:	2b00      	cmp	r3, #0
 800a062:	d105      	bne.n	800a070 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800a064:	69bb      	ldr	r3, [r7, #24]
 800a066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	f000 80a0 	beq.w	800a1b0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	0e1b      	lsrs	r3, r3, #24
 800a074:	f003 0303 	and.w	r3, r3, #3
 800a078:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2b02      	cmp	r3, #2
 800a07e:	d907      	bls.n	800a090 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a084:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	e09e      	b.n	800a1ce <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800a090:	2201      	movs	r2, #1
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	409a      	lsls	r2, r3
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	689b      	ldr	r3, [r3, #8]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d10d      	bne.n	800a0be <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800a0ac:	68f9      	ldr	r1, [r7, #12]
 800a0ae:	6809      	ldr	r1, [r1, #0]
 800a0b0:	431a      	orrs	r2, r3
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	3318      	adds	r3, #24
 800a0b6:	011b      	lsls	r3, r3, #4
 800a0b8:	440b      	add	r3, r1
 800a0ba:	601a      	str	r2, [r3, #0]
 800a0bc:	e00f      	b.n	800a0de <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	685b      	ldr	r3, [r3, #4]
 800a0c2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a0c8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a0ce:	68f9      	ldr	r1, [r7, #12]
 800a0d0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800a0d2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	3318      	adds	r3, #24
 800a0d8:	011b      	lsls	r3, r3, #4
 800a0da:	440b      	add	r3, r1
 800a0dc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	6819      	ldr	r1, [r3, #0]
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	691a      	ldr	r2, [r3, #16]
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	3318      	adds	r3, #24
 800a0ea:	011b      	lsls	r3, r3, #4
 800a0ec:	440b      	add	r3, r1
 800a0ee:	3304      	adds	r3, #4
 800a0f0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	7d1b      	ldrb	r3, [r3, #20]
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d111      	bne.n	800a11e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	3318      	adds	r3, #24
 800a102:	011b      	lsls	r3, r3, #4
 800a104:	4413      	add	r3, r2
 800a106:	3304      	adds	r3, #4
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	68fa      	ldr	r2, [r7, #12]
 800a10c:	6811      	ldr	r1, [r2, #0]
 800a10e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	3318      	adds	r3, #24
 800a116:	011b      	lsls	r3, r3, #4
 800a118:	440b      	add	r3, r1
 800a11a:	3304      	adds	r3, #4
 800a11c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	3307      	adds	r3, #7
 800a122:	781b      	ldrb	r3, [r3, #0]
 800a124:	061a      	lsls	r2, r3, #24
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	3306      	adds	r3, #6
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	041b      	lsls	r3, r3, #16
 800a12e:	431a      	orrs	r2, r3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	3305      	adds	r3, #5
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	021b      	lsls	r3, r3, #8
 800a138:	4313      	orrs	r3, r2
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	3204      	adds	r2, #4
 800a13e:	7812      	ldrb	r2, [r2, #0]
 800a140:	4610      	mov	r0, r2
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	6811      	ldr	r1, [r2, #0]
 800a146:	ea43 0200 	orr.w	r2, r3, r0
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	011b      	lsls	r3, r3, #4
 800a14e:	440b      	add	r3, r1
 800a150:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800a154:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	3303      	adds	r3, #3
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	061a      	lsls	r2, r3, #24
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	3302      	adds	r3, #2
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	041b      	lsls	r3, r3, #16
 800a166:	431a      	orrs	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	3301      	adds	r3, #1
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	021b      	lsls	r3, r3, #8
 800a170:	4313      	orrs	r3, r2
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	7812      	ldrb	r2, [r2, #0]
 800a176:	4610      	mov	r0, r2
 800a178:	68fa      	ldr	r2, [r7, #12]
 800a17a:	6811      	ldr	r1, [r2, #0]
 800a17c:	ea43 0200 	orr.w	r2, r3, r0
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	011b      	lsls	r3, r3, #4
 800a184:	440b      	add	r3, r1
 800a186:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800a18a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	3318      	adds	r3, #24
 800a194:	011b      	lsls	r3, r3, #4
 800a196:	4413      	add	r3, r2
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	6811      	ldr	r1, [r2, #0]
 800a19e:	f043 0201 	orr.w	r2, r3, #1
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	3318      	adds	r3, #24
 800a1a6:	011b      	lsls	r3, r3, #4
 800a1a8:	440b      	add	r3, r1
 800a1aa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	e00e      	b.n	800a1ce <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	e006      	b.n	800a1ce <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a1cc:	2301      	movs	r3, #1
  }
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3724      	adds	r7, #36	; 0x24
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d8:	4770      	bx	lr

0800a1da <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800a1da:	b480      	push	{r7}
 800a1dc:	b085      	sub	sp, #20
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a1ec:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800a1ee:	7afb      	ldrb	r3, [r7, #11]
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d002      	beq.n	800a1fa <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800a1f4:	7afb      	ldrb	r3, [r7, #11]
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d11d      	bne.n	800a236 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a204:	2b00      	cmp	r3, #0
 800a206:	d002      	beq.n	800a20e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	3301      	adds	r3, #1
 800a20c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	3301      	adds	r3, #1
 800a220:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d002      	beq.n	800a236 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	3301      	adds	r3, #1
 800a234:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800a236:	68fb      	ldr	r3, [r7, #12]
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3714      	adds	r7, #20
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800a244:	b480      	push	{r7}
 800a246:	b087      	sub	sp, #28
 800a248:	af00      	add	r7, sp, #0
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	60b9      	str	r1, [r7, #8]
 800a24e:	607a      	str	r2, [r7, #4]
 800a250:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a258:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800a25a:	7dfb      	ldrb	r3, [r7, #23]
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d003      	beq.n	800a268 <HAL_CAN_GetRxMessage+0x24>
 800a260:	7dfb      	ldrb	r3, [r7, #23]
 800a262:	2b02      	cmp	r3, #2
 800a264:	f040 80f3 	bne.w	800a44e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10e      	bne.n	800a28c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	f003 0303 	and.w	r3, r3, #3
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d116      	bne.n	800a2aa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a280:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	e0e7      	b.n	800a45c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	691b      	ldr	r3, [r3, #16]
 800a292:	f003 0303 	and.w	r3, r3, #3
 800a296:	2b00      	cmp	r3, #0
 800a298:	d107      	bne.n	800a2aa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	e0d8      	b.n	800a45c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	331b      	adds	r3, #27
 800a2b2:	011b      	lsls	r3, r3, #4
 800a2b4:	4413      	add	r3, r2
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f003 0204 	and.w	r2, r3, #4
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	689b      	ldr	r3, [r3, #8]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d10c      	bne.n	800a2e2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	331b      	adds	r3, #27
 800a2d0:	011b      	lsls	r3, r3, #4
 800a2d2:	4413      	add	r3, r2
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	0d5b      	lsrs	r3, r3, #21
 800a2d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	601a      	str	r2, [r3, #0]
 800a2e0:	e00b      	b.n	800a2fa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	331b      	adds	r3, #27
 800a2ea:	011b      	lsls	r3, r3, #4
 800a2ec:	4413      	add	r3, r2
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	08db      	lsrs	r3, r3, #3
 800a2f2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	331b      	adds	r3, #27
 800a302:	011b      	lsls	r3, r3, #4
 800a304:	4413      	add	r3, r2
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f003 0202 	and.w	r2, r3, #2
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	331b      	adds	r3, #27
 800a318:	011b      	lsls	r3, r3, #4
 800a31a:	4413      	add	r3, r2
 800a31c:	3304      	adds	r3, #4
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f003 020f 	and.w	r2, r3, #15
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	331b      	adds	r3, #27
 800a330:	011b      	lsls	r3, r3, #4
 800a332:	4413      	add	r3, r2
 800a334:	3304      	adds	r3, #4
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	0a1b      	lsrs	r3, r3, #8
 800a33a:	b2da      	uxtb	r2, r3
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	331b      	adds	r3, #27
 800a348:	011b      	lsls	r3, r3, #4
 800a34a:	4413      	add	r3, r2
 800a34c:	3304      	adds	r3, #4
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	0c1b      	lsrs	r3, r3, #16
 800a352:	b29a      	uxth	r2, r3
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681a      	ldr	r2, [r3, #0]
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	011b      	lsls	r3, r3, #4
 800a360:	4413      	add	r3, r2
 800a362:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	b2da      	uxtb	r2, r3
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681a      	ldr	r2, [r3, #0]
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	011b      	lsls	r3, r3, #4
 800a376:	4413      	add	r3, r2
 800a378:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	0a1a      	lsrs	r2, r3, #8
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	3301      	adds	r3, #1
 800a384:	b2d2      	uxtb	r2, r2
 800a386:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681a      	ldr	r2, [r3, #0]
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	011b      	lsls	r3, r3, #4
 800a390:	4413      	add	r3, r2
 800a392:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	0c1a      	lsrs	r2, r3, #16
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	3302      	adds	r3, #2
 800a39e:	b2d2      	uxtb	r2, r2
 800a3a0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681a      	ldr	r2, [r3, #0]
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	011b      	lsls	r3, r3, #4
 800a3aa:	4413      	add	r3, r2
 800a3ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	0e1a      	lsrs	r2, r3, #24
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	3303      	adds	r3, #3
 800a3b8:	b2d2      	uxtb	r2, r2
 800a3ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681a      	ldr	r2, [r3, #0]
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	011b      	lsls	r3, r3, #4
 800a3c4:	4413      	add	r3, r2
 800a3c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	3304      	adds	r3, #4
 800a3d0:	b2d2      	uxtb	r2, r2
 800a3d2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681a      	ldr	r2, [r3, #0]
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	011b      	lsls	r3, r3, #4
 800a3dc:	4413      	add	r3, r2
 800a3de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	0a1a      	lsrs	r2, r3, #8
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	3305      	adds	r3, #5
 800a3ea:	b2d2      	uxtb	r2, r2
 800a3ec:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681a      	ldr	r2, [r3, #0]
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	011b      	lsls	r3, r3, #4
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	0c1a      	lsrs	r2, r3, #16
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	3306      	adds	r3, #6
 800a404:	b2d2      	uxtb	r2, r2
 800a406:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	011b      	lsls	r3, r3, #4
 800a410:	4413      	add	r3, r2
 800a412:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	0e1a      	lsrs	r2, r3, #24
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	3307      	adds	r3, #7
 800a41e:	b2d2      	uxtb	r2, r2
 800a420:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d108      	bne.n	800a43a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	68da      	ldr	r2, [r3, #12]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f042 0220 	orr.w	r2, r2, #32
 800a436:	60da      	str	r2, [r3, #12]
 800a438:	e007      	b.n	800a44a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	691a      	ldr	r2, [r3, #16]
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f042 0220 	orr.w	r2, r2, #32
 800a448:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800a44a:	2300      	movs	r3, #0
 800a44c:	e006      	b.n	800a45c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a452:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a45a:	2301      	movs	r3, #1
  }
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	371c      	adds	r7, #28
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr

0800a468 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800a468:	b480      	push	{r7}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a478:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800a47a:	7bfb      	ldrb	r3, [r7, #15]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d002      	beq.n	800a486 <HAL_CAN_ActivateNotification+0x1e>
 800a480:	7bfb      	ldrb	r3, [r7, #15]
 800a482:	2b02      	cmp	r3, #2
 800a484:	d109      	bne.n	800a49a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	6959      	ldr	r1, [r3, #20]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	430a      	orrs	r2, r1
 800a494:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	e006      	b.n	800a4a8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a49e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
  }
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3714      	adds	r7, #20
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr

0800a4b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b08a      	sub	sp, #40	; 0x28
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	695b      	ldr	r3, [r3, #20]
 800a4c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	689b      	ldr	r3, [r3, #8]
 800a4d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	68db      	ldr	r3, [r3, #12]
 800a4de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	691b      	ldr	r3, [r3, #16]
 800a4e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	699b      	ldr	r3, [r3, #24]
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800a4f0:	6a3b      	ldr	r3, [r7, #32]
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d07c      	beq.n	800a5f4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800a4fa:	69bb      	ldr	r3, [r7, #24]
 800a4fc:	f003 0301 	and.w	r3, r3, #1
 800a500:	2b00      	cmp	r3, #0
 800a502:	d023      	beq.n	800a54c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	2201      	movs	r2, #1
 800a50a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800a50c:	69bb      	ldr	r3, [r7, #24]
 800a50e:	f003 0302 	and.w	r3, r3, #2
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f983 	bl	800a822 <HAL_CAN_TxMailbox0CompleteCallback>
 800a51c:	e016      	b.n	800a54c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800a51e:	69bb      	ldr	r3, [r7, #24]
 800a520:	f003 0304 	and.w	r3, r3, #4
 800a524:	2b00      	cmp	r3, #0
 800a526:	d004      	beq.n	800a532 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a52e:	627b      	str	r3, [r7, #36]	; 0x24
 800a530:	e00c      	b.n	800a54c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	f003 0308 	and.w	r3, r3, #8
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d004      	beq.n	800a546 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800a53c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a542:	627b      	str	r3, [r7, #36]	; 0x24
 800a544:	e002      	b.n	800a54c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 f989 	bl	800a85e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800a54c:	69bb      	ldr	r3, [r7, #24]
 800a54e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a552:	2b00      	cmp	r3, #0
 800a554:	d024      	beq.n	800a5a0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a55e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a566:	2b00      	cmp	r3, #0
 800a568:	d003      	beq.n	800a572 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f000 f963 	bl	800a836 <HAL_CAN_TxMailbox1CompleteCallback>
 800a570:	e016      	b.n	800a5a0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800a572:	69bb      	ldr	r3, [r7, #24]
 800a574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d004      	beq.n	800a586 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800a57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a582:	627b      	str	r3, [r7, #36]	; 0x24
 800a584:	e00c      	b.n	800a5a0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d004      	beq.n	800a59a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800a590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a596:	627b      	str	r3, [r7, #36]	; 0x24
 800a598:	e002      	b.n	800a5a0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 f969 	bl	800a872 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d024      	beq.n	800a5f4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a5b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800a5b4:	69bb      	ldr	r3, [r7, #24]
 800a5b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d003      	beq.n	800a5c6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 f943 	bl	800a84a <HAL_CAN_TxMailbox2CompleteCallback>
 800a5c4:	e016      	b.n	800a5f4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d004      	beq.n	800a5da <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800a5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5d6:	627b      	str	r3, [r7, #36]	; 0x24
 800a5d8:	e00c      	b.n	800a5f4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800a5da:	69bb      	ldr	r3, [r7, #24]
 800a5dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d004      	beq.n	800a5ee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800a5e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a5ea:	627b      	str	r3, [r7, #36]	; 0x24
 800a5ec:	e002      	b.n	800a5f4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f949 	bl	800a886 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	f003 0308 	and.w	r3, r3, #8
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d00c      	beq.n	800a618 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	f003 0310 	and.w	r3, r3, #16
 800a604:	2b00      	cmp	r3, #0
 800a606:	d007      	beq.n	800a618 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800a608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a60e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	2210      	movs	r2, #16
 800a616:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800a618:	6a3b      	ldr	r3, [r7, #32]
 800a61a:	f003 0304 	and.w	r3, r3, #4
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d00b      	beq.n	800a63a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	f003 0308 	and.w	r3, r3, #8
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d006      	beq.n	800a63a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2208      	movs	r2, #8
 800a632:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 f930 	bl	800a89a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800a63a:	6a3b      	ldr	r3, [r7, #32]
 800a63c:	f003 0302 	and.w	r3, r3, #2
 800a640:	2b00      	cmp	r3, #0
 800a642:	d009      	beq.n	800a658 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	f003 0303 	and.w	r3, r3, #3
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d002      	beq.n	800a658 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f7fb fd1a 	bl	800608c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800a658:	6a3b      	ldr	r3, [r7, #32]
 800a65a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00c      	beq.n	800a67c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	f003 0310 	and.w	r3, r3, #16
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d007      	beq.n	800a67c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800a66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a672:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	2210      	movs	r2, #16
 800a67a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800a67c:	6a3b      	ldr	r3, [r7, #32]
 800a67e:	f003 0320 	and.w	r3, r3, #32
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00b      	beq.n	800a69e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	f003 0308 	and.w	r3, r3, #8
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d006      	beq.n	800a69e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2208      	movs	r2, #8
 800a696:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f000 f908 	bl	800a8ae <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800a69e:	6a3b      	ldr	r3, [r7, #32]
 800a6a0:	f003 0310 	and.w	r3, r3, #16
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d009      	beq.n	800a6bc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	f003 0303 	and.w	r3, r3, #3
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d002      	beq.n	800a6bc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f7fb fe12 	bl	80062e0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800a6bc:	6a3b      	ldr	r3, [r7, #32]
 800a6be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00b      	beq.n	800a6de <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800a6c6:	69fb      	ldr	r3, [r7, #28]
 800a6c8:	f003 0310 	and.w	r3, r3, #16
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d006      	beq.n	800a6de <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2210      	movs	r2, #16
 800a6d6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f000 f8f2 	bl	800a8c2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00b      	beq.n	800a700 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800a6e8:	69fb      	ldr	r3, [r7, #28]
 800a6ea:	f003 0308 	and.w	r3, r3, #8
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d006      	beq.n	800a700 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2208      	movs	r2, #8
 800a6f8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f8eb 	bl	800a8d6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800a700:	6a3b      	ldr	r3, [r7, #32]
 800a702:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a706:	2b00      	cmp	r3, #0
 800a708:	d07b      	beq.n	800a802 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800a70a:	69fb      	ldr	r3, [r7, #28]
 800a70c:	f003 0304 	and.w	r3, r3, #4
 800a710:	2b00      	cmp	r3, #0
 800a712:	d072      	beq.n	800a7fa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a714:	6a3b      	ldr	r3, [r7, #32]
 800a716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d008      	beq.n	800a730 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a724:	2b00      	cmp	r3, #0
 800a726:	d003      	beq.n	800a730 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800a728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72a:	f043 0301 	orr.w	r3, r3, #1
 800a72e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a730:	6a3b      	ldr	r3, [r7, #32]
 800a732:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a736:	2b00      	cmp	r3, #0
 800a738:	d008      	beq.n	800a74c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a740:	2b00      	cmp	r3, #0
 800a742:	d003      	beq.n	800a74c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800a744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a746:	f043 0302 	orr.w	r3, r3, #2
 800a74a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a74c:	6a3b      	ldr	r3, [r7, #32]
 800a74e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a752:	2b00      	cmp	r3, #0
 800a754:	d008      	beq.n	800a768 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d003      	beq.n	800a768 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800a760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a762:	f043 0304 	orr.w	r3, r3, #4
 800a766:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a768:	6a3b      	ldr	r3, [r7, #32]
 800a76a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d043      	beq.n	800a7fa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d03e      	beq.n	800a7fa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a782:	2b60      	cmp	r3, #96	; 0x60
 800a784:	d02b      	beq.n	800a7de <HAL_CAN_IRQHandler+0x32a>
 800a786:	2b60      	cmp	r3, #96	; 0x60
 800a788:	d82e      	bhi.n	800a7e8 <HAL_CAN_IRQHandler+0x334>
 800a78a:	2b50      	cmp	r3, #80	; 0x50
 800a78c:	d022      	beq.n	800a7d4 <HAL_CAN_IRQHandler+0x320>
 800a78e:	2b50      	cmp	r3, #80	; 0x50
 800a790:	d82a      	bhi.n	800a7e8 <HAL_CAN_IRQHandler+0x334>
 800a792:	2b40      	cmp	r3, #64	; 0x40
 800a794:	d019      	beq.n	800a7ca <HAL_CAN_IRQHandler+0x316>
 800a796:	2b40      	cmp	r3, #64	; 0x40
 800a798:	d826      	bhi.n	800a7e8 <HAL_CAN_IRQHandler+0x334>
 800a79a:	2b30      	cmp	r3, #48	; 0x30
 800a79c:	d010      	beq.n	800a7c0 <HAL_CAN_IRQHandler+0x30c>
 800a79e:	2b30      	cmp	r3, #48	; 0x30
 800a7a0:	d822      	bhi.n	800a7e8 <HAL_CAN_IRQHandler+0x334>
 800a7a2:	2b10      	cmp	r3, #16
 800a7a4:	d002      	beq.n	800a7ac <HAL_CAN_IRQHandler+0x2f8>
 800a7a6:	2b20      	cmp	r3, #32
 800a7a8:	d005      	beq.n	800a7b6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800a7aa:	e01d      	b.n	800a7e8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800a7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ae:	f043 0308 	orr.w	r3, r3, #8
 800a7b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a7b4:	e019      	b.n	800a7ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b8:	f043 0310 	orr.w	r3, r3, #16
 800a7bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a7be:	e014      	b.n	800a7ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c2:	f043 0320 	orr.w	r3, r3, #32
 800a7c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a7c8:	e00f      	b.n	800a7ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a7d2:	e00a      	b.n	800a7ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800a7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a7dc:	e005      	b.n	800a7ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a7de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a7e6:	e000      	b.n	800a7ea <HAL_CAN_IRQHandler+0x336>
            break;
 800a7e8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	699a      	ldr	r2, [r3, #24]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a7f8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	2204      	movs	r2, #4
 800a800:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a804:	2b00      	cmp	r3, #0
 800a806:	d008      	beq.n	800a81a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a80e:	431a      	orrs	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 f868 	bl	800a8ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a81a:	bf00      	nop
 800a81c:	3728      	adds	r7, #40	; 0x28
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}

0800a822 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a822:	b480      	push	{r7}
 800a824:	b083      	sub	sp, #12
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800a82a:	bf00      	nop
 800a82c:	370c      	adds	r7, #12
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a836:	b480      	push	{r7}
 800a838:	b083      	sub	sp, #12
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800a83e:	bf00      	nop
 800a840:	370c      	adds	r7, #12
 800a842:	46bd      	mov	sp, r7
 800a844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a848:	4770      	bx	lr

0800a84a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a84a:	b480      	push	{r7}
 800a84c:	b083      	sub	sp, #12
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800a852:	bf00      	nop
 800a854:	370c      	adds	r7, #12
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr

0800a85e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a85e:	b480      	push	{r7}
 800a860:	b083      	sub	sp, #12
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a866:	bf00      	nop
 800a868:	370c      	adds	r7, #12
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr

0800a872 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a872:	b480      	push	{r7}
 800a874:	b083      	sub	sp, #12
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a87a:	bf00      	nop
 800a87c:	370c      	adds	r7, #12
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr

0800a886 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a886:	b480      	push	{r7}
 800a888:	b083      	sub	sp, #12
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a88e:	bf00      	nop
 800a890:	370c      	adds	r7, #12
 800a892:	46bd      	mov	sp, r7
 800a894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a898:	4770      	bx	lr

0800a89a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a89a:	b480      	push	{r7}
 800a89c:	b083      	sub	sp, #12
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a8a2:	bf00      	nop
 800a8a4:	370c      	adds	r7, #12
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ac:	4770      	bx	lr

0800a8ae <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a8ae:	b480      	push	{r7}
 800a8b0:	b083      	sub	sp, #12
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a8b6:	bf00      	nop
 800a8b8:	370c      	adds	r7, #12
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr

0800a8c2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a8c2:	b480      	push	{r7}
 800a8c4:	b083      	sub	sp, #12
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a8ca:	bf00      	nop
 800a8cc:	370c      	adds	r7, #12
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr

0800a8d6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a8d6:	b480      	push	{r7}
 800a8d8:	b083      	sub	sp, #12
 800a8da:	af00      	add	r7, sp, #0
 800a8dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a8de:	bf00      	nop
 800a8e0:	370c      	adds	r7, #12
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e8:	4770      	bx	lr

0800a8ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800a8ea:	b480      	push	{r7}
 800a8ec:	b083      	sub	sp, #12
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800a8f2:	bf00      	nop
 800a8f4:	370c      	adds	r7, #12
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
	...

0800a900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a900:	b480      	push	{r7}
 800a902:	b085      	sub	sp, #20
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f003 0307 	and.w	r3, r3, #7
 800a90e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a910:	4b0c      	ldr	r3, [pc, #48]	; (800a944 <__NVIC_SetPriorityGrouping+0x44>)
 800a912:	68db      	ldr	r3, [r3, #12]
 800a914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a916:	68ba      	ldr	r2, [r7, #8]
 800a918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a91c:	4013      	ands	r3, r2
 800a91e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a928:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a92c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a932:	4a04      	ldr	r2, [pc, #16]	; (800a944 <__NVIC_SetPriorityGrouping+0x44>)
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	60d3      	str	r3, [r2, #12]
}
 800a938:	bf00      	nop
 800a93a:	3714      	adds	r7, #20
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr
 800a944:	e000ed00 	.word	0xe000ed00

0800a948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a948:	b480      	push	{r7}
 800a94a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a94c:	4b04      	ldr	r3, [pc, #16]	; (800a960 <__NVIC_GetPriorityGrouping+0x18>)
 800a94e:	68db      	ldr	r3, [r3, #12]
 800a950:	0a1b      	lsrs	r3, r3, #8
 800a952:	f003 0307 	and.w	r3, r3, #7
}
 800a956:	4618      	mov	r0, r3
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr
 800a960:	e000ed00 	.word	0xe000ed00

0800a964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a964:	b480      	push	{r7}
 800a966:	b083      	sub	sp, #12
 800a968:	af00      	add	r7, sp, #0
 800a96a:	4603      	mov	r3, r0
 800a96c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a96e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a972:	2b00      	cmp	r3, #0
 800a974:	db0b      	blt.n	800a98e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a976:	79fb      	ldrb	r3, [r7, #7]
 800a978:	f003 021f 	and.w	r2, r3, #31
 800a97c:	4907      	ldr	r1, [pc, #28]	; (800a99c <__NVIC_EnableIRQ+0x38>)
 800a97e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a982:	095b      	lsrs	r3, r3, #5
 800a984:	2001      	movs	r0, #1
 800a986:	fa00 f202 	lsl.w	r2, r0, r2
 800a98a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a98e:	bf00      	nop
 800a990:	370c      	adds	r7, #12
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
 800a99a:	bf00      	nop
 800a99c:	e000e100 	.word	0xe000e100

0800a9a0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	db12      	blt.n	800a9d8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a9b2:	79fb      	ldrb	r3, [r7, #7]
 800a9b4:	f003 021f 	and.w	r2, r3, #31
 800a9b8:	490a      	ldr	r1, [pc, #40]	; (800a9e4 <__NVIC_DisableIRQ+0x44>)
 800a9ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9be:	095b      	lsrs	r3, r3, #5
 800a9c0:	2001      	movs	r0, #1
 800a9c2:	fa00 f202 	lsl.w	r2, r0, r2
 800a9c6:	3320      	adds	r3, #32
 800a9c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a9cc:	f3bf 8f4f 	dsb	sy
}
 800a9d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a9d2:	f3bf 8f6f 	isb	sy
}
 800a9d6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a9d8:	bf00      	nop
 800a9da:	370c      	adds	r7, #12
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr
 800a9e4:	e000e100 	.word	0xe000e100

0800a9e8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	db0c      	blt.n	800aa14 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a9fa:	79fb      	ldrb	r3, [r7, #7]
 800a9fc:	f003 021f 	and.w	r2, r3, #31
 800aa00:	4907      	ldr	r1, [pc, #28]	; (800aa20 <__NVIC_ClearPendingIRQ+0x38>)
 800aa02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa06:	095b      	lsrs	r3, r3, #5
 800aa08:	2001      	movs	r0, #1
 800aa0a:	fa00 f202 	lsl.w	r2, r0, r2
 800aa0e:	3360      	adds	r3, #96	; 0x60
 800aa10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800aa14:	bf00      	nop
 800aa16:	370c      	adds	r7, #12
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr
 800aa20:	e000e100 	.word	0xe000e100

0800aa24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b083      	sub	sp, #12
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	6039      	str	r1, [r7, #0]
 800aa2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aa30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	db0a      	blt.n	800aa4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	b2da      	uxtb	r2, r3
 800aa3c:	490c      	ldr	r1, [pc, #48]	; (800aa70 <__NVIC_SetPriority+0x4c>)
 800aa3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa42:	0112      	lsls	r2, r2, #4
 800aa44:	b2d2      	uxtb	r2, r2
 800aa46:	440b      	add	r3, r1
 800aa48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800aa4c:	e00a      	b.n	800aa64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	b2da      	uxtb	r2, r3
 800aa52:	4908      	ldr	r1, [pc, #32]	; (800aa74 <__NVIC_SetPriority+0x50>)
 800aa54:	79fb      	ldrb	r3, [r7, #7]
 800aa56:	f003 030f 	and.w	r3, r3, #15
 800aa5a:	3b04      	subs	r3, #4
 800aa5c:	0112      	lsls	r2, r2, #4
 800aa5e:	b2d2      	uxtb	r2, r2
 800aa60:	440b      	add	r3, r1
 800aa62:	761a      	strb	r2, [r3, #24]
}
 800aa64:	bf00      	nop
 800aa66:	370c      	adds	r7, #12
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr
 800aa70:	e000e100 	.word	0xe000e100
 800aa74:	e000ed00 	.word	0xe000ed00

0800aa78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b089      	sub	sp, #36	; 0x24
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	60f8      	str	r0, [r7, #12]
 800aa80:	60b9      	str	r1, [r7, #8]
 800aa82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f003 0307 	and.w	r3, r3, #7
 800aa8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aa8c:	69fb      	ldr	r3, [r7, #28]
 800aa8e:	f1c3 0307 	rsb	r3, r3, #7
 800aa92:	2b04      	cmp	r3, #4
 800aa94:	bf28      	it	cs
 800aa96:	2304      	movcs	r3, #4
 800aa98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aa9a:	69fb      	ldr	r3, [r7, #28]
 800aa9c:	3304      	adds	r3, #4
 800aa9e:	2b06      	cmp	r3, #6
 800aaa0:	d902      	bls.n	800aaa8 <NVIC_EncodePriority+0x30>
 800aaa2:	69fb      	ldr	r3, [r7, #28]
 800aaa4:	3b03      	subs	r3, #3
 800aaa6:	e000      	b.n	800aaaa <NVIC_EncodePriority+0x32>
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aaac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	fa02 f303 	lsl.w	r3, r2, r3
 800aab6:	43da      	mvns	r2, r3
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	401a      	ands	r2, r3
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800aac0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800aac4:	697b      	ldr	r3, [r7, #20]
 800aac6:	fa01 f303 	lsl.w	r3, r1, r3
 800aaca:	43d9      	mvns	r1, r3
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aad0:	4313      	orrs	r3, r2
         );
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3724      	adds	r7, #36	; 0x24
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr

0800aade <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800aade:	b580      	push	{r7, lr}
 800aae0:	b082      	sub	sp, #8
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7ff ff0a 	bl	800a900 <__NVIC_SetPriorityGrouping>
}
 800aaec:	bf00      	nop
 800aaee:	3708      	adds	r7, #8
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b086      	sub	sp, #24
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	4603      	mov	r3, r0
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	607a      	str	r2, [r7, #4]
 800ab00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800ab02:	2300      	movs	r3, #0
 800ab04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800ab06:	f7ff ff1f 	bl	800a948 <__NVIC_GetPriorityGrouping>
 800ab0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	68b9      	ldr	r1, [r7, #8]
 800ab10:	6978      	ldr	r0, [r7, #20]
 800ab12:	f7ff ffb1 	bl	800aa78 <NVIC_EncodePriority>
 800ab16:	4602      	mov	r2, r0
 800ab18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab1c:	4611      	mov	r1, r2
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7ff ff80 	bl	800aa24 <__NVIC_SetPriority>
}
 800ab24:	bf00      	nop
 800ab26:	3718      	adds	r7, #24
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b082      	sub	sp, #8
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	4603      	mov	r3, r0
 800ab34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ab36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7ff ff12 	bl	800a964 <__NVIC_EnableIRQ>
}
 800ab40:	bf00      	nop
 800ab42:	3708      	adds	r7, #8
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b082      	sub	sp, #8
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	4603      	mov	r3, r0
 800ab50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800ab52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab56:	4618      	mov	r0, r3
 800ab58:	f7ff ff22 	bl	800a9a0 <__NVIC_DisableIRQ>
}
 800ab5c:	bf00      	nop
 800ab5e:	3708      	adds	r7, #8
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800ab6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab72:	4618      	mov	r0, r3
 800ab74:	f7ff ff38 	bl	800a9e8 <__NVIC_ClearPendingIRQ>
}
 800ab78:	bf00      	nop
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b086      	sub	sp, #24
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800ab8c:	f7fe fffa 	bl	8009b84 <HAL_GetTick>
 800ab90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d101      	bne.n	800ab9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e099      	b.n	800acd0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2202      	movs	r2, #2
 800aba8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f022 0201 	bic.w	r2, r2, #1
 800abba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800abbc:	e00f      	b.n	800abde <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800abbe:	f7fe ffe1 	bl	8009b84 <HAL_GetTick>
 800abc2:	4602      	mov	r2, r0
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	1ad3      	subs	r3, r2, r3
 800abc8:	2b05      	cmp	r3, #5
 800abca:	d908      	bls.n	800abde <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2220      	movs	r2, #32
 800abd0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2203      	movs	r2, #3
 800abd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800abda:	2303      	movs	r3, #3
 800abdc:	e078      	b.n	800acd0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f003 0301 	and.w	r3, r3, #1
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1e8      	bne.n	800abbe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800abf4:	697a      	ldr	r2, [r7, #20]
 800abf6:	4b38      	ldr	r3, [pc, #224]	; (800acd8 <HAL_DMA_Init+0x158>)
 800abf8:	4013      	ands	r3, r2
 800abfa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685a      	ldr	r2, [r3, #4]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ac0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ac16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	699b      	ldr	r3, [r3, #24]
 800ac1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ac22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6a1b      	ldr	r3, [r3, #32]
 800ac28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ac2a:	697a      	ldr	r2, [r7, #20]
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac34:	2b04      	cmp	r3, #4
 800ac36:	d107      	bne.n	800ac48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac40:	4313      	orrs	r3, r2
 800ac42:	697a      	ldr	r2, [r7, #20]
 800ac44:	4313      	orrs	r3, r2
 800ac46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	697a      	ldr	r2, [r7, #20]
 800ac4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	f023 0307 	bic.w	r3, r3, #7
 800ac5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac64:	697a      	ldr	r2, [r7, #20]
 800ac66:	4313      	orrs	r3, r2
 800ac68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac6e:	2b04      	cmp	r3, #4
 800ac70:	d117      	bne.n	800aca2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac76:	697a      	ldr	r2, [r7, #20]
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00e      	beq.n	800aca2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f000 fb09 	bl	800b29c <DMA_CheckFifoParam>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d008      	beq.n	800aca2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2240      	movs	r2, #64	; 0x40
 800ac94:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2201      	movs	r2, #1
 800ac9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800ac9e:	2301      	movs	r3, #1
 800aca0:	e016      	b.n	800acd0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	697a      	ldr	r2, [r7, #20]
 800aca8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fac0 	bl	800b230 <DMA_CalcBaseAndBitshift>
 800acb0:	4603      	mov	r3, r0
 800acb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acb8:	223f      	movs	r2, #63	; 0x3f
 800acba:	409a      	lsls	r2, r3
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2200      	movs	r2, #0
 800acc4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2201      	movs	r2, #1
 800acca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3718      	adds	r7, #24
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	f010803f 	.word	0xf010803f

0800acdc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d101      	bne.n	800acee <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	e050      	b.n	800ad90 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800acf4:	b2db      	uxtb	r3, r3
 800acf6:	2b02      	cmp	r3, #2
 800acf8:	d101      	bne.n	800acfe <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800acfa:	2302      	movs	r3, #2
 800acfc:	e048      	b.n	800ad90 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f022 0201 	bic.w	r2, r2, #1
 800ad0c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	2200      	movs	r2, #0
 800ad14:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	2200      	movs	r2, #0
 800ad24:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2200      	movs	r2, #0
 800ad34:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2221      	movs	r2, #33	; 0x21
 800ad3c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 fa76 	bl	800b230 <DMA_CalcBaseAndBitshift>
 800ad44:	4603      	mov	r3, r0
 800ad46:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2200      	movs	r2, #0
 800ad58:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2200      	movs	r2, #0
 800ad64:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad70:	223f      	movs	r2, #63	; 0x3f
 800ad72:	409a      	lsls	r2, r3
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2200      	movs	r2, #0
 800ad82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ad8e:	2300      	movs	r3, #0
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b086      	sub	sp, #24
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	607a      	str	r2, [r7, #4]
 800ada4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ada6:	2300      	movs	r3, #0
 800ada8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d101      	bne.n	800adbe <HAL_DMA_Start_IT+0x26>
 800adba:	2302      	movs	r3, #2
 800adbc:	e040      	b.n	800ae40 <HAL_DMA_Start_IT+0xa8>
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2201      	movs	r2, #1
 800adc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  

  if(HAL_DMA_STATE_READY == hdma->State)
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	2b01      	cmp	r3, #1
 800add0:	d12f      	bne.n	800ae32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2202      	movs	r2, #2
 800add6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2200      	movs	r2, #0
 800adde:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	68b9      	ldr	r1, [r7, #8]
 800ade6:	68f8      	ldr	r0, [r7, #12]
 800ade8:	f000 f9f4 	bl	800b1d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800adf0:	223f      	movs	r2, #63	; 0x3f
 800adf2:	409a      	lsls	r2, r3
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	681a      	ldr	r2, [r3, #0]
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f042 0216 	orr.w	r2, r2, #22
 800ae06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d007      	beq.n	800ae20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	681a      	ldr	r2, [r3, #0]
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f042 0208 	orr.w	r2, r2, #8
 800ae1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	681a      	ldr	r2, [r3, #0]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f042 0201 	orr.w	r2, r2, #1
 800ae2e:	601a      	str	r2, [r3, #0]
 800ae30:	e005      	b.n	800ae3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2200      	movs	r2, #0
 800ae36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_BUSY;
 800ae3a:	2302      	movs	r3, #2
 800ae3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800ae3e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3718      	adds	r7, #24
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}

0800ae48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b083      	sub	sp, #12
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	2b02      	cmp	r3, #2
 800ae5a:	d004      	beq.n	800ae66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2280      	movs	r2, #128	; 0x80
 800ae60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800ae62:	2301      	movs	r3, #1
 800ae64:	e00c      	b.n	800ae80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2205      	movs	r2, #5
 800ae6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	681a      	ldr	r2, [r3, #0]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f022 0201 	bic.w	r2, r2, #1
 800ae7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800ae7e:	2300      	movs	r3, #0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	370c      	adds	r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b086      	sub	sp, #24
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800ae94:	2300      	movs	r3, #0
 800ae96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ae98:	4b92      	ldr	r3, [pc, #584]	; (800b0e4 <HAL_DMA_IRQHandler+0x258>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a92      	ldr	r2, [pc, #584]	; (800b0e8 <HAL_DMA_IRQHandler+0x25c>)
 800ae9e:	fba2 2303 	umull	r2, r3, r2, r3
 800aea2:	0a9b      	lsrs	r3, r3, #10
 800aea4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeaa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aeb6:	2208      	movs	r2, #8
 800aeb8:	409a      	lsls	r2, r3
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	4013      	ands	r3, r2
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d01a      	beq.n	800aef8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f003 0304 	and.w	r3, r3, #4
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d013      	beq.n	800aef8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f022 0204 	bic.w	r2, r2, #4
 800aede:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aee4:	2208      	movs	r2, #8
 800aee6:	409a      	lsls	r2, r3
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aef0:	f043 0201 	orr.w	r2, r3, #1
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aefc:	2201      	movs	r2, #1
 800aefe:	409a      	lsls	r2, r3
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	4013      	ands	r3, r2
 800af04:	2b00      	cmp	r3, #0
 800af06:	d012      	beq.n	800af2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	695b      	ldr	r3, [r3, #20]
 800af0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af12:	2b00      	cmp	r3, #0
 800af14:	d00b      	beq.n	800af2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af1a:	2201      	movs	r2, #1
 800af1c:	409a      	lsls	r2, r3
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af26:	f043 0202 	orr.w	r2, r3, #2
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af32:	2204      	movs	r2, #4
 800af34:	409a      	lsls	r2, r3
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	4013      	ands	r3, r2
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d012      	beq.n	800af64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f003 0302 	and.w	r3, r3, #2
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d00b      	beq.n	800af64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af50:	2204      	movs	r2, #4
 800af52:	409a      	lsls	r2, r3
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af5c:	f043 0204 	orr.w	r2, r3, #4
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af68:	2210      	movs	r2, #16
 800af6a:	409a      	lsls	r2, r3
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	4013      	ands	r3, r2
 800af70:	2b00      	cmp	r3, #0
 800af72:	d043      	beq.n	800affc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f003 0308 	and.w	r3, r3, #8
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d03c      	beq.n	800affc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af86:	2210      	movs	r2, #16
 800af88:	409a      	lsls	r2, r3
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d018      	beq.n	800afce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d108      	bne.n	800afbc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d024      	beq.n	800affc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	4798      	blx	r3
 800afba:	e01f      	b.n	800affc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d01b      	beq.n	800affc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	4798      	blx	r3
 800afcc:	e016      	b.n	800affc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d107      	bne.n	800afec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f022 0208 	bic.w	r2, r2, #8
 800afea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d003      	beq.n	800affc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b000:	2220      	movs	r2, #32
 800b002:	409a      	lsls	r2, r3
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	4013      	ands	r3, r2
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f000 808e 	beq.w	800b12a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f003 0310 	and.w	r3, r3, #16
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f000 8086 	beq.w	800b12a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b022:	2220      	movs	r2, #32
 800b024:	409a      	lsls	r2, r3
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b030:	b2db      	uxtb	r3, r3
 800b032:	2b05      	cmp	r3, #5
 800b034:	d136      	bne.n	800b0a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f022 0216 	bic.w	r2, r2, #22
 800b044:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	695a      	ldr	r2, [r3, #20]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b054:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d103      	bne.n	800b066 <HAL_DMA_IRQHandler+0x1da>
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b062:	2b00      	cmp	r3, #0
 800b064:	d007      	beq.n	800b076 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	681a      	ldr	r2, [r3, #0]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f022 0208 	bic.w	r2, r2, #8
 800b074:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b07a:	223f      	movs	r2, #63	; 0x3f
 800b07c:	409a      	lsls	r2, r3
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2201      	movs	r2, #1
 800b08e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b096:	2b00      	cmp	r3, #0
 800b098:	d07d      	beq.n	800b196 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	4798      	blx	r3
        }
        return;
 800b0a2:	e078      	b.n	800b196 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d01c      	beq.n	800b0ec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d108      	bne.n	800b0d2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d030      	beq.n	800b12a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	4798      	blx	r3
 800b0d0:	e02b      	b.n	800b12a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d027      	beq.n	800b12a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	4798      	blx	r3
 800b0e2:	e022      	b.n	800b12a <HAL_DMA_IRQHandler+0x29e>
 800b0e4:	200001b8 	.word	0x200001b8
 800b0e8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d10f      	bne.n	800b11a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	681a      	ldr	r2, [r3, #0]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f022 0210 	bic.w	r2, r2, #16
 800b108:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2200      	movs	r2, #0
 800b10e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2201      	movs	r2, #1
 800b116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d003      	beq.n	800b12a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d032      	beq.n	800b198 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b136:	f003 0301 	and.w	r3, r3, #1
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d022      	beq.n	800b184 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2205      	movs	r2, #5
 800b142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	681a      	ldr	r2, [r3, #0]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f022 0201 	bic.w	r2, r2, #1
 800b154:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	3301      	adds	r3, #1
 800b15a:	60bb      	str	r3, [r7, #8]
 800b15c:	697a      	ldr	r2, [r7, #20]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d307      	bcc.n	800b172 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f003 0301 	and.w	r3, r3, #1
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d1f2      	bne.n	800b156 <HAL_DMA_IRQHandler+0x2ca>
 800b170:	e000      	b.n	800b174 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800b172:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2201      	movs	r2, #1
 800b180:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d005      	beq.n	800b198 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	4798      	blx	r3
 800b194:	e000      	b.n	800b198 <HAL_DMA_IRQHandler+0x30c>
        return;
 800b196:	bf00      	nop
    }
  }
}
 800b198:	3718      	adds	r7, #24
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop

0800b1a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b083      	sub	sp, #12
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b1ae:	b2db      	uxtb	r3, r3
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	370c      	adds	r7, #12
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	370c      	adds	r7, #12
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b085      	sub	sp, #20
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	60b9      	str	r1, [r7, #8]
 800b1de:	607a      	str	r2, [r7, #4]
 800b1e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b1f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	2b40      	cmp	r3, #64	; 0x40
 800b200:	d108      	bne.n	800b214 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	68ba      	ldr	r2, [r7, #8]
 800b210:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800b212:	e007      	b.n	800b224 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	60da      	str	r2, [r3, #12]
}
 800b224:	bf00      	nop
 800b226:	3714      	adds	r7, #20
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b230:	b480      	push	{r7}
 800b232:	b085      	sub	sp, #20
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	3b10      	subs	r3, #16
 800b240:	4a14      	ldr	r2, [pc, #80]	; (800b294 <DMA_CalcBaseAndBitshift+0x64>)
 800b242:	fba2 2303 	umull	r2, r3, r2, r3
 800b246:	091b      	lsrs	r3, r3, #4
 800b248:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800b24a:	4a13      	ldr	r2, [pc, #76]	; (800b298 <DMA_CalcBaseAndBitshift+0x68>)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	4413      	add	r3, r2
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	461a      	mov	r2, r3
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	2b03      	cmp	r3, #3
 800b25c:	d909      	bls.n	800b272 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b266:	f023 0303 	bic.w	r3, r3, #3
 800b26a:	1d1a      	adds	r2, r3, #4
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	659a      	str	r2, [r3, #88]	; 0x58
 800b270:	e007      	b.n	800b282 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b27a:	f023 0303 	bic.w	r3, r3, #3
 800b27e:	687a      	ldr	r2, [r7, #4]
 800b280:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800b286:	4618      	mov	r0, r3
 800b288:	3714      	adds	r7, #20
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	aaaaaaab 	.word	0xaaaaaaab
 800b298:	0801a87c 	.word	0x0801a87c

0800b29c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	699b      	ldr	r3, [r3, #24]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d11f      	bne.n	800b2f6 <DMA_CheckFifoParam+0x5a>
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	2b03      	cmp	r3, #3
 800b2ba:	d856      	bhi.n	800b36a <DMA_CheckFifoParam+0xce>
 800b2bc:	a201      	add	r2, pc, #4	; (adr r2, 800b2c4 <DMA_CheckFifoParam+0x28>)
 800b2be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c2:	bf00      	nop
 800b2c4:	0800b2d5 	.word	0x0800b2d5
 800b2c8:	0800b2e7 	.word	0x0800b2e7
 800b2cc:	0800b2d5 	.word	0x0800b2d5
 800b2d0:	0800b36b 	.word	0x0800b36b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d046      	beq.n	800b36e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b2e4:	e043      	b.n	800b36e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b2ee:	d140      	bne.n	800b372 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b2f4:	e03d      	b.n	800b372 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	699b      	ldr	r3, [r3, #24]
 800b2fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2fe:	d121      	bne.n	800b344 <DMA_CheckFifoParam+0xa8>
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	2b03      	cmp	r3, #3
 800b304:	d837      	bhi.n	800b376 <DMA_CheckFifoParam+0xda>
 800b306:	a201      	add	r2, pc, #4	; (adr r2, 800b30c <DMA_CheckFifoParam+0x70>)
 800b308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b30c:	0800b31d 	.word	0x0800b31d
 800b310:	0800b323 	.word	0x0800b323
 800b314:	0800b31d 	.word	0x0800b31d
 800b318:	0800b335 	.word	0x0800b335
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800b31c:	2301      	movs	r3, #1
 800b31e:	73fb      	strb	r3, [r7, #15]
      break;
 800b320:	e030      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b326:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d025      	beq.n	800b37a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800b32e:	2301      	movs	r3, #1
 800b330:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b332:	e022      	b.n	800b37a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b338:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b33c:	d11f      	bne.n	800b37e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800b33e:	2301      	movs	r3, #1
 800b340:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800b342:	e01c      	b.n	800b37e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	2b02      	cmp	r3, #2
 800b348:	d903      	bls.n	800b352 <DMA_CheckFifoParam+0xb6>
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	2b03      	cmp	r3, #3
 800b34e:	d003      	beq.n	800b358 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800b350:	e018      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800b352:	2301      	movs	r3, #1
 800b354:	73fb      	strb	r3, [r7, #15]
      break;
 800b356:	e015      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b35c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00e      	beq.n	800b382 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800b364:	2301      	movs	r3, #1
 800b366:	73fb      	strb	r3, [r7, #15]
      break;
 800b368:	e00b      	b.n	800b382 <DMA_CheckFifoParam+0xe6>
      break;
 800b36a:	bf00      	nop
 800b36c:	e00a      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      break;
 800b36e:	bf00      	nop
 800b370:	e008      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      break;
 800b372:	bf00      	nop
 800b374:	e006      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      break;
 800b376:	bf00      	nop
 800b378:	e004      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      break;
 800b37a:	bf00      	nop
 800b37c:	e002      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      break;   
 800b37e:	bf00      	nop
 800b380:	e000      	b.n	800b384 <DMA_CheckFifoParam+0xe8>
      break;
 800b382:	bf00      	nop
    }
  } 
  
  return status; 
 800b384:	7bfb      	ldrb	r3, [r7, #15]
}
 800b386:	4618      	mov	r0, r3
 800b388:	3714      	adds	r7, #20
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr
 800b392:	bf00      	nop

0800b394 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b086      	sub	sp, #24
 800b398:	af00      	add	r7, sp, #0
 800b39a:	60f8      	str	r0, [r7, #12]
 800b39c:	60b9      	str	r1, [r7, #8]
 800b39e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b3a6:	4b23      	ldr	r3, [pc, #140]	; (800b434 <HAL_FLASH_Program+0xa0>)
 800b3a8:	7e1b      	ldrb	r3, [r3, #24]
 800b3aa:	2b01      	cmp	r3, #1
 800b3ac:	d101      	bne.n	800b3b2 <HAL_FLASH_Program+0x1e>
 800b3ae:	2302      	movs	r3, #2
 800b3b0:	e03b      	b.n	800b42a <HAL_FLASH_Program+0x96>
 800b3b2:	4b20      	ldr	r3, [pc, #128]	; (800b434 <HAL_FLASH_Program+0xa0>)
 800b3b4:	2201      	movs	r2, #1
 800b3b6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b3b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b3bc:	f000 f87c 	bl	800b4b8 <FLASH_WaitForLastOperation>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800b3c4:	7dfb      	ldrb	r3, [r7, #23]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d12b      	bne.n	800b422 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d105      	bne.n	800b3dc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800b3d0:	783b      	ldrb	r3, [r7, #0]
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	68b8      	ldr	r0, [r7, #8]
 800b3d6:	f000 f927 	bl	800b628 <FLASH_Program_Byte>
 800b3da:	e016      	b.n	800b40a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2b01      	cmp	r3, #1
 800b3e0:	d105      	bne.n	800b3ee <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800b3e2:	883b      	ldrh	r3, [r7, #0]
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	68b8      	ldr	r0, [r7, #8]
 800b3e8:	f000 f8fa 	bl	800b5e0 <FLASH_Program_HalfWord>
 800b3ec:	e00d      	b.n	800b40a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2b02      	cmp	r3, #2
 800b3f2:	d105      	bne.n	800b400 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	68b8      	ldr	r0, [r7, #8]
 800b3fa:	f000 f8cf 	bl	800b59c <FLASH_Program_Word>
 800b3fe:	e004      	b.n	800b40a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800b400:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b404:	68b8      	ldr	r0, [r7, #8]
 800b406:	f000 f897 	bl	800b538 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b40a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b40e:	f000 f853 	bl	800b4b8 <FLASH_WaitForLastOperation>
 800b412:	4603      	mov	r3, r0
 800b414:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800b416:	4b08      	ldr	r3, [pc, #32]	; (800b438 <HAL_FLASH_Program+0xa4>)
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	4a07      	ldr	r2, [pc, #28]	; (800b438 <HAL_FLASH_Program+0xa4>)
 800b41c:	f023 0301 	bic.w	r3, r3, #1
 800b420:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b422:	4b04      	ldr	r3, [pc, #16]	; (800b434 <HAL_FLASH_Program+0xa0>)
 800b424:	2200      	movs	r2, #0
 800b426:	761a      	strb	r2, [r3, #24]
  
  return status;
 800b428:	7dfb      	ldrb	r3, [r7, #23]
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	3718      	adds	r7, #24
 800b42e:	46bd      	mov	sp, r7
 800b430:	bd80      	pop	{r7, pc}
 800b432:	bf00      	nop
 800b434:	20009fd8 	.word	0x20009fd8
 800b438:	40023c00 	.word	0x40023c00

0800b43c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800b43c:	b480      	push	{r7}
 800b43e:	b083      	sub	sp, #12
 800b440:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800b442:	2300      	movs	r3, #0
 800b444:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800b446:	4b0b      	ldr	r3, [pc, #44]	; (800b474 <HAL_FLASH_Unlock+0x38>)
 800b448:	691b      	ldr	r3, [r3, #16]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	da0b      	bge.n	800b466 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800b44e:	4b09      	ldr	r3, [pc, #36]	; (800b474 <HAL_FLASH_Unlock+0x38>)
 800b450:	4a09      	ldr	r2, [pc, #36]	; (800b478 <HAL_FLASH_Unlock+0x3c>)
 800b452:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800b454:	4b07      	ldr	r3, [pc, #28]	; (800b474 <HAL_FLASH_Unlock+0x38>)
 800b456:	4a09      	ldr	r2, [pc, #36]	; (800b47c <HAL_FLASH_Unlock+0x40>)
 800b458:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800b45a:	4b06      	ldr	r3, [pc, #24]	; (800b474 <HAL_FLASH_Unlock+0x38>)
 800b45c:	691b      	ldr	r3, [r3, #16]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	da01      	bge.n	800b466 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800b462:	2301      	movs	r3, #1
 800b464:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800b466:	79fb      	ldrb	r3, [r7, #7]
}
 800b468:	4618      	mov	r0, r3
 800b46a:	370c      	adds	r7, #12
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr
 800b474:	40023c00 	.word	0x40023c00
 800b478:	45670123 	.word	0x45670123
 800b47c:	cdef89ab 	.word	0xcdef89ab

0800b480 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800b480:	b480      	push	{r7}
 800b482:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800b484:	4b05      	ldr	r3, [pc, #20]	; (800b49c <HAL_FLASH_Lock+0x1c>)
 800b486:	691b      	ldr	r3, [r3, #16]
 800b488:	4a04      	ldr	r2, [pc, #16]	; (800b49c <HAL_FLASH_Lock+0x1c>)
 800b48a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b48e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800b490:	2300      	movs	r3, #0
}
 800b492:	4618      	mov	r0, r3
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr
 800b49c:	40023c00 	.word	0x40023c00

0800b4a0 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 800b4a0:	b480      	push	{r7}
 800b4a2:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800b4a4:	4b03      	ldr	r3, [pc, #12]	; (800b4b4 <HAL_FLASH_GetError+0x14>)
 800b4a6:	69db      	ldr	r3, [r3, #28]
}  
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b0:	4770      	bx	lr
 800b4b2:	bf00      	nop
 800b4b4:	20009fd8 	.word	0x20009fd8

0800b4b8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b084      	sub	sp, #16
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b4c4:	4b1a      	ldr	r3, [pc, #104]	; (800b530 <FLASH_WaitForLastOperation+0x78>)
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800b4ca:	f7fe fb5b 	bl	8009b84 <HAL_GetTick>
 800b4ce:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b4d0:	e010      	b.n	800b4f4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4d8:	d00c      	beq.n	800b4f4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d007      	beq.n	800b4f0 <FLASH_WaitForLastOperation+0x38>
 800b4e0:	f7fe fb50 	bl	8009b84 <HAL_GetTick>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	687a      	ldr	r2, [r7, #4]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d201      	bcs.n	800b4f4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800b4f0:	2303      	movs	r3, #3
 800b4f2:	e019      	b.n	800b528 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b4f4:	4b0f      	ldr	r3, [pc, #60]	; (800b534 <FLASH_WaitForLastOperation+0x7c>)
 800b4f6:	68db      	ldr	r3, [r3, #12]
 800b4f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d1e8      	bne.n	800b4d2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800b500:	4b0c      	ldr	r3, [pc, #48]	; (800b534 <FLASH_WaitForLastOperation+0x7c>)
 800b502:	68db      	ldr	r3, [r3, #12]
 800b504:	f003 0301 	and.w	r3, r3, #1
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d002      	beq.n	800b512 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800b50c:	4b09      	ldr	r3, [pc, #36]	; (800b534 <FLASH_WaitForLastOperation+0x7c>)
 800b50e:	2201      	movs	r2, #1
 800b510:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800b512:	4b08      	ldr	r3, [pc, #32]	; (800b534 <FLASH_WaitForLastOperation+0x7c>)
 800b514:	68db      	ldr	r3, [r3, #12]
 800b516:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d003      	beq.n	800b526 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800b51e:	f000 f8a5 	bl	800b66c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800b522:	2301      	movs	r3, #1
 800b524:	e000      	b.n	800b528 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800b526:	2300      	movs	r3, #0
  
}  
 800b528:	4618      	mov	r0, r3
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	20009fd8 	.word	0x20009fd8
 800b534:	40023c00 	.word	0x40023c00

0800b538 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800b538:	b480      	push	{r7}
 800b53a:	b085      	sub	sp, #20
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	60f8      	str	r0, [r7, #12]
 800b540:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800b544:	4b14      	ldr	r3, [pc, #80]	; (800b598 <FLASH_Program_DoubleWord+0x60>)
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	4a13      	ldr	r2, [pc, #76]	; (800b598 <FLASH_Program_DoubleWord+0x60>)
 800b54a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b54e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800b550:	4b11      	ldr	r3, [pc, #68]	; (800b598 <FLASH_Program_DoubleWord+0x60>)
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	4a10      	ldr	r2, [pc, #64]	; (800b598 <FLASH_Program_DoubleWord+0x60>)
 800b556:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b55a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b55c:	4b0e      	ldr	r3, [pc, #56]	; (800b598 <FLASH_Program_DoubleWord+0x60>)
 800b55e:	691b      	ldr	r3, [r3, #16]
 800b560:	4a0d      	ldr	r2, [pc, #52]	; (800b598 <FLASH_Program_DoubleWord+0x60>)
 800b562:	f043 0301 	orr.w	r3, r3, #1
 800b566:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	683a      	ldr	r2, [r7, #0]
 800b56c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800b56e:	f3bf 8f6f 	isb	sy
}
 800b572:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800b574:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b578:	f04f 0200 	mov.w	r2, #0
 800b57c:	f04f 0300 	mov.w	r3, #0
 800b580:	000a      	movs	r2, r1
 800b582:	2300      	movs	r3, #0
 800b584:	68f9      	ldr	r1, [r7, #12]
 800b586:	3104      	adds	r1, #4
 800b588:	4613      	mov	r3, r2
 800b58a:	600b      	str	r3, [r1, #0]
}
 800b58c:	bf00      	nop
 800b58e:	3714      	adds	r7, #20
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr
 800b598:	40023c00 	.word	0x40023c00

0800b59c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800b5a6:	4b0d      	ldr	r3, [pc, #52]	; (800b5dc <FLASH_Program_Word+0x40>)
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	4a0c      	ldr	r2, [pc, #48]	; (800b5dc <FLASH_Program_Word+0x40>)
 800b5ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b5b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800b5b2:	4b0a      	ldr	r3, [pc, #40]	; (800b5dc <FLASH_Program_Word+0x40>)
 800b5b4:	691b      	ldr	r3, [r3, #16]
 800b5b6:	4a09      	ldr	r2, [pc, #36]	; (800b5dc <FLASH_Program_Word+0x40>)
 800b5b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b5bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b5be:	4b07      	ldr	r3, [pc, #28]	; (800b5dc <FLASH_Program_Word+0x40>)
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	4a06      	ldr	r2, [pc, #24]	; (800b5dc <FLASH_Program_Word+0x40>)
 800b5c4:	f043 0301 	orr.w	r3, r3, #1
 800b5c8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	683a      	ldr	r2, [r7, #0]
 800b5ce:	601a      	str	r2, [r3, #0]
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr
 800b5dc:	40023c00 	.word	0x40023c00

0800b5e0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b083      	sub	sp, #12
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800b5ec:	4b0d      	ldr	r3, [pc, #52]	; (800b624 <FLASH_Program_HalfWord+0x44>)
 800b5ee:	691b      	ldr	r3, [r3, #16]
 800b5f0:	4a0c      	ldr	r2, [pc, #48]	; (800b624 <FLASH_Program_HalfWord+0x44>)
 800b5f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b5f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800b5f8:	4b0a      	ldr	r3, [pc, #40]	; (800b624 <FLASH_Program_HalfWord+0x44>)
 800b5fa:	691b      	ldr	r3, [r3, #16]
 800b5fc:	4a09      	ldr	r2, [pc, #36]	; (800b624 <FLASH_Program_HalfWord+0x44>)
 800b5fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b602:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b604:	4b07      	ldr	r3, [pc, #28]	; (800b624 <FLASH_Program_HalfWord+0x44>)
 800b606:	691b      	ldr	r3, [r3, #16]
 800b608:	4a06      	ldr	r2, [pc, #24]	; (800b624 <FLASH_Program_HalfWord+0x44>)
 800b60a:	f043 0301 	orr.w	r3, r3, #1
 800b60e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	887a      	ldrh	r2, [r7, #2]
 800b614:	801a      	strh	r2, [r3, #0]
}
 800b616:	bf00      	nop
 800b618:	370c      	adds	r7, #12
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	40023c00 	.word	0x40023c00

0800b628 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800b628:	b480      	push	{r7}
 800b62a:	b083      	sub	sp, #12
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	460b      	mov	r3, r1
 800b632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800b634:	4b0c      	ldr	r3, [pc, #48]	; (800b668 <FLASH_Program_Byte+0x40>)
 800b636:	691b      	ldr	r3, [r3, #16]
 800b638:	4a0b      	ldr	r2, [pc, #44]	; (800b668 <FLASH_Program_Byte+0x40>)
 800b63a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b63e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800b640:	4b09      	ldr	r3, [pc, #36]	; (800b668 <FLASH_Program_Byte+0x40>)
 800b642:	4a09      	ldr	r2, [pc, #36]	; (800b668 <FLASH_Program_Byte+0x40>)
 800b644:	691b      	ldr	r3, [r3, #16]
 800b646:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b648:	4b07      	ldr	r3, [pc, #28]	; (800b668 <FLASH_Program_Byte+0x40>)
 800b64a:	691b      	ldr	r3, [r3, #16]
 800b64c:	4a06      	ldr	r2, [pc, #24]	; (800b668 <FLASH_Program_Byte+0x40>)
 800b64e:	f043 0301 	orr.w	r3, r3, #1
 800b652:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	78fa      	ldrb	r2, [r7, #3]
 800b658:	701a      	strb	r2, [r3, #0]
}
 800b65a:	bf00      	nop
 800b65c:	370c      	adds	r7, #12
 800b65e:	46bd      	mov	sp, r7
 800b660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b664:	4770      	bx	lr
 800b666:	bf00      	nop
 800b668:	40023c00 	.word	0x40023c00

0800b66c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800b66c:	b480      	push	{r7}
 800b66e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800b670:	4b27      	ldr	r3, [pc, #156]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b672:	68db      	ldr	r3, [r3, #12]
 800b674:	f003 0310 	and.w	r3, r3, #16
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d008      	beq.n	800b68e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800b67c:	4b25      	ldr	r3, [pc, #148]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b67e:	69db      	ldr	r3, [r3, #28]
 800b680:	f043 0310 	orr.w	r3, r3, #16
 800b684:	4a23      	ldr	r2, [pc, #140]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b686:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800b688:	4b21      	ldr	r3, [pc, #132]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b68a:	2210      	movs	r2, #16
 800b68c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800b68e:	4b20      	ldr	r3, [pc, #128]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b690:	68db      	ldr	r3, [r3, #12]
 800b692:	f003 0320 	and.w	r3, r3, #32
 800b696:	2b00      	cmp	r3, #0
 800b698:	d008      	beq.n	800b6ac <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800b69a:	4b1e      	ldr	r3, [pc, #120]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b69c:	69db      	ldr	r3, [r3, #28]
 800b69e:	f043 0308 	orr.w	r3, r3, #8
 800b6a2:	4a1c      	ldr	r2, [pc, #112]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6a4:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800b6a6:	4b1a      	ldr	r3, [pc, #104]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b6a8:	2220      	movs	r2, #32
 800b6aa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800b6ac:	4b18      	ldr	r3, [pc, #96]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b6ae:	68db      	ldr	r3, [r3, #12]
 800b6b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d008      	beq.n	800b6ca <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800b6b8:	4b16      	ldr	r3, [pc, #88]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6ba:	69db      	ldr	r3, [r3, #28]
 800b6bc:	f043 0304 	orr.w	r3, r3, #4
 800b6c0:	4a14      	ldr	r2, [pc, #80]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6c2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800b6c4:	4b12      	ldr	r3, [pc, #72]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b6c6:	2240      	movs	r2, #64	; 0x40
 800b6c8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800b6ca:	4b11      	ldr	r3, [pc, #68]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b6cc:	68db      	ldr	r3, [r3, #12]
 800b6ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d008      	beq.n	800b6e8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800b6d6:	4b0f      	ldr	r3, [pc, #60]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6d8:	69db      	ldr	r3, [r3, #28]
 800b6da:	f043 0302 	orr.w	r3, r3, #2
 800b6de:	4a0d      	ldr	r2, [pc, #52]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6e0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800b6e2:	4b0b      	ldr	r3, [pc, #44]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b6e4:	2280      	movs	r2, #128	; 0x80
 800b6e6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800b6e8:	4b09      	ldr	r3, [pc, #36]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b6ea:	68db      	ldr	r3, [r3, #12]
 800b6ec:	f003 0302 	and.w	r3, r3, #2
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d008      	beq.n	800b706 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800b6f4:	4b07      	ldr	r3, [pc, #28]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6f6:	69db      	ldr	r3, [r3, #28]
 800b6f8:	f043 0320 	orr.w	r3, r3, #32
 800b6fc:	4a05      	ldr	r2, [pc, #20]	; (800b714 <FLASH_SetErrorCode+0xa8>)
 800b6fe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800b700:	4b03      	ldr	r3, [pc, #12]	; (800b710 <FLASH_SetErrorCode+0xa4>)
 800b702:	2202      	movs	r2, #2
 800b704:	60da      	str	r2, [r3, #12]
  }
}
 800b706:	bf00      	nop
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	40023c00 	.word	0x40023c00
 800b714:	20009fd8 	.word	0x20009fd8

0800b718 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
 800b720:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b722:	2301      	movs	r3, #1
 800b724:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800b726:	2300      	movs	r3, #0
 800b728:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b72a:	4b31      	ldr	r3, [pc, #196]	; (800b7f0 <HAL_FLASHEx_Erase+0xd8>)
 800b72c:	7e1b      	ldrb	r3, [r3, #24]
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d101      	bne.n	800b736 <HAL_FLASHEx_Erase+0x1e>
 800b732:	2302      	movs	r3, #2
 800b734:	e058      	b.n	800b7e8 <HAL_FLASHEx_Erase+0xd0>
 800b736:	4b2e      	ldr	r3, [pc, #184]	; (800b7f0 <HAL_FLASHEx_Erase+0xd8>)
 800b738:	2201      	movs	r2, #1
 800b73a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b73c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b740:	f7ff feba 	bl	800b4b8 <FLASH_WaitForLastOperation>
 800b744:	4603      	mov	r3, r0
 800b746:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800b748:	7bfb      	ldrb	r3, [r7, #15]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d148      	bne.n	800b7e0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b754:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	2b01      	cmp	r3, #1
 800b75c:	d115      	bne.n	800b78a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	691b      	ldr	r3, [r3, #16]
 800b762:	b2da      	uxtb	r2, r3
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	685b      	ldr	r3, [r3, #4]
 800b768:	4619      	mov	r1, r3
 800b76a:	4610      	mov	r0, r2
 800b76c:	f000 f844 	bl	800b7f8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b770:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b774:	f7ff fea0 	bl	800b4b8 <FLASH_WaitForLastOperation>
 800b778:	4603      	mov	r3, r0
 800b77a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800b77c:	4b1d      	ldr	r3, [pc, #116]	; (800b7f4 <HAL_FLASHEx_Erase+0xdc>)
 800b77e:	691b      	ldr	r3, [r3, #16]
 800b780:	4a1c      	ldr	r2, [pc, #112]	; (800b7f4 <HAL_FLASHEx_Erase+0xdc>)
 800b782:	f023 0304 	bic.w	r3, r3, #4
 800b786:	6113      	str	r3, [r2, #16]
 800b788:	e028      	b.n	800b7dc <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	689b      	ldr	r3, [r3, #8]
 800b78e:	60bb      	str	r3, [r7, #8]
 800b790:	e01c      	b.n	800b7cc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	691b      	ldr	r3, [r3, #16]
 800b796:	b2db      	uxtb	r3, r3
 800b798:	4619      	mov	r1, r3
 800b79a:	68b8      	ldr	r0, [r7, #8]
 800b79c:	f000 f850 	bl	800b840 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b7a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b7a4:	f7ff fe88 	bl	800b4b8 <FLASH_WaitForLastOperation>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800b7ac:	4b11      	ldr	r3, [pc, #68]	; (800b7f4 <HAL_FLASHEx_Erase+0xdc>)
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	4a10      	ldr	r2, [pc, #64]	; (800b7f4 <HAL_FLASHEx_Erase+0xdc>)
 800b7b2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800b7b6:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800b7b8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d003      	beq.n	800b7c6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	68ba      	ldr	r2, [r7, #8]
 800b7c2:	601a      	str	r2, [r3, #0]
          break;
 800b7c4:	e00a      	b.n	800b7dc <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	3301      	adds	r3, #1
 800b7ca:	60bb      	str	r3, [r7, #8]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	68da      	ldr	r2, [r3, #12]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	689b      	ldr	r3, [r3, #8]
 800b7d4:	4413      	add	r3, r2
 800b7d6:	68ba      	ldr	r2, [r7, #8]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d3da      	bcc.n	800b792 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800b7dc:	f000 f878 	bl	800b8d0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b7e0:	4b03      	ldr	r3, [pc, #12]	; (800b7f0 <HAL_FLASHEx_Erase+0xd8>)
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	761a      	strb	r2, [r3, #24]

  return status;
 800b7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	20009fd8 	.word	0x20009fd8
 800b7f4:	40023c00 	.word	0x40023c00

0800b7f8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800b7f8:	b480      	push	{r7}
 800b7fa:	b083      	sub	sp, #12
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	4603      	mov	r3, r0
 800b800:	6039      	str	r1, [r7, #0]
 800b802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800b804:	4b0d      	ldr	r3, [pc, #52]	; (800b83c <FLASH_MassErase+0x44>)
 800b806:	691b      	ldr	r3, [r3, #16]
 800b808:	4a0c      	ldr	r2, [pc, #48]	; (800b83c <FLASH_MassErase+0x44>)
 800b80a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b80e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800b810:	4b0a      	ldr	r3, [pc, #40]	; (800b83c <FLASH_MassErase+0x44>)
 800b812:	691b      	ldr	r3, [r3, #16]
 800b814:	4a09      	ldr	r2, [pc, #36]	; (800b83c <FLASH_MassErase+0x44>)
 800b816:	f043 0304 	orr.w	r3, r3, #4
 800b81a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800b81c:	4b07      	ldr	r3, [pc, #28]	; (800b83c <FLASH_MassErase+0x44>)
 800b81e:	691a      	ldr	r2, [r3, #16]
 800b820:	79fb      	ldrb	r3, [r7, #7]
 800b822:	021b      	lsls	r3, r3, #8
 800b824:	4313      	orrs	r3, r2
 800b826:	4a05      	ldr	r2, [pc, #20]	; (800b83c <FLASH_MassErase+0x44>)
 800b828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b82c:	6113      	str	r3, [r2, #16]
}
 800b82e:	bf00      	nop
 800b830:	370c      	adds	r7, #12
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr
 800b83a:	bf00      	nop
 800b83c:	40023c00 	.word	0x40023c00

0800b840 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	460b      	mov	r3, r1
 800b84a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800b84c:	2300      	movs	r3, #0
 800b84e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800b850:	78fb      	ldrb	r3, [r7, #3]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d102      	bne.n	800b85c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800b856:	2300      	movs	r3, #0
 800b858:	60fb      	str	r3, [r7, #12]
 800b85a:	e010      	b.n	800b87e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800b85c:	78fb      	ldrb	r3, [r7, #3]
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d103      	bne.n	800b86a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800b862:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b866:	60fb      	str	r3, [r7, #12]
 800b868:	e009      	b.n	800b87e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800b86a:	78fb      	ldrb	r3, [r7, #3]
 800b86c:	2b02      	cmp	r3, #2
 800b86e:	d103      	bne.n	800b878 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800b870:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b874:	60fb      	str	r3, [r7, #12]
 800b876:	e002      	b.n	800b87e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800b878:	f44f 7340 	mov.w	r3, #768	; 0x300
 800b87c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800b87e:	4b13      	ldr	r3, [pc, #76]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b880:	691b      	ldr	r3, [r3, #16]
 800b882:	4a12      	ldr	r2, [pc, #72]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b884:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b888:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800b88a:	4b10      	ldr	r3, [pc, #64]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b88c:	691a      	ldr	r2, [r3, #16]
 800b88e:	490f      	ldr	r1, [pc, #60]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	4313      	orrs	r3, r2
 800b894:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800b896:	4b0d      	ldr	r3, [pc, #52]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b898:	691b      	ldr	r3, [r3, #16]
 800b89a:	4a0c      	ldr	r2, [pc, #48]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b89c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800b8a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800b8a2:	4b0a      	ldr	r3, [pc, #40]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b8a4:	691a      	ldr	r2, [r3, #16]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	00db      	lsls	r3, r3, #3
 800b8aa:	4313      	orrs	r3, r2
 800b8ac:	4a07      	ldr	r2, [pc, #28]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b8ae:	f043 0302 	orr.w	r3, r3, #2
 800b8b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800b8b4:	4b05      	ldr	r3, [pc, #20]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b8b6:	691b      	ldr	r3, [r3, #16]
 800b8b8:	4a04      	ldr	r2, [pc, #16]	; (800b8cc <FLASH_Erase_Sector+0x8c>)
 800b8ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b8be:	6113      	str	r3, [r2, #16]
}
 800b8c0:	bf00      	nop
 800b8c2:	3714      	adds	r7, #20
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	40023c00 	.word	0x40023c00

0800b8d0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800b8d4:	4b20      	ldr	r3, [pc, #128]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d017      	beq.n	800b910 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800b8e0:	4b1d      	ldr	r3, [pc, #116]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4a1c      	ldr	r2, [pc, #112]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b8ea:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800b8ec:	4b1a      	ldr	r3, [pc, #104]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a19      	ldr	r2, [pc, #100]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b8f6:	6013      	str	r3, [r2, #0]
 800b8f8:	4b17      	ldr	r3, [pc, #92]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	4a16      	ldr	r2, [pc, #88]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b8fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b902:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b904:	4b14      	ldr	r3, [pc, #80]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	4a13      	ldr	r2, [pc, #76]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b90a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b90e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800b910:	4b11      	ldr	r3, [pc, #68]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d017      	beq.n	800b94c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800b91c:	4b0e      	ldr	r3, [pc, #56]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	4a0d      	ldr	r2, [pc, #52]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b922:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b926:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800b928:	4b0b      	ldr	r3, [pc, #44]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4a0a      	ldr	r2, [pc, #40]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b92e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b932:	6013      	str	r3, [r2, #0]
 800b934:	4b08      	ldr	r3, [pc, #32]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a07      	ldr	r2, [pc, #28]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b93a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b93e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800b940:	4b05      	ldr	r3, [pc, #20]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a04      	ldr	r2, [pc, #16]	; (800b958 <FLASH_FlushCaches+0x88>)
 800b946:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b94a:	6013      	str	r3, [r2, #0]
  }
}
 800b94c:	bf00      	nop
 800b94e:	46bd      	mov	sp, r7
 800b950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b954:	4770      	bx	lr
 800b956:	bf00      	nop
 800b958:	40023c00 	.word	0x40023c00

0800b95c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b089      	sub	sp, #36	; 0x24
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b966:	2300      	movs	r3, #0
 800b968:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b96a:	2300      	movs	r3, #0
 800b96c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b96e:	2300      	movs	r3, #0
 800b970:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b972:	2300      	movs	r3, #0
 800b974:	61fb      	str	r3, [r7, #28]
 800b976:	e16b      	b.n	800bc50 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b978:	2201      	movs	r2, #1
 800b97a:	69fb      	ldr	r3, [r7, #28]
 800b97c:	fa02 f303 	lsl.w	r3, r2, r3
 800b980:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	697a      	ldr	r2, [r7, #20]
 800b988:	4013      	ands	r3, r2
 800b98a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b98c:	693a      	ldr	r2, [r7, #16]
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	429a      	cmp	r2, r3
 800b992:	f040 815a 	bne.w	800bc4a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	685b      	ldr	r3, [r3, #4]
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d00b      	beq.n	800b9b6 <HAL_GPIO_Init+0x5a>
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	685b      	ldr	r3, [r3, #4]
 800b9a2:	2b02      	cmp	r3, #2
 800b9a4:	d007      	beq.n	800b9b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b9aa:	2b11      	cmp	r3, #17
 800b9ac:	d003      	beq.n	800b9b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	2b12      	cmp	r3, #18
 800b9b4:	d130      	bne.n	800ba18 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	689b      	ldr	r3, [r3, #8]
 800b9ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	005b      	lsls	r3, r3, #1
 800b9c0:	2203      	movs	r2, #3
 800b9c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b9c6:	43db      	mvns	r3, r3
 800b9c8:	69ba      	ldr	r2, [r7, #24]
 800b9ca:	4013      	ands	r3, r2
 800b9cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	68da      	ldr	r2, [r3, #12]
 800b9d2:	69fb      	ldr	r3, [r7, #28]
 800b9d4:	005b      	lsls	r3, r3, #1
 800b9d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b9da:	69ba      	ldr	r2, [r7, #24]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	69ba      	ldr	r2, [r7, #24]
 800b9e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b9ec:	2201      	movs	r2, #1
 800b9ee:	69fb      	ldr	r3, [r7, #28]
 800b9f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f4:	43db      	mvns	r3, r3
 800b9f6:	69ba      	ldr	r2, [r7, #24]
 800b9f8:	4013      	ands	r3, r2
 800b9fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	091b      	lsrs	r3, r3, #4
 800ba02:	f003 0201 	and.w	r2, r3, #1
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	fa02 f303 	lsl.w	r3, r2, r3
 800ba0c:	69ba      	ldr	r2, [r7, #24]
 800ba0e:	4313      	orrs	r3, r2
 800ba10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	69ba      	ldr	r2, [r7, #24]
 800ba16:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	68db      	ldr	r3, [r3, #12]
 800ba1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ba1e:	69fb      	ldr	r3, [r7, #28]
 800ba20:	005b      	lsls	r3, r3, #1
 800ba22:	2203      	movs	r2, #3
 800ba24:	fa02 f303 	lsl.w	r3, r2, r3
 800ba28:	43db      	mvns	r3, r3
 800ba2a:	69ba      	ldr	r2, [r7, #24]
 800ba2c:	4013      	ands	r3, r2
 800ba2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	689a      	ldr	r2, [r3, #8]
 800ba34:	69fb      	ldr	r3, [r7, #28]
 800ba36:	005b      	lsls	r3, r3, #1
 800ba38:	fa02 f303 	lsl.w	r3, r2, r3
 800ba3c:	69ba      	ldr	r2, [r7, #24]
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	69ba      	ldr	r2, [r7, #24]
 800ba46:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	685b      	ldr	r3, [r3, #4]
 800ba4c:	2b02      	cmp	r3, #2
 800ba4e:	d003      	beq.n	800ba58 <HAL_GPIO_Init+0xfc>
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	2b12      	cmp	r3, #18
 800ba56:	d123      	bne.n	800baa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ba58:	69fb      	ldr	r3, [r7, #28]
 800ba5a:	08da      	lsrs	r2, r3, #3
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	3208      	adds	r2, #8
 800ba60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ba66:	69fb      	ldr	r3, [r7, #28]
 800ba68:	f003 0307 	and.w	r3, r3, #7
 800ba6c:	009b      	lsls	r3, r3, #2
 800ba6e:	220f      	movs	r2, #15
 800ba70:	fa02 f303 	lsl.w	r3, r2, r3
 800ba74:	43db      	mvns	r3, r3
 800ba76:	69ba      	ldr	r2, [r7, #24]
 800ba78:	4013      	ands	r3, r2
 800ba7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	691a      	ldr	r2, [r3, #16]
 800ba80:	69fb      	ldr	r3, [r7, #28]
 800ba82:	f003 0307 	and.w	r3, r3, #7
 800ba86:	009b      	lsls	r3, r3, #2
 800ba88:	fa02 f303 	lsl.w	r3, r2, r3
 800ba8c:	69ba      	ldr	r2, [r7, #24]
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ba92:	69fb      	ldr	r3, [r7, #28]
 800ba94:	08da      	lsrs	r2, r3, #3
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	3208      	adds	r2, #8
 800ba9a:	69b9      	ldr	r1, [r7, #24]
 800ba9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	2203      	movs	r2, #3
 800baac:	fa02 f303 	lsl.w	r3, r2, r3
 800bab0:	43db      	mvns	r3, r3
 800bab2:	69ba      	ldr	r2, [r7, #24]
 800bab4:	4013      	ands	r3, r2
 800bab6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	f003 0203 	and.w	r2, r3, #3
 800bac0:	69fb      	ldr	r3, [r7, #28]
 800bac2:	005b      	lsls	r3, r3, #1
 800bac4:	fa02 f303 	lsl.w	r3, r2, r3
 800bac8:	69ba      	ldr	r2, [r7, #24]
 800baca:	4313      	orrs	r3, r2
 800bacc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	69ba      	ldr	r2, [r7, #24]
 800bad2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800badc:	2b00      	cmp	r3, #0
 800bade:	f000 80b4 	beq.w	800bc4a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bae2:	2300      	movs	r3, #0
 800bae4:	60fb      	str	r3, [r7, #12]
 800bae6:	4b60      	ldr	r3, [pc, #384]	; (800bc68 <HAL_GPIO_Init+0x30c>)
 800bae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800baea:	4a5f      	ldr	r2, [pc, #380]	; (800bc68 <HAL_GPIO_Init+0x30c>)
 800baec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800baf0:	6453      	str	r3, [r2, #68]	; 0x44
 800baf2:	4b5d      	ldr	r3, [pc, #372]	; (800bc68 <HAL_GPIO_Init+0x30c>)
 800baf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800baf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bafa:	60fb      	str	r3, [r7, #12]
 800bafc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bafe:	4a5b      	ldr	r2, [pc, #364]	; (800bc6c <HAL_GPIO_Init+0x310>)
 800bb00:	69fb      	ldr	r3, [r7, #28]
 800bb02:	089b      	lsrs	r3, r3, #2
 800bb04:	3302      	adds	r3, #2
 800bb06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800bb0c:	69fb      	ldr	r3, [r7, #28]
 800bb0e:	f003 0303 	and.w	r3, r3, #3
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	220f      	movs	r2, #15
 800bb16:	fa02 f303 	lsl.w	r3, r2, r3
 800bb1a:	43db      	mvns	r3, r3
 800bb1c:	69ba      	ldr	r2, [r7, #24]
 800bb1e:	4013      	ands	r3, r2
 800bb20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	4a52      	ldr	r2, [pc, #328]	; (800bc70 <HAL_GPIO_Init+0x314>)
 800bb26:	4293      	cmp	r3, r2
 800bb28:	d02b      	beq.n	800bb82 <HAL_GPIO_Init+0x226>
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	4a51      	ldr	r2, [pc, #324]	; (800bc74 <HAL_GPIO_Init+0x318>)
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	d025      	beq.n	800bb7e <HAL_GPIO_Init+0x222>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	4a50      	ldr	r2, [pc, #320]	; (800bc78 <HAL_GPIO_Init+0x31c>)
 800bb36:	4293      	cmp	r3, r2
 800bb38:	d01f      	beq.n	800bb7a <HAL_GPIO_Init+0x21e>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	4a4f      	ldr	r2, [pc, #316]	; (800bc7c <HAL_GPIO_Init+0x320>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d019      	beq.n	800bb76 <HAL_GPIO_Init+0x21a>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	4a4e      	ldr	r2, [pc, #312]	; (800bc80 <HAL_GPIO_Init+0x324>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d013      	beq.n	800bb72 <HAL_GPIO_Init+0x216>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	4a4d      	ldr	r2, [pc, #308]	; (800bc84 <HAL_GPIO_Init+0x328>)
 800bb4e:	4293      	cmp	r3, r2
 800bb50:	d00d      	beq.n	800bb6e <HAL_GPIO_Init+0x212>
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	4a4c      	ldr	r2, [pc, #304]	; (800bc88 <HAL_GPIO_Init+0x32c>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d007      	beq.n	800bb6a <HAL_GPIO_Init+0x20e>
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	4a4b      	ldr	r2, [pc, #300]	; (800bc8c <HAL_GPIO_Init+0x330>)
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	d101      	bne.n	800bb66 <HAL_GPIO_Init+0x20a>
 800bb62:	2307      	movs	r3, #7
 800bb64:	e00e      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb66:	2308      	movs	r3, #8
 800bb68:	e00c      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb6a:	2306      	movs	r3, #6
 800bb6c:	e00a      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb6e:	2305      	movs	r3, #5
 800bb70:	e008      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb72:	2304      	movs	r3, #4
 800bb74:	e006      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb76:	2303      	movs	r3, #3
 800bb78:	e004      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb7a:	2302      	movs	r3, #2
 800bb7c:	e002      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb7e:	2301      	movs	r3, #1
 800bb80:	e000      	b.n	800bb84 <HAL_GPIO_Init+0x228>
 800bb82:	2300      	movs	r3, #0
 800bb84:	69fa      	ldr	r2, [r7, #28]
 800bb86:	f002 0203 	and.w	r2, r2, #3
 800bb8a:	0092      	lsls	r2, r2, #2
 800bb8c:	4093      	lsls	r3, r2
 800bb8e:	69ba      	ldr	r2, [r7, #24]
 800bb90:	4313      	orrs	r3, r2
 800bb92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bb94:	4935      	ldr	r1, [pc, #212]	; (800bc6c <HAL_GPIO_Init+0x310>)
 800bb96:	69fb      	ldr	r3, [r7, #28]
 800bb98:	089b      	lsrs	r3, r3, #2
 800bb9a:	3302      	adds	r3, #2
 800bb9c:	69ba      	ldr	r2, [r7, #24]
 800bb9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800bba2:	4b3b      	ldr	r3, [pc, #236]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	43db      	mvns	r3, r3
 800bbac:	69ba      	ldr	r2, [r7, #24]
 800bbae:	4013      	ands	r3, r2
 800bbb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d003      	beq.n	800bbc6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800bbbe:	69ba      	ldr	r2, [r7, #24]
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800bbc6:	4a32      	ldr	r2, [pc, #200]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bbc8:	69bb      	ldr	r3, [r7, #24]
 800bbca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800bbcc:	4b30      	ldr	r3, [pc, #192]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	43db      	mvns	r3, r3
 800bbd6:	69ba      	ldr	r2, [r7, #24]
 800bbd8:	4013      	ands	r3, r2
 800bbda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d003      	beq.n	800bbf0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800bbe8:	69ba      	ldr	r2, [r7, #24]
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800bbf0:	4a27      	ldr	r2, [pc, #156]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800bbf6:	4b26      	ldr	r3, [pc, #152]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	43db      	mvns	r3, r3
 800bc00:	69ba      	ldr	r2, [r7, #24]
 800bc02:	4013      	ands	r3, r2
 800bc04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	685b      	ldr	r3, [r3, #4]
 800bc0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d003      	beq.n	800bc1a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800bc12:	69ba      	ldr	r2, [r7, #24]
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	4313      	orrs	r3, r2
 800bc18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800bc1a:	4a1d      	ldr	r2, [pc, #116]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800bc20:	4b1b      	ldr	r3, [pc, #108]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bc22:	68db      	ldr	r3, [r3, #12]
 800bc24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	43db      	mvns	r3, r3
 800bc2a:	69ba      	ldr	r2, [r7, #24]
 800bc2c:	4013      	ands	r3, r2
 800bc2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d003      	beq.n	800bc44 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800bc3c:	69ba      	ldr	r2, [r7, #24]
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	4313      	orrs	r3, r2
 800bc42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800bc44:	4a12      	ldr	r2, [pc, #72]	; (800bc90 <HAL_GPIO_Init+0x334>)
 800bc46:	69bb      	ldr	r3, [r7, #24]
 800bc48:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bc4a:	69fb      	ldr	r3, [r7, #28]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	61fb      	str	r3, [r7, #28]
 800bc50:	69fb      	ldr	r3, [r7, #28]
 800bc52:	2b0f      	cmp	r3, #15
 800bc54:	f67f ae90 	bls.w	800b978 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800bc58:	bf00      	nop
 800bc5a:	bf00      	nop
 800bc5c:	3724      	adds	r7, #36	; 0x24
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc64:	4770      	bx	lr
 800bc66:	bf00      	nop
 800bc68:	40023800 	.word	0x40023800
 800bc6c:	40013800 	.word	0x40013800
 800bc70:	40020000 	.word	0x40020000
 800bc74:	40020400 	.word	0x40020400
 800bc78:	40020800 	.word	0x40020800
 800bc7c:	40020c00 	.word	0x40020c00
 800bc80:	40021000 	.word	0x40021000
 800bc84:	40021400 	.word	0x40021400
 800bc88:	40021800 	.word	0x40021800
 800bc8c:	40021c00 	.word	0x40021c00
 800bc90:	40013c00 	.word	0x40013c00

0800bc94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800bc94:	b480      	push	{r7}
 800bc96:	b087      	sub	sp, #28
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800bca2:	2300      	movs	r3, #0
 800bca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800bca6:	2300      	movs	r3, #0
 800bca8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bcaa:	2300      	movs	r3, #0
 800bcac:	617b      	str	r3, [r7, #20]
 800bcae:	e0cd      	b.n	800be4c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	fa02 f303 	lsl.w	r3, r2, r3
 800bcb8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800bcba:	683a      	ldr	r2, [r7, #0]
 800bcbc:	693b      	ldr	r3, [r7, #16]
 800bcbe:	4013      	ands	r3, r2
 800bcc0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	f040 80bd 	bne.w	800be46 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800bccc:	4a65      	ldr	r2, [pc, #404]	; (800be64 <HAL_GPIO_DeInit+0x1d0>)
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	089b      	lsrs	r3, r3, #2
 800bcd2:	3302      	adds	r3, #2
 800bcd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcd8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	f003 0303 	and.w	r3, r3, #3
 800bce0:	009b      	lsls	r3, r3, #2
 800bce2:	220f      	movs	r2, #15
 800bce4:	fa02 f303 	lsl.w	r3, r2, r3
 800bce8:	68ba      	ldr	r2, [r7, #8]
 800bcea:	4013      	ands	r3, r2
 800bcec:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	4a5d      	ldr	r2, [pc, #372]	; (800be68 <HAL_GPIO_DeInit+0x1d4>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d02b      	beq.n	800bd4e <HAL_GPIO_DeInit+0xba>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	4a5c      	ldr	r2, [pc, #368]	; (800be6c <HAL_GPIO_DeInit+0x1d8>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d025      	beq.n	800bd4a <HAL_GPIO_DeInit+0xb6>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	4a5b      	ldr	r2, [pc, #364]	; (800be70 <HAL_GPIO_DeInit+0x1dc>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d01f      	beq.n	800bd46 <HAL_GPIO_DeInit+0xb2>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	4a5a      	ldr	r2, [pc, #360]	; (800be74 <HAL_GPIO_DeInit+0x1e0>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d019      	beq.n	800bd42 <HAL_GPIO_DeInit+0xae>
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	4a59      	ldr	r2, [pc, #356]	; (800be78 <HAL_GPIO_DeInit+0x1e4>)
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d013      	beq.n	800bd3e <HAL_GPIO_DeInit+0xaa>
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	4a58      	ldr	r2, [pc, #352]	; (800be7c <HAL_GPIO_DeInit+0x1e8>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d00d      	beq.n	800bd3a <HAL_GPIO_DeInit+0xa6>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	4a57      	ldr	r2, [pc, #348]	; (800be80 <HAL_GPIO_DeInit+0x1ec>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d007      	beq.n	800bd36 <HAL_GPIO_DeInit+0xa2>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	4a56      	ldr	r2, [pc, #344]	; (800be84 <HAL_GPIO_DeInit+0x1f0>)
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d101      	bne.n	800bd32 <HAL_GPIO_DeInit+0x9e>
 800bd2e:	2307      	movs	r3, #7
 800bd30:	e00e      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd32:	2308      	movs	r3, #8
 800bd34:	e00c      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd36:	2306      	movs	r3, #6
 800bd38:	e00a      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd3a:	2305      	movs	r3, #5
 800bd3c:	e008      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd3e:	2304      	movs	r3, #4
 800bd40:	e006      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd42:	2303      	movs	r3, #3
 800bd44:	e004      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd46:	2302      	movs	r3, #2
 800bd48:	e002      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	e000      	b.n	800bd50 <HAL_GPIO_DeInit+0xbc>
 800bd4e:	2300      	movs	r3, #0
 800bd50:	697a      	ldr	r2, [r7, #20]
 800bd52:	f002 0203 	and.w	r2, r2, #3
 800bd56:	0092      	lsls	r2, r2, #2
 800bd58:	4093      	lsls	r3, r2
 800bd5a:	68ba      	ldr	r2, [r7, #8]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d132      	bne.n	800bdc6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800bd60:	4b49      	ldr	r3, [pc, #292]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	43db      	mvns	r3, r3
 800bd68:	4947      	ldr	r1, [pc, #284]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd6a:	4013      	ands	r3, r2
 800bd6c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800bd6e:	4b46      	ldr	r3, [pc, #280]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd70:	685a      	ldr	r2, [r3, #4]
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	43db      	mvns	r3, r3
 800bd76:	4944      	ldr	r1, [pc, #272]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd78:	4013      	ands	r3, r2
 800bd7a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800bd7c:	4b42      	ldr	r3, [pc, #264]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd7e:	689a      	ldr	r2, [r3, #8]
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	43db      	mvns	r3, r3
 800bd84:	4940      	ldr	r1, [pc, #256]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd86:	4013      	ands	r3, r2
 800bd88:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800bd8a:	4b3f      	ldr	r3, [pc, #252]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd8c:	68da      	ldr	r2, [r3, #12]
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	43db      	mvns	r3, r3
 800bd92:	493d      	ldr	r1, [pc, #244]	; (800be88 <HAL_GPIO_DeInit+0x1f4>)
 800bd94:	4013      	ands	r3, r2
 800bd96:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	f003 0303 	and.w	r3, r3, #3
 800bd9e:	009b      	lsls	r3, r3, #2
 800bda0:	220f      	movs	r2, #15
 800bda2:	fa02 f303 	lsl.w	r3, r2, r3
 800bda6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800bda8:	4a2e      	ldr	r2, [pc, #184]	; (800be64 <HAL_GPIO_DeInit+0x1d0>)
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	089b      	lsrs	r3, r3, #2
 800bdae:	3302      	adds	r3, #2
 800bdb0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800bdb4:	68bb      	ldr	r3, [r7, #8]
 800bdb6:	43da      	mvns	r2, r3
 800bdb8:	482a      	ldr	r0, [pc, #168]	; (800be64 <HAL_GPIO_DeInit+0x1d0>)
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	089b      	lsrs	r3, r3, #2
 800bdbe:	400a      	ands	r2, r1
 800bdc0:	3302      	adds	r3, #2
 800bdc2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	005b      	lsls	r3, r3, #1
 800bdce:	2103      	movs	r1, #3
 800bdd0:	fa01 f303 	lsl.w	r3, r1, r3
 800bdd4:	43db      	mvns	r3, r3
 800bdd6:	401a      	ands	r2, r3
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	08da      	lsrs	r2, r3, #3
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	3208      	adds	r2, #8
 800bde4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	f003 0307 	and.w	r3, r3, #7
 800bdee:	009b      	lsls	r3, r3, #2
 800bdf0:	220f      	movs	r2, #15
 800bdf2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdf6:	43db      	mvns	r3, r3
 800bdf8:	697a      	ldr	r2, [r7, #20]
 800bdfa:	08d2      	lsrs	r2, r2, #3
 800bdfc:	4019      	ands	r1, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	3208      	adds	r2, #8
 800be02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	68da      	ldr	r2, [r3, #12]
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	005b      	lsls	r3, r3, #1
 800be0e:	2103      	movs	r1, #3
 800be10:	fa01 f303 	lsl.w	r3, r1, r3
 800be14:	43db      	mvns	r3, r3
 800be16:	401a      	ands	r2, r3
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	685a      	ldr	r2, [r3, #4]
 800be20:	2101      	movs	r1, #1
 800be22:	697b      	ldr	r3, [r7, #20]
 800be24:	fa01 f303 	lsl.w	r3, r1, r3
 800be28:	43db      	mvns	r3, r3
 800be2a:	401a      	ands	r2, r3
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	689a      	ldr	r2, [r3, #8]
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	005b      	lsls	r3, r3, #1
 800be38:	2103      	movs	r1, #3
 800be3a:	fa01 f303 	lsl.w	r3, r1, r3
 800be3e:	43db      	mvns	r3, r3
 800be40:	401a      	ands	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	3301      	adds	r3, #1
 800be4a:	617b      	str	r3, [r7, #20]
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	2b0f      	cmp	r3, #15
 800be50:	f67f af2e 	bls.w	800bcb0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800be54:	bf00      	nop
 800be56:	bf00      	nop
 800be58:	371c      	adds	r7, #28
 800be5a:	46bd      	mov	sp, r7
 800be5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be60:	4770      	bx	lr
 800be62:	bf00      	nop
 800be64:	40013800 	.word	0x40013800
 800be68:	40020000 	.word	0x40020000
 800be6c:	40020400 	.word	0x40020400
 800be70:	40020800 	.word	0x40020800
 800be74:	40020c00 	.word	0x40020c00
 800be78:	40021000 	.word	0x40021000
 800be7c:	40021400 	.word	0x40021400
 800be80:	40021800 	.word	0x40021800
 800be84:	40021c00 	.word	0x40021c00
 800be88:	40013c00 	.word	0x40013c00

0800be8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800be8c:	b480      	push	{r7}
 800be8e:	b083      	sub	sp, #12
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	460b      	mov	r3, r1
 800be96:	807b      	strh	r3, [r7, #2]
 800be98:	4613      	mov	r3, r2
 800be9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800be9c:	787b      	ldrb	r3, [r7, #1]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d003      	beq.n	800beaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bea2:	887a      	ldrh	r2, [r7, #2]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800bea8:	e003      	b.n	800beb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800beaa:	887b      	ldrh	r3, [r7, #2]
 800beac:	041a      	lsls	r2, r3, #16
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	619a      	str	r2, [r3, #24]
}
 800beb2:	bf00      	nop
 800beb4:	370c      	adds	r7, #12
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr
	...

0800bec0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d101      	bne.n	800bed2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bece:	2301      	movs	r3, #1
 800bed0:	e12b      	b.n	800c12a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bed8:	b2db      	uxtb	r3, r3
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d106      	bne.n	800beec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2200      	movs	r2, #0
 800bee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f7f5 fdea 	bl	8001ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2224      	movs	r2, #36	; 0x24
 800bef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	681a      	ldr	r2, [r3, #0]
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f022 0201 	bic.w	r2, r2, #1
 800bf02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	681a      	ldr	r2, [r3, #0]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bf12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	681a      	ldr	r2, [r3, #0]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bf22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800bf24:	f002 fc64 	bl	800e7f0 <HAL_RCC_GetPCLK1Freq>
 800bf28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	4a81      	ldr	r2, [pc, #516]	; (800c134 <HAL_I2C_Init+0x274>)
 800bf30:	4293      	cmp	r3, r2
 800bf32:	d807      	bhi.n	800bf44 <HAL_I2C_Init+0x84>
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	4a80      	ldr	r2, [pc, #512]	; (800c138 <HAL_I2C_Init+0x278>)
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	bf94      	ite	ls
 800bf3c:	2301      	movls	r3, #1
 800bf3e:	2300      	movhi	r3, #0
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	e006      	b.n	800bf52 <HAL_I2C_Init+0x92>
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	4a7d      	ldr	r2, [pc, #500]	; (800c13c <HAL_I2C_Init+0x27c>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	bf94      	ite	ls
 800bf4c:	2301      	movls	r3, #1
 800bf4e:	2300      	movhi	r3, #0
 800bf50:	b2db      	uxtb	r3, r3
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d001      	beq.n	800bf5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800bf56:	2301      	movs	r3, #1
 800bf58:	e0e7      	b.n	800c12a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	4a78      	ldr	r2, [pc, #480]	; (800c140 <HAL_I2C_Init+0x280>)
 800bf5e:	fba2 2303 	umull	r2, r3, r2, r3
 800bf62:	0c9b      	lsrs	r3, r3, #18
 800bf64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	68ba      	ldr	r2, [r7, #8]
 800bf76:	430a      	orrs	r2, r1
 800bf78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	6a1b      	ldr	r3, [r3, #32]
 800bf80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	685b      	ldr	r3, [r3, #4]
 800bf88:	4a6a      	ldr	r2, [pc, #424]	; (800c134 <HAL_I2C_Init+0x274>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d802      	bhi.n	800bf94 <HAL_I2C_Init+0xd4>
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	3301      	adds	r3, #1
 800bf92:	e009      	b.n	800bfa8 <HAL_I2C_Init+0xe8>
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800bf9a:	fb02 f303 	mul.w	r3, r2, r3
 800bf9e:	4a69      	ldr	r2, [pc, #420]	; (800c144 <HAL_I2C_Init+0x284>)
 800bfa0:	fba2 2303 	umull	r2, r3, r2, r3
 800bfa4:	099b      	lsrs	r3, r3, #6
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	6812      	ldr	r2, [r2, #0]
 800bfac:	430b      	orrs	r3, r1
 800bfae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	69db      	ldr	r3, [r3, #28]
 800bfb6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800bfba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	495c      	ldr	r1, [pc, #368]	; (800c134 <HAL_I2C_Init+0x274>)
 800bfc4:	428b      	cmp	r3, r1
 800bfc6:	d819      	bhi.n	800bffc <HAL_I2C_Init+0x13c>
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	1e59      	subs	r1, r3, #1
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	685b      	ldr	r3, [r3, #4]
 800bfd0:	005b      	lsls	r3, r3, #1
 800bfd2:	fbb1 f3f3 	udiv	r3, r1, r3
 800bfd6:	1c59      	adds	r1, r3, #1
 800bfd8:	f640 73fc 	movw	r3, #4092	; 0xffc
 800bfdc:	400b      	ands	r3, r1
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d00a      	beq.n	800bff8 <HAL_I2C_Init+0x138>
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	1e59      	subs	r1, r3, #1
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	685b      	ldr	r3, [r3, #4]
 800bfea:	005b      	lsls	r3, r3, #1
 800bfec:	fbb1 f3f3 	udiv	r3, r1, r3
 800bff0:	3301      	adds	r3, #1
 800bff2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bff6:	e051      	b.n	800c09c <HAL_I2C_Init+0x1dc>
 800bff8:	2304      	movs	r3, #4
 800bffa:	e04f      	b.n	800c09c <HAL_I2C_Init+0x1dc>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	689b      	ldr	r3, [r3, #8]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d111      	bne.n	800c028 <HAL_I2C_Init+0x168>
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	1e58      	subs	r0, r3, #1
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	6859      	ldr	r1, [r3, #4]
 800c00c:	460b      	mov	r3, r1
 800c00e:	005b      	lsls	r3, r3, #1
 800c010:	440b      	add	r3, r1
 800c012:	fbb0 f3f3 	udiv	r3, r0, r3
 800c016:	3301      	adds	r3, #1
 800c018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	bf0c      	ite	eq
 800c020:	2301      	moveq	r3, #1
 800c022:	2300      	movne	r3, #0
 800c024:	b2db      	uxtb	r3, r3
 800c026:	e012      	b.n	800c04e <HAL_I2C_Init+0x18e>
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	1e58      	subs	r0, r3, #1
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	6859      	ldr	r1, [r3, #4]
 800c030:	460b      	mov	r3, r1
 800c032:	009b      	lsls	r3, r3, #2
 800c034:	440b      	add	r3, r1
 800c036:	0099      	lsls	r1, r3, #2
 800c038:	440b      	add	r3, r1
 800c03a:	fbb0 f3f3 	udiv	r3, r0, r3
 800c03e:	3301      	adds	r3, #1
 800c040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c044:	2b00      	cmp	r3, #0
 800c046:	bf0c      	ite	eq
 800c048:	2301      	moveq	r3, #1
 800c04a:	2300      	movne	r3, #0
 800c04c:	b2db      	uxtb	r3, r3
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d001      	beq.n	800c056 <HAL_I2C_Init+0x196>
 800c052:	2301      	movs	r3, #1
 800c054:	e022      	b.n	800c09c <HAL_I2C_Init+0x1dc>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	689b      	ldr	r3, [r3, #8]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10e      	bne.n	800c07c <HAL_I2C_Init+0x1bc>
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	1e58      	subs	r0, r3, #1
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6859      	ldr	r1, [r3, #4]
 800c066:	460b      	mov	r3, r1
 800c068:	005b      	lsls	r3, r3, #1
 800c06a:	440b      	add	r3, r1
 800c06c:	fbb0 f3f3 	udiv	r3, r0, r3
 800c070:	3301      	adds	r3, #1
 800c072:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c07a:	e00f      	b.n	800c09c <HAL_I2C_Init+0x1dc>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	1e58      	subs	r0, r3, #1
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6859      	ldr	r1, [r3, #4]
 800c084:	460b      	mov	r3, r1
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	440b      	add	r3, r1
 800c08a:	0099      	lsls	r1, r3, #2
 800c08c:	440b      	add	r3, r1
 800c08e:	fbb0 f3f3 	udiv	r3, r0, r3
 800c092:	3301      	adds	r3, #1
 800c094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c098:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c09c:	6879      	ldr	r1, [r7, #4]
 800c09e:	6809      	ldr	r1, [r1, #0]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	69da      	ldr	r2, [r3, #28]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	6a1b      	ldr	r3, [r3, #32]
 800c0b6:	431a      	orrs	r2, r3
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	430a      	orrs	r2, r1
 800c0be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	689b      	ldr	r3, [r3, #8]
 800c0c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800c0ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	6911      	ldr	r1, [r2, #16]
 800c0d2:	687a      	ldr	r2, [r7, #4]
 800c0d4:	68d2      	ldr	r2, [r2, #12]
 800c0d6:	4311      	orrs	r1, r2
 800c0d8:	687a      	ldr	r2, [r7, #4]
 800c0da:	6812      	ldr	r2, [r2, #0]
 800c0dc:	430b      	orrs	r3, r1
 800c0de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	68db      	ldr	r3, [r3, #12]
 800c0e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	695a      	ldr	r2, [r3, #20]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	699b      	ldr	r3, [r3, #24]
 800c0f2:	431a      	orrs	r2, r3
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	430a      	orrs	r2, r1
 800c0fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f042 0201 	orr.w	r2, r2, #1
 800c10a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2200      	movs	r2, #0
 800c110:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2220      	movs	r2, #32
 800c116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2200      	movs	r2, #0
 800c11e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2200      	movs	r2, #0
 800c124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c128:	2300      	movs	r3, #0
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3710      	adds	r7, #16
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}
 800c132:	bf00      	nop
 800c134:	000186a0 	.word	0x000186a0
 800c138:	001e847f 	.word	0x001e847f
 800c13c:	003d08ff 	.word	0x003d08ff
 800c140:	431bde83 	.word	0x431bde83
 800c144:	10624dd3 	.word	0x10624dd3

0800c148 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d101      	bne.n	800c15a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800c156:	2301      	movs	r3, #1
 800c158:	e021      	b.n	800c19e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2224      	movs	r2, #36	; 0x24
 800c15e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f022 0201 	bic.w	r2, r2, #1
 800c170:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7f5 fd7a 	bl	8001c6c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2200      	movs	r2, #0
 800c17c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2200      	movs	r2, #0
 800c18a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2200      	movs	r2, #0
 800c198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c19c:	2300      	movs	r3, #0
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3708      	adds	r7, #8
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}
	...

0800c1a8 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b086      	sub	sp, #24
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	607a      	str	r2, [r7, #4]
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	460b      	mov	r3, r1
 800c1b6:	817b      	strh	r3, [r7, #10]
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	2b20      	cmp	r3, #32
 800c1ca:	f040 80f4 	bne.w	800c3b6 <HAL_I2C_Master_Receive_DMA+0x20e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800c1ce:	4b7c      	ldr	r3, [pc, #496]	; (800c3c0 <HAL_I2C_Master_Receive_DMA+0x218>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	08db      	lsrs	r3, r3, #3
 800c1d4:	4a7b      	ldr	r2, [pc, #492]	; (800c3c4 <HAL_I2C_Master_Receive_DMA+0x21c>)
 800c1d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c1da:	0a1a      	lsrs	r2, r3, #8
 800c1dc:	4613      	mov	r3, r2
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	4413      	add	r3, r2
 800c1e2:	009a      	lsls	r2, r3, #2
 800c1e4:	4413      	add	r3, r2
 800c1e6:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 800c1e8:	693b      	ldr	r3, [r7, #16]
 800c1ea:	3b01      	subs	r3, #1
 800c1ec:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d116      	bne.n	800c222 <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2220      	movs	r2, #32
 800c1fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2200      	movs	r2, #0
 800c206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c20e:	f043 0220 	orr.w	r2, r3, #32
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2200      	movs	r2, #0
 800c21a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c21e:	2301      	movs	r3, #1
 800c220:	e0ca      	b.n	800c3b8 <HAL_I2C_Master_Receive_DMA+0x210>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	699b      	ldr	r3, [r3, #24]
 800c228:	f003 0302 	and.w	r3, r3, #2
 800c22c:	2b02      	cmp	r3, #2
 800c22e:	d0db      	beq.n	800c1e8 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c236:	2b01      	cmp	r3, #1
 800c238:	d101      	bne.n	800c23e <HAL_I2C_Master_Receive_DMA+0x96>
 800c23a:	2302      	movs	r3, #2
 800c23c:	e0bc      	b.n	800c3b8 <HAL_I2C_Master_Receive_DMA+0x210>
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	2201      	movs	r2, #1
 800c242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f003 0301 	and.w	r3, r3, #1
 800c250:	2b01      	cmp	r3, #1
 800c252:	d007      	beq.n	800c264 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	681a      	ldr	r2, [r3, #0]
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f042 0201 	orr.w	r2, r2, #1
 800c262:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c272:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2222      	movs	r2, #34	; 0x22
 800c278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2210      	movs	r2, #16
 800c280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2200      	movs	r2, #0
 800c288:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	893a      	ldrh	r2, [r7, #8]
 800c294:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c29a:	b29a      	uxth	r2, r3
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	4a49      	ldr	r2, [pc, #292]	; (800c3c8 <HAL_I2C_Master_Receive_DMA+0x220>)
 800c2a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800c2a6:	897a      	ldrh	r2, [r7, #10]
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d062      	beq.n	800c37a <HAL_I2C_Master_Receive_DMA+0x1d2>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2b8:	4a44      	ldr	r2, [pc, #272]	; (800c3cc <HAL_I2C_Master_Receive_DMA+0x224>)
 800c2ba:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2c0:	4a43      	ldr	r2, [pc, #268]	; (800c3d0 <HAL_I2C_Master_Receive_DMA+0x228>)
 800c2c2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2d8:	2200      	movs	r2, #0
 800c2da:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	3310      	adds	r3, #16
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f4:	461a      	mov	r2, r3
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2fa:	f7fe fd4d 	bl	800ad98 <HAL_DMA_Start_IT>
 800c2fe:	4603      	mov	r3, r0
 800c300:	75fb      	strb	r3, [r7, #23]

      if (dmaxferstatus == HAL_OK)
 800c302:	7dfb      	ldrb	r3, [r7, #23]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d124      	bne.n	800c352 <HAL_I2C_Master_Receive_DMA+0x1aa>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	681a      	ldr	r2, [r3, #0]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c316:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c326:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	2200      	movs	r2, #0
 800c32c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	685a      	ldr	r2, [r3, #4]
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800c33e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	685a      	ldr	r2, [r3, #4]
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c34e:	605a      	str	r2, [r3, #4]
 800c350:	e02f      	b.n	800c3b2 <HAL_I2C_Master_Receive_DMA+0x20a>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	2220      	movs	r2, #32
 800c356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	2200      	movs	r2, #0
 800c35e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c366:	f043 0210 	orr.w	r2, r3, #16
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2200      	movs	r2, #0
 800c372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c376:	2301      	movs	r3, #1
 800c378:	e01e      	b.n	800c3b8 <HAL_I2C_Master_Receive_DMA+0x210>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	681a      	ldr	r2, [r3, #0]
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c388:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	681a      	ldr	r2, [r3, #0]
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c398:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	2200      	movs	r2, #0
 800c39e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	685a      	ldr	r2, [r3, #4]
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800c3b0:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	e000      	b.n	800c3b8 <HAL_I2C_Master_Receive_DMA+0x210>
  }
  else
  {
    return HAL_BUSY;
 800c3b6:	2302      	movs	r3, #2
  }
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3718      	adds	r7, #24
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	200001b8 	.word	0x200001b8
 800c3c4:	14f8b589 	.word	0x14f8b589
 800c3c8:	ffff0000 	.word	0xffff0000
 800c3cc:	0800db41 	.word	0x0800db41
 800c3d0:	0800dceb 	.word	0x0800dceb

0800c3d4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b088      	sub	sp, #32
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800c3dc:	2300      	movs	r3, #0
 800c3de:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	685b      	ldr	r3, [r3, #4]
 800c3e6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3ec:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c3f4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c3fc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800c3fe:	7bfb      	ldrb	r3, [r7, #15]
 800c400:	2b10      	cmp	r3, #16
 800c402:	d003      	beq.n	800c40c <HAL_I2C_EV_IRQHandler+0x38>
 800c404:	7bfb      	ldrb	r3, [r7, #15]
 800c406:	2b40      	cmp	r3, #64	; 0x40
 800c408:	f040 80bd 	bne.w	800c586 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	699b      	ldr	r3, [r3, #24]
 800c412:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	695b      	ldr	r3, [r3, #20]
 800c41a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	2b00      	cmp	r3, #0
 800c424:	d10d      	bne.n	800c442 <HAL_I2C_EV_IRQHandler+0x6e>
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800c42c:	d003      	beq.n	800c436 <HAL_I2C_EV_IRQHandler+0x62>
 800c42e:	693b      	ldr	r3, [r7, #16]
 800c430:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800c434:	d101      	bne.n	800c43a <HAL_I2C_EV_IRQHandler+0x66>
 800c436:	2301      	movs	r3, #1
 800c438:	e000      	b.n	800c43c <HAL_I2C_EV_IRQHandler+0x68>
 800c43a:	2300      	movs	r3, #0
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	f000 812e 	beq.w	800c69e <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c442:	69fb      	ldr	r3, [r7, #28]
 800c444:	f003 0301 	and.w	r3, r3, #1
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d00c      	beq.n	800c466 <HAL_I2C_EV_IRQHandler+0x92>
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	0a5b      	lsrs	r3, r3, #9
 800c450:	f003 0301 	and.w	r3, r3, #1
 800c454:	2b00      	cmp	r3, #0
 800c456:	d006      	beq.n	800c466 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f001 fd5d 	bl	800df18 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f000 fd58 	bl	800cf14 <I2C_Master_SB>
 800c464:	e08e      	b.n	800c584 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c466:	69fb      	ldr	r3, [r7, #28]
 800c468:	08db      	lsrs	r3, r3, #3
 800c46a:	f003 0301 	and.w	r3, r3, #1
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d009      	beq.n	800c486 <HAL_I2C_EV_IRQHandler+0xb2>
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	0a5b      	lsrs	r3, r3, #9
 800c476:	f003 0301 	and.w	r3, r3, #1
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d003      	beq.n	800c486 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	f000 fdce 	bl	800d020 <I2C_Master_ADD10>
 800c484:	e07e      	b.n	800c584 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	085b      	lsrs	r3, r3, #1
 800c48a:	f003 0301 	and.w	r3, r3, #1
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d009      	beq.n	800c4a6 <HAL_I2C_EV_IRQHandler+0xd2>
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	0a5b      	lsrs	r3, r3, #9
 800c496:	f003 0301 	and.w	r3, r3, #1
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d003      	beq.n	800c4a6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800c49e:	6878      	ldr	r0, [r7, #4]
 800c4a0:	f000 fde8 	bl	800d074 <I2C_Master_ADDR>
 800c4a4:	e06e      	b.n	800c584 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800c4a6:	69bb      	ldr	r3, [r7, #24]
 800c4a8:	089b      	lsrs	r3, r3, #2
 800c4aa:	f003 0301 	and.w	r3, r3, #1
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d037      	beq.n	800c522 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	685b      	ldr	r3, [r3, #4]
 800c4b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c4bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4c0:	f000 80ef 	beq.w	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c4c4:	69fb      	ldr	r3, [r7, #28]
 800c4c6:	09db      	lsrs	r3, r3, #7
 800c4c8:	f003 0301 	and.w	r3, r3, #1
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d00f      	beq.n	800c4f0 <HAL_I2C_EV_IRQHandler+0x11c>
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	0a9b      	lsrs	r3, r3, #10
 800c4d4:	f003 0301 	and.w	r3, r3, #1
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d009      	beq.n	800c4f0 <HAL_I2C_EV_IRQHandler+0x11c>
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	089b      	lsrs	r3, r3, #2
 800c4e0:	f003 0301 	and.w	r3, r3, #1
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d103      	bne.n	800c4f0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f000 f9e5 	bl	800c8b8 <I2C_MasterTransmit_TXE>
 800c4ee:	e049      	b.n	800c584 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	089b      	lsrs	r3, r3, #2
 800c4f4:	f003 0301 	and.w	r3, r3, #1
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	f000 80d2 	beq.w	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	0a5b      	lsrs	r3, r3, #9
 800c502:	f003 0301 	and.w	r3, r3, #1
 800c506:	2b00      	cmp	r3, #0
 800c508:	f000 80cb 	beq.w	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 800c50c:	7bfb      	ldrb	r3, [r7, #15]
 800c50e:	2b10      	cmp	r3, #16
 800c510:	d103      	bne.n	800c51a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f000 fa6c 	bl	800c9f0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c518:	e0c3      	b.n	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f000 fad0 	bl	800cac0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c520:	e0bf      	b.n	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	685b      	ldr	r3, [r3, #4]
 800c528:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c52c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c530:	f000 80b7 	beq.w	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	099b      	lsrs	r3, r3, #6
 800c538:	f003 0301 	and.w	r3, r3, #1
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d00f      	beq.n	800c560 <HAL_I2C_EV_IRQHandler+0x18c>
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	0a9b      	lsrs	r3, r3, #10
 800c544:	f003 0301 	and.w	r3, r3, #1
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d009      	beq.n	800c560 <HAL_I2C_EV_IRQHandler+0x18c>
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	089b      	lsrs	r3, r3, #2
 800c550:	f003 0301 	and.w	r3, r3, #1
 800c554:	2b00      	cmp	r3, #0
 800c556:	d103      	bne.n	800c560 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f000 fb40 	bl	800cbde <I2C_MasterReceive_RXNE>
 800c55e:	e011      	b.n	800c584 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c560:	69fb      	ldr	r3, [r7, #28]
 800c562:	089b      	lsrs	r3, r3, #2
 800c564:	f003 0301 	and.w	r3, r3, #1
 800c568:	2b00      	cmp	r3, #0
 800c56a:	f000 809a 	beq.w	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
 800c56e:	697b      	ldr	r3, [r7, #20]
 800c570:	0a5b      	lsrs	r3, r3, #9
 800c572:	f003 0301 	and.w	r3, r3, #1
 800c576:	2b00      	cmp	r3, #0
 800c578:	f000 8093 	beq.w	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f000 fbdf 	bl	800cd40 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c582:	e08e      	b.n	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
 800c584:	e08d      	b.n	800c6a2 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d004      	beq.n	800c598 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	695b      	ldr	r3, [r3, #20]
 800c594:	61fb      	str	r3, [r7, #28]
 800c596:	e007      	b.n	800c5a8 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	699b      	ldr	r3, [r3, #24]
 800c59e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	695b      	ldr	r3, [r3, #20]
 800c5a6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c5a8:	69fb      	ldr	r3, [r7, #28]
 800c5aa:	085b      	lsrs	r3, r3, #1
 800c5ac:	f003 0301 	and.w	r3, r3, #1
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d012      	beq.n	800c5da <HAL_I2C_EV_IRQHandler+0x206>
 800c5b4:	697b      	ldr	r3, [r7, #20]
 800c5b6:	0a5b      	lsrs	r3, r3, #9
 800c5b8:	f003 0301 	and.w	r3, r3, #1
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d00c      	beq.n	800c5da <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d003      	beq.n	800c5d0 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	699b      	ldr	r3, [r3, #24]
 800c5ce:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800c5d0:	69b9      	ldr	r1, [r7, #24]
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	f000 ff9d 	bl	800d512 <I2C_Slave_ADDR>
 800c5d8:	e066      	b.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c5da:	69fb      	ldr	r3, [r7, #28]
 800c5dc:	091b      	lsrs	r3, r3, #4
 800c5de:	f003 0301 	and.w	r3, r3, #1
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d009      	beq.n	800c5fa <HAL_I2C_EV_IRQHandler+0x226>
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	0a5b      	lsrs	r3, r3, #9
 800c5ea:	f003 0301 	and.w	r3, r3, #1
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d003      	beq.n	800c5fa <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f000 ffd2 	bl	800d59c <I2C_Slave_STOPF>
 800c5f8:	e056      	b.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c5fa:	7bbb      	ldrb	r3, [r7, #14]
 800c5fc:	2b21      	cmp	r3, #33	; 0x21
 800c5fe:	d002      	beq.n	800c606 <HAL_I2C_EV_IRQHandler+0x232>
 800c600:	7bbb      	ldrb	r3, [r7, #14]
 800c602:	2b29      	cmp	r3, #41	; 0x29
 800c604:	d125      	bne.n	800c652 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c606:	69fb      	ldr	r3, [r7, #28]
 800c608:	09db      	lsrs	r3, r3, #7
 800c60a:	f003 0301 	and.w	r3, r3, #1
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d00f      	beq.n	800c632 <HAL_I2C_EV_IRQHandler+0x25e>
 800c612:	697b      	ldr	r3, [r7, #20]
 800c614:	0a9b      	lsrs	r3, r3, #10
 800c616:	f003 0301 	and.w	r3, r3, #1
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d009      	beq.n	800c632 <HAL_I2C_EV_IRQHandler+0x25e>
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	089b      	lsrs	r3, r3, #2
 800c622:	f003 0301 	and.w	r3, r3, #1
 800c626:	2b00      	cmp	r3, #0
 800c628:	d103      	bne.n	800c632 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 feb3 	bl	800d396 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c630:	e039      	b.n	800c6a6 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	089b      	lsrs	r3, r3, #2
 800c636:	f003 0301 	and.w	r3, r3, #1
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d033      	beq.n	800c6a6 <HAL_I2C_EV_IRQHandler+0x2d2>
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	0a5b      	lsrs	r3, r3, #9
 800c642:	f003 0301 	and.w	r3, r3, #1
 800c646:	2b00      	cmp	r3, #0
 800c648:	d02d      	beq.n	800c6a6 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f000 fee0 	bl	800d410 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c650:	e029      	b.n	800c6a6 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c652:	69fb      	ldr	r3, [r7, #28]
 800c654:	099b      	lsrs	r3, r3, #6
 800c656:	f003 0301 	and.w	r3, r3, #1
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d00f      	beq.n	800c67e <HAL_I2C_EV_IRQHandler+0x2aa>
 800c65e:	697b      	ldr	r3, [r7, #20]
 800c660:	0a9b      	lsrs	r3, r3, #10
 800c662:	f003 0301 	and.w	r3, r3, #1
 800c666:	2b00      	cmp	r3, #0
 800c668:	d009      	beq.n	800c67e <HAL_I2C_EV_IRQHandler+0x2aa>
 800c66a:	69fb      	ldr	r3, [r7, #28]
 800c66c:	089b      	lsrs	r3, r3, #2
 800c66e:	f003 0301 	and.w	r3, r3, #1
 800c672:	2b00      	cmp	r3, #0
 800c674:	d103      	bne.n	800c67e <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 feeb 	bl	800d452 <I2C_SlaveReceive_RXNE>
 800c67c:	e014      	b.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c67e:	69fb      	ldr	r3, [r7, #28]
 800c680:	089b      	lsrs	r3, r3, #2
 800c682:	f003 0301 	and.w	r3, r3, #1
 800c686:	2b00      	cmp	r3, #0
 800c688:	d00e      	beq.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	0a5b      	lsrs	r3, r3, #9
 800c68e:	f003 0301 	and.w	r3, r3, #1
 800c692:	2b00      	cmp	r3, #0
 800c694:	d008      	beq.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 ff19 	bl	800d4ce <I2C_SlaveReceive_BTF>
 800c69c:	e004      	b.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 800c69e:	bf00      	nop
 800c6a0:	e002      	b.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800c6a2:	bf00      	nop
 800c6a4:	e000      	b.n	800c6a8 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800c6a6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800c6a8:	3720      	adds	r7, #32
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}

0800c6ae <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800c6ae:	b580      	push	{r7, lr}
 800c6b0:	b08a      	sub	sp, #40	; 0x28
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	695b      	ldr	r3, [r3, #20]
 800c6bc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c6d0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800c6d2:	6a3b      	ldr	r3, [r7, #32]
 800c6d4:	0a1b      	lsrs	r3, r3, #8
 800c6d6:	f003 0301 	and.w	r3, r3, #1
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d00e      	beq.n	800c6fc <HAL_I2C_ER_IRQHandler+0x4e>
 800c6de:	69fb      	ldr	r3, [r7, #28]
 800c6e0:	0a1b      	lsrs	r3, r3, #8
 800c6e2:	f003 0301 	and.w	r3, r3, #1
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d008      	beq.n	800c6fc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800c6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ec:	f043 0301 	orr.w	r3, r3, #1
 800c6f0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c6fa:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800c6fc:	6a3b      	ldr	r3, [r7, #32]
 800c6fe:	0a5b      	lsrs	r3, r3, #9
 800c700:	f003 0301 	and.w	r3, r3, #1
 800c704:	2b00      	cmp	r3, #0
 800c706:	d00e      	beq.n	800c726 <HAL_I2C_ER_IRQHandler+0x78>
 800c708:	69fb      	ldr	r3, [r7, #28]
 800c70a:	0a1b      	lsrs	r3, r3, #8
 800c70c:	f003 0301 	and.w	r3, r3, #1
 800c710:	2b00      	cmp	r3, #0
 800c712:	d008      	beq.n	800c726 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800c714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c716:	f043 0302 	orr.w	r3, r3, #2
 800c71a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800c724:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800c726:	6a3b      	ldr	r3, [r7, #32]
 800c728:	0a9b      	lsrs	r3, r3, #10
 800c72a:	f003 0301 	and.w	r3, r3, #1
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d03f      	beq.n	800c7b2 <HAL_I2C_ER_IRQHandler+0x104>
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	0a1b      	lsrs	r3, r3, #8
 800c736:	f003 0301 	and.w	r3, r3, #1
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d039      	beq.n	800c7b2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800c73e:	7efb      	ldrb	r3, [r7, #27]
 800c740:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c746:	b29b      	uxth	r3, r3
 800c748:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c750:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c756:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800c758:	7ebb      	ldrb	r3, [r7, #26]
 800c75a:	2b20      	cmp	r3, #32
 800c75c:	d112      	bne.n	800c784 <HAL_I2C_ER_IRQHandler+0xd6>
 800c75e:	697b      	ldr	r3, [r7, #20]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d10f      	bne.n	800c784 <HAL_I2C_ER_IRQHandler+0xd6>
 800c764:	7cfb      	ldrb	r3, [r7, #19]
 800c766:	2b21      	cmp	r3, #33	; 0x21
 800c768:	d008      	beq.n	800c77c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800c76a:	7cfb      	ldrb	r3, [r7, #19]
 800c76c:	2b29      	cmp	r3, #41	; 0x29
 800c76e:	d005      	beq.n	800c77c <HAL_I2C_ER_IRQHandler+0xce>
 800c770:	7cfb      	ldrb	r3, [r7, #19]
 800c772:	2b28      	cmp	r3, #40	; 0x28
 800c774:	d106      	bne.n	800c784 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	2b21      	cmp	r3, #33	; 0x21
 800c77a:	d103      	bne.n	800c784 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f001 f83d 	bl	800d7fc <I2C_Slave_AF>
 800c782:	e016      	b.n	800c7b2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c78c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800c78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c790:	f043 0304 	orr.w	r3, r3, #4
 800c794:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800c796:	7efb      	ldrb	r3, [r7, #27]
 800c798:	2b10      	cmp	r3, #16
 800c79a:	d002      	beq.n	800c7a2 <HAL_I2C_ER_IRQHandler+0xf4>
 800c79c:	7efb      	ldrb	r3, [r7, #27]
 800c79e:	2b40      	cmp	r3, #64	; 0x40
 800c7a0:	d107      	bne.n	800c7b2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	681a      	ldr	r2, [r3, #0]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c7b0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800c7b2:	6a3b      	ldr	r3, [r7, #32]
 800c7b4:	0adb      	lsrs	r3, r3, #11
 800c7b6:	f003 0301 	and.w	r3, r3, #1
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d00e      	beq.n	800c7dc <HAL_I2C_ER_IRQHandler+0x12e>
 800c7be:	69fb      	ldr	r3, [r7, #28]
 800c7c0:	0a1b      	lsrs	r3, r3, #8
 800c7c2:	f003 0301 	and.w	r3, r3, #1
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d008      	beq.n	800c7dc <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800c7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7cc:	f043 0308 	orr.w	r3, r3, #8
 800c7d0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800c7da:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800c7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d008      	beq.n	800c7f4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e8:	431a      	orrs	r2, r3
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	f001 f874 	bl	800d8dc <I2C_ITError>
  }
}
 800c7f4:	bf00      	nop
 800c7f6:	3728      	adds	r7, #40	; 0x28
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b083      	sub	sp, #12
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800c804:	bf00      	nop
 800c806:	370c      	adds	r7, #12
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr

0800c810 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c810:	b480      	push	{r7}
 800c812:	b083      	sub	sp, #12
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800c818:	bf00      	nop
 800c81a:	370c      	adds	r7, #12
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr

0800c824 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800c82c:	bf00      	nop
 800c82e:	370c      	adds	r7, #12
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800c838:	b480      	push	{r7}
 800c83a:	b083      	sub	sp, #12
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	460b      	mov	r3, r1
 800c842:	70fb      	strb	r3, [r7, #3]
 800c844:	4613      	mov	r3, r2
 800c846:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800c848:	bf00      	nop
 800c84a:	370c      	adds	r7, #12
 800c84c:	46bd      	mov	sp, r7
 800c84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c852:	4770      	bx	lr

0800c854 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c854:	b480      	push	{r7}
 800c856:	b083      	sub	sp, #12
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800c85c:	bf00      	nop
 800c85e:	370c      	adds	r7, #12
 800c860:	46bd      	mov	sp, r7
 800c862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c866:	4770      	bx	lr

0800c868 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800c870:	bf00      	nop
 800c872:	370c      	adds	r7, #12
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800c884:	bf00      	nop
 800c886:	370c      	adds	r7, #12
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800c8ac:	bf00      	nop
 800c8ae:	370c      	adds	r7, #12
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b084      	sub	sp, #16
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8c6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c8ce:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8d4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d150      	bne.n	800c980 <I2C_MasterTransmit_TXE+0xc8>
 800c8de:	7bfb      	ldrb	r3, [r7, #15]
 800c8e0:	2b21      	cmp	r3, #33	; 0x21
 800c8e2:	d14d      	bne.n	800c980 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	2b08      	cmp	r3, #8
 800c8e8:	d01d      	beq.n	800c926 <I2C_MasterTransmit_TXE+0x6e>
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	2b20      	cmp	r3, #32
 800c8ee:	d01a      	beq.n	800c926 <I2C_MasterTransmit_TXE+0x6e>
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c8f6:	d016      	beq.n	800c926 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	685a      	ldr	r2, [r3, #4]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800c906:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2211      	movs	r2, #17
 800c90c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2200      	movs	r2, #0
 800c912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2220      	movs	r2, #32
 800c91a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f7ff ff6c 	bl	800c7fc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800c924:	e060      	b.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	685a      	ldr	r2, [r3, #4]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800c934:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	681a      	ldr	r2, [r3, #0]
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c944:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2200      	movs	r2, #0
 800c94a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2220      	movs	r2, #32
 800c950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c95a:	b2db      	uxtb	r3, r3
 800c95c:	2b40      	cmp	r3, #64	; 0x40
 800c95e:	d107      	bne.n	800c970 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f7ff ff7d 	bl	800c868 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800c96e:	e03b      	b.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800c978:	6878      	ldr	r0, [r7, #4]
 800c97a:	f7ff ff3f 	bl	800c7fc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800c97e:	e033      	b.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800c980:	7bfb      	ldrb	r3, [r7, #15]
 800c982:	2b21      	cmp	r3, #33	; 0x21
 800c984:	d005      	beq.n	800c992 <I2C_MasterTransmit_TXE+0xda>
 800c986:	7bbb      	ldrb	r3, [r7, #14]
 800c988:	2b40      	cmp	r3, #64	; 0x40
 800c98a:	d12d      	bne.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800c98c:	7bfb      	ldrb	r3, [r7, #15]
 800c98e:	2b22      	cmp	r3, #34	; 0x22
 800c990:	d12a      	bne.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c996:	b29b      	uxth	r3, r3
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d108      	bne.n	800c9ae <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	685a      	ldr	r2, [r3, #4]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c9aa:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800c9ac:	e01c      	b.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c9b4:	b2db      	uxtb	r3, r3
 800c9b6:	2b40      	cmp	r3, #64	; 0x40
 800c9b8:	d103      	bne.n	800c9c2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 f880 	bl	800cac0 <I2C_MemoryTransmit_TXE_BTF>
}
 800c9c0:	e012      	b.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9c6:	781a      	ldrb	r2, [r3, #0]
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9d2:	1c5a      	adds	r2, r3, #1
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	3b01      	subs	r3, #1
 800c9e0:	b29a      	uxth	r2, r3
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800c9e6:	e7ff      	b.n	800c9e8 <I2C_MasterTransmit_TXE+0x130>
 800c9e8:	bf00      	nop
 800c9ea:	3710      	adds	r7, #16
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9fc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca04:	b2db      	uxtb	r3, r3
 800ca06:	2b21      	cmp	r3, #33	; 0x21
 800ca08:	d156      	bne.n	800cab8 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ca0e:	b29b      	uxth	r3, r3
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d012      	beq.n	800ca3a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca18:	781a      	ldrb	r2, [r3, #0]
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca24:	1c5a      	adds	r2, r3, #1
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	3b01      	subs	r3, #1
 800ca32:	b29a      	uxth	r2, r3
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800ca38:	e03e      	b.n	800cab8 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	2b08      	cmp	r3, #8
 800ca3e:	d01d      	beq.n	800ca7c <I2C_MasterTransmit_BTF+0x8c>
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	2b20      	cmp	r3, #32
 800ca44:	d01a      	beq.n	800ca7c <I2C_MasterTransmit_BTF+0x8c>
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ca4c:	d016      	beq.n	800ca7c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	685a      	ldr	r2, [r3, #4]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ca5c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2211      	movs	r2, #17
 800ca62:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	2200      	movs	r2, #0
 800ca68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2220      	movs	r2, #32
 800ca70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f7ff fec1 	bl	800c7fc <HAL_I2C_MasterTxCpltCallback>
}
 800ca7a:	e01d      	b.n	800cab8 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	685a      	ldr	r2, [r3, #4]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ca8a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ca9a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2220      	movs	r2, #32
 800caa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2200      	movs	r2, #0
 800caae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f7ff fea2 	bl	800c7fc <HAL_I2C_MasterTxCpltCallback>
}
 800cab8:	bf00      	nop
 800caba:	3710      	adds	r7, #16
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b084      	sub	sp, #16
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cace:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d11d      	bne.n	800cb14 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d10b      	bne.n	800caf8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cae4:	b2da      	uxtb	r2, r3
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800caf0:	1c9a      	adds	r2, r3, #2
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800caf6:	e06e      	b.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cafc:	b29b      	uxth	r3, r3
 800cafe:	121b      	asrs	r3, r3, #8
 800cb00:	b2da      	uxtb	r2, r3
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb0c:	1c5a      	adds	r2, r3, #1
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	651a      	str	r2, [r3, #80]	; 0x50
}
 800cb12:	e060      	b.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb18:	2b01      	cmp	r3, #1
 800cb1a:	d10b      	bne.n	800cb34 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb20:	b2da      	uxtb	r2, r3
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb2c:	1c5a      	adds	r2, r3, #1
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	651a      	str	r2, [r3, #80]	; 0x50
}
 800cb32:	e050      	b.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb38:	2b02      	cmp	r3, #2
 800cb3a:	d14c      	bne.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800cb3c:	7bfb      	ldrb	r3, [r7, #15]
 800cb3e:	2b22      	cmp	r3, #34	; 0x22
 800cb40:	d108      	bne.n	800cb54 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	681a      	ldr	r2, [r3, #0]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cb50:	601a      	str	r2, [r3, #0]
}
 800cb52:	e040      	b.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb58:	b29b      	uxth	r3, r3
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d015      	beq.n	800cb8a <I2C_MemoryTransmit_TXE_BTF+0xca>
 800cb5e:	7bfb      	ldrb	r3, [r7, #15]
 800cb60:	2b21      	cmp	r3, #33	; 0x21
 800cb62:	d112      	bne.n	800cb8a <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb68:	781a      	ldrb	r2, [r3, #0]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb74:	1c5a      	adds	r2, r3, #1
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	3b01      	subs	r3, #1
 800cb82:	b29a      	uxth	r2, r3
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800cb88:	e025      	b.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb8e:	b29b      	uxth	r3, r3
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d120      	bne.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
 800cb94:	7bfb      	ldrb	r3, [r7, #15]
 800cb96:	2b21      	cmp	r3, #33	; 0x21
 800cb98:	d11d      	bne.n	800cbd6 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	685a      	ldr	r2, [r3, #4]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800cba8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	681a      	ldr	r2, [r3, #0]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbb8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2220      	movs	r2, #32
 800cbc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f7ff fe49 	bl	800c868 <HAL_I2C_MemTxCpltCallback>
}
 800cbd6:	bf00      	nop
 800cbd8:	3710      	adds	r7, #16
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}

0800cbde <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800cbde:	b580      	push	{r7, lr}
 800cbe0:	b084      	sub	sp, #16
 800cbe2:	af00      	add	r7, sp, #0
 800cbe4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cbec:	b2db      	uxtb	r3, r3
 800cbee:	2b22      	cmp	r3, #34	; 0x22
 800cbf0:	f040 80a2 	bne.w	800cd38 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	2b03      	cmp	r3, #3
 800cc00:	d921      	bls.n	800cc46 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	691a      	ldr	r2, [r3, #16]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc0c:	b2d2      	uxtb	r2, r2
 800cc0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc14:	1c5a      	adds	r2, r3, #1
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc1e:	b29b      	uxth	r3, r3
 800cc20:	3b01      	subs	r3, #1
 800cc22:	b29a      	uxth	r2, r3
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc2c:	b29b      	uxth	r3, r3
 800cc2e:	2b03      	cmp	r3, #3
 800cc30:	f040 8082 	bne.w	800cd38 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	685a      	ldr	r2, [r3, #4]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cc42:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800cc44:	e078      	b.n	800cd38 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc4a:	2b02      	cmp	r3, #2
 800cc4c:	d074      	beq.n	800cd38 <I2C_MasterReceive_RXNE+0x15a>
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	2b01      	cmp	r3, #1
 800cc52:	d002      	beq.n	800cc5a <I2C_MasterReceive_RXNE+0x7c>
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d16e      	bne.n	800cd38 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f001 f92a 	bl	800deb4 <I2C_WaitOnSTOPRequestThroughIT>
 800cc60:	4603      	mov	r3, r0
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d142      	bne.n	800ccec <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cc74:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	685a      	ldr	r2, [r3, #4]
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800cc84:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	691a      	ldr	r2, [r3, #16]
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc90:	b2d2      	uxtb	r2, r2
 800cc92:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc98:	1c5a      	adds	r2, r3, #1
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cca2:	b29b      	uxth	r3, r3
 800cca4:	3b01      	subs	r3, #1
 800cca6:	b29a      	uxth	r2, r3
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2220      	movs	r2, #32
 800ccb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ccba:	b2db      	uxtb	r3, r3
 800ccbc:	2b40      	cmp	r3, #64	; 0x40
 800ccbe:	d10a      	bne.n	800ccd6 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2200      	movs	r2, #0
 800cccc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f7ff fdd4 	bl	800c87c <HAL_I2C_MemRxCpltCallback>
}
 800ccd4:	e030      	b.n	800cd38 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2212      	movs	r2, #18
 800cce2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800cce4:	6878      	ldr	r0, [r7, #4]
 800cce6:	f7f9 ff97 	bl	8006c18 <HAL_I2C_MasterRxCpltCallback>
}
 800ccea:	e025      	b.n	800cd38 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	685a      	ldr	r2, [r3, #4]
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ccfa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	691a      	ldr	r2, [r3, #16]
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd06:	b2d2      	uxtb	r2, r2
 800cd08:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd0e:	1c5a      	adds	r2, r3, #1
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd18:	b29b      	uxth	r3, r3
 800cd1a:	3b01      	subs	r3, #1
 800cd1c:	b29a      	uxth	r2, r3
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2220      	movs	r2, #32
 800cd26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f7ff fdac 	bl	800c890 <HAL_I2C_ErrorCallback>
}
 800cd38:	bf00      	nop
 800cd3a:	3710      	adds	r7, #16
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd4c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd52:	b29b      	uxth	r3, r3
 800cd54:	2b04      	cmp	r3, #4
 800cd56:	d11b      	bne.n	800cd90 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	685a      	ldr	r2, [r3, #4]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cd66:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	691a      	ldr	r2, [r3, #16]
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd72:	b2d2      	uxtb	r2, r2
 800cd74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd7a:	1c5a      	adds	r2, r3, #1
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	3b01      	subs	r3, #1
 800cd88:	b29a      	uxth	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800cd8e:	e0bd      	b.n	800cf0c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd94:	b29b      	uxth	r3, r3
 800cd96:	2b03      	cmp	r3, #3
 800cd98:	d129      	bne.n	800cdee <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	685a      	ldr	r2, [r3, #4]
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cda8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	2b04      	cmp	r3, #4
 800cdae:	d00a      	beq.n	800cdc6 <I2C_MasterReceive_BTF+0x86>
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	2b02      	cmp	r3, #2
 800cdb4:	d007      	beq.n	800cdc6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	681a      	ldr	r2, [r3, #0]
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cdc4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	691a      	ldr	r2, [r3, #16]
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdd0:	b2d2      	uxtb	r2, r2
 800cdd2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdd8:	1c5a      	adds	r2, r3, #1
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	3b01      	subs	r3, #1
 800cde6:	b29a      	uxth	r2, r3
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800cdec:	e08e      	b.n	800cf0c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	2b02      	cmp	r3, #2
 800cdf6:	d176      	bne.n	800cee6 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	2b01      	cmp	r3, #1
 800cdfc:	d002      	beq.n	800ce04 <I2C_MasterReceive_BTF+0xc4>
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2b10      	cmp	r3, #16
 800ce02:	d108      	bne.n	800ce16 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	681a      	ldr	r2, [r3, #0]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ce12:	601a      	str	r2, [r3, #0]
 800ce14:	e019      	b.n	800ce4a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	2b04      	cmp	r3, #4
 800ce1a:	d002      	beq.n	800ce22 <I2C_MasterReceive_BTF+0xe2>
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2b02      	cmp	r3, #2
 800ce20:	d108      	bne.n	800ce34 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	681a      	ldr	r2, [r3, #0]
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ce30:	601a      	str	r2, [r3, #0]
 800ce32:	e00a      	b.n	800ce4a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	2b10      	cmp	r3, #16
 800ce38:	d007      	beq.n	800ce4a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	681a      	ldr	r2, [r3, #0]
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ce48:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	691a      	ldr	r2, [r3, #16]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce54:	b2d2      	uxtb	r2, r2
 800ce56:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce5c:	1c5a      	adds	r2, r3, #1
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ce66:	b29b      	uxth	r3, r3
 800ce68:	3b01      	subs	r3, #1
 800ce6a:	b29a      	uxth	r2, r3
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	691a      	ldr	r2, [r3, #16]
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce7a:	b2d2      	uxtb	r2, r2
 800ce7c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce82:	1c5a      	adds	r2, r3, #1
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ce8c:	b29b      	uxth	r3, r3
 800ce8e:	3b01      	subs	r3, #1
 800ce90:	b29a      	uxth	r2, r3
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	685a      	ldr	r2, [r3, #4]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800cea4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	2220      	movs	r2, #32
 800ceaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ceb4:	b2db      	uxtb	r3, r3
 800ceb6:	2b40      	cmp	r3, #64	; 0x40
 800ceb8:	d10a      	bne.n	800ced0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2200      	movs	r2, #0
 800cebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2200      	movs	r2, #0
 800cec6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f7ff fcd7 	bl	800c87c <HAL_I2C_MemRxCpltCallback>
}
 800cece:	e01d      	b.n	800cf0c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2200      	movs	r2, #0
 800ced4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2212      	movs	r2, #18
 800cedc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800cede:	6878      	ldr	r0, [r7, #4]
 800cee0:	f7f9 fe9a 	bl	8006c18 <HAL_I2C_MasterRxCpltCallback>
}
 800cee4:	e012      	b.n	800cf0c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	691a      	ldr	r2, [r3, #16]
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cef0:	b2d2      	uxtb	r2, r2
 800cef2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cef8:	1c5a      	adds	r2, r3, #1
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf02:	b29b      	uxth	r3, r3
 800cf04:	3b01      	subs	r3, #1
 800cf06:	b29a      	uxth	r2, r3
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800cf0c:	bf00      	nop
 800cf0e:	3710      	adds	r7, #16
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}

0800cf14 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b083      	sub	sp, #12
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cf22:	b2db      	uxtb	r3, r3
 800cf24:	2b40      	cmp	r3, #64	; 0x40
 800cf26:	d117      	bne.n	800cf58 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d109      	bne.n	800cf44 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf34:	b2db      	uxtb	r3, r3
 800cf36:	461a      	mov	r2, r3
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800cf40:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800cf42:	e067      	b.n	800d014 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf48:	b2db      	uxtb	r3, r3
 800cf4a:	f043 0301 	orr.w	r3, r3, #1
 800cf4e:	b2da      	uxtb	r2, r3
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	611a      	str	r2, [r3, #16]
}
 800cf56:	e05d      	b.n	800d014 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	691b      	ldr	r3, [r3, #16]
 800cf5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cf60:	d133      	bne.n	800cfca <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf68:	b2db      	uxtb	r3, r3
 800cf6a:	2b21      	cmp	r3, #33	; 0x21
 800cf6c:	d109      	bne.n	800cf82 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf72:	b2db      	uxtb	r3, r3
 800cf74:	461a      	mov	r2, r3
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800cf7e:	611a      	str	r2, [r3, #16]
 800cf80:	e008      	b.n	800cf94 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf86:	b2db      	uxtb	r3, r3
 800cf88:	f043 0301 	orr.w	r3, r3, #1
 800cf8c:	b2da      	uxtb	r2, r3
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d004      	beq.n	800cfa6 <I2C_Master_SB+0x92>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d108      	bne.n	800cfb8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d032      	beq.n	800d014 <I2C_Master_SB+0x100>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d02d      	beq.n	800d014 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	685a      	ldr	r2, [r3, #4]
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cfc6:	605a      	str	r2, [r3, #4]
}
 800cfc8:	e024      	b.n	800d014 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d10e      	bne.n	800cff0 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cfd6:	b29b      	uxth	r3, r3
 800cfd8:	11db      	asrs	r3, r3, #7
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	f003 0306 	and.w	r3, r3, #6
 800cfe0:	b2db      	uxtb	r3, r3
 800cfe2:	f063 030f 	orn	r3, r3, #15
 800cfe6:	b2da      	uxtb	r2, r3
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	611a      	str	r2, [r3, #16]
}
 800cfee:	e011      	b.n	800d014 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d10d      	bne.n	800d014 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	11db      	asrs	r3, r3, #7
 800d000:	b2db      	uxtb	r3, r3
 800d002:	f003 0306 	and.w	r3, r3, #6
 800d006:	b2db      	uxtb	r3, r3
 800d008:	f063 030e 	orn	r3, r3, #14
 800d00c:	b2da      	uxtb	r2, r3
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	611a      	str	r2, [r3, #16]
}
 800d014:	bf00      	nop
 800d016:	370c      	adds	r7, #12
 800d018:	46bd      	mov	sp, r7
 800d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01e:	4770      	bx	lr

0800d020 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800d020:	b480      	push	{r7}
 800d022:	b083      	sub	sp, #12
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d02c:	b2da      	uxtb	r2, r3
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d103      	bne.n	800d044 <I2C_Master_ADD10+0x24>
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d040:	2b00      	cmp	r3, #0
 800d042:	d011      	beq.n	800d068 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d104      	bne.n	800d058 <I2C_Master_ADD10+0x38>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d054:	2b00      	cmp	r3, #0
 800d056:	d007      	beq.n	800d068 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	685a      	ldr	r2, [r3, #4]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d066:	605a      	str	r2, [r3, #4]
    }
  }
}
 800d068:	bf00      	nop
 800d06a:	370c      	adds	r7, #12
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr

0800d074 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800d074:	b480      	push	{r7}
 800d076:	b091      	sub	sp, #68	; 0x44
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d082:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d08a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d090:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d098:	b2db      	uxtb	r3, r3
 800d09a:	2b22      	cmp	r3, #34	; 0x22
 800d09c:	f040 8169 	bne.w	800d372 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d10f      	bne.n	800d0c8 <I2C_Master_ADDR+0x54>
 800d0a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d0ac:	2b40      	cmp	r3, #64	; 0x40
 800d0ae:	d10b      	bne.n	800d0c8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	633b      	str	r3, [r7, #48]	; 0x30
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	695b      	ldr	r3, [r3, #20]
 800d0ba:	633b      	str	r3, [r7, #48]	; 0x30
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	699b      	ldr	r3, [r3, #24]
 800d0c2:	633b      	str	r3, [r7, #48]	; 0x30
 800d0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0c6:	e160      	b.n	800d38a <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d11d      	bne.n	800d10c <I2C_Master_ADDR+0x98>
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	691b      	ldr	r3, [r3, #16]
 800d0d4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800d0d8:	d118      	bne.n	800d10c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d0da:	2300      	movs	r3, #0
 800d0dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	695b      	ldr	r3, [r3, #20]
 800d0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	699b      	ldr	r3, [r3, #24]
 800d0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	681a      	ldr	r2, [r3, #0]
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d0fe:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d104:	1c5a      	adds	r2, r3, #1
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	651a      	str	r2, [r3, #80]	; 0x50
 800d10a:	e13e      	b.n	800d38a <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d110:	b29b      	uxth	r3, r3
 800d112:	2b00      	cmp	r3, #0
 800d114:	d113      	bne.n	800d13e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d116:	2300      	movs	r3, #0
 800d118:	62bb      	str	r3, [r7, #40]	; 0x28
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	695b      	ldr	r3, [r3, #20]
 800d120:	62bb      	str	r3, [r7, #40]	; 0x28
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	699b      	ldr	r3, [r3, #24]
 800d128:	62bb      	str	r3, [r7, #40]	; 0x28
 800d12a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d13a:	601a      	str	r2, [r3, #0]
 800d13c:	e115      	b.n	800d36a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d142:	b29b      	uxth	r3, r3
 800d144:	2b01      	cmp	r3, #1
 800d146:	f040 808a 	bne.w	800d25e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800d14a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d14c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d150:	d137      	bne.n	800d1c2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	681a      	ldr	r2, [r3, #0]
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d160:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	685b      	ldr	r3, [r3, #4]
 800d168:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d16c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d170:	d113      	bne.n	800d19a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d180:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d182:	2300      	movs	r3, #0
 800d184:	627b      	str	r3, [r7, #36]	; 0x24
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	695b      	ldr	r3, [r3, #20]
 800d18c:	627b      	str	r3, [r7, #36]	; 0x24
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	699b      	ldr	r3, [r3, #24]
 800d194:	627b      	str	r3, [r7, #36]	; 0x24
 800d196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d198:	e0e7      	b.n	800d36a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d19a:	2300      	movs	r3, #0
 800d19c:	623b      	str	r3, [r7, #32]
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	695b      	ldr	r3, [r3, #20]
 800d1a4:	623b      	str	r3, [r7, #32]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	699b      	ldr	r3, [r3, #24]
 800d1ac:	623b      	str	r3, [r7, #32]
 800d1ae:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	681a      	ldr	r2, [r3, #0]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d1be:	601a      	str	r2, [r3, #0]
 800d1c0:	e0d3      	b.n	800d36a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800d1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1c4:	2b08      	cmp	r3, #8
 800d1c6:	d02e      	beq.n	800d226 <I2C_Master_ADDR+0x1b2>
 800d1c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ca:	2b20      	cmp	r3, #32
 800d1cc:	d02b      	beq.n	800d226 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800d1ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1d0:	2b12      	cmp	r3, #18
 800d1d2:	d102      	bne.n	800d1da <I2C_Master_ADDR+0x166>
 800d1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1d6:	2b01      	cmp	r3, #1
 800d1d8:	d125      	bne.n	800d226 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800d1da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1dc:	2b04      	cmp	r3, #4
 800d1de:	d00e      	beq.n	800d1fe <I2C_Master_ADDR+0x18a>
 800d1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1e2:	2b02      	cmp	r3, #2
 800d1e4:	d00b      	beq.n	800d1fe <I2C_Master_ADDR+0x18a>
 800d1e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1e8:	2b10      	cmp	r3, #16
 800d1ea:	d008      	beq.n	800d1fe <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	681a      	ldr	r2, [r3, #0]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d1fa:	601a      	str	r2, [r3, #0]
 800d1fc:	e007      	b.n	800d20e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	681a      	ldr	r2, [r3, #0]
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d20c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d20e:	2300      	movs	r3, #0
 800d210:	61fb      	str	r3, [r7, #28]
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	695b      	ldr	r3, [r3, #20]
 800d218:	61fb      	str	r3, [r7, #28]
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	699b      	ldr	r3, [r3, #24]
 800d220:	61fb      	str	r3, [r7, #28]
 800d222:	69fb      	ldr	r3, [r7, #28]
 800d224:	e0a1      	b.n	800d36a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	681a      	ldr	r2, [r3, #0]
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d234:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d236:	2300      	movs	r3, #0
 800d238:	61bb      	str	r3, [r7, #24]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	695b      	ldr	r3, [r3, #20]
 800d240:	61bb      	str	r3, [r7, #24]
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	699b      	ldr	r3, [r3, #24]
 800d248:	61bb      	str	r3, [r7, #24]
 800d24a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	681a      	ldr	r2, [r3, #0]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d25a:	601a      	str	r2, [r3, #0]
 800d25c:	e085      	b.n	800d36a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d262:	b29b      	uxth	r3, r3
 800d264:	2b02      	cmp	r3, #2
 800d266:	d14d      	bne.n	800d304 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800d268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d26a:	2b04      	cmp	r3, #4
 800d26c:	d016      	beq.n	800d29c <I2C_Master_ADDR+0x228>
 800d26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d270:	2b02      	cmp	r3, #2
 800d272:	d013      	beq.n	800d29c <I2C_Master_ADDR+0x228>
 800d274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d276:	2b10      	cmp	r3, #16
 800d278:	d010      	beq.n	800d29c <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	681a      	ldr	r2, [r3, #0]
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d288:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	681a      	ldr	r2, [r3, #0]
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d298:	601a      	str	r2, [r3, #0]
 800d29a:	e007      	b.n	800d2ac <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	681a      	ldr	r2, [r3, #0]
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d2aa:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	685b      	ldr	r3, [r3, #4]
 800d2b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d2b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d2ba:	d117      	bne.n	800d2ec <I2C_Master_ADDR+0x278>
 800d2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2be:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d2c2:	d00b      	beq.n	800d2dc <I2C_Master_ADDR+0x268>
 800d2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2c6:	2b01      	cmp	r3, #1
 800d2c8:	d008      	beq.n	800d2dc <I2C_Master_ADDR+0x268>
 800d2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2cc:	2b08      	cmp	r3, #8
 800d2ce:	d005      	beq.n	800d2dc <I2C_Master_ADDR+0x268>
 800d2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d2:	2b10      	cmp	r3, #16
 800d2d4:	d002      	beq.n	800d2dc <I2C_Master_ADDR+0x268>
 800d2d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d8:	2b20      	cmp	r3, #32
 800d2da:	d107      	bne.n	800d2ec <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	685a      	ldr	r2, [r3, #4]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d2ea:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	617b      	str	r3, [r7, #20]
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	695b      	ldr	r3, [r3, #20]
 800d2f6:	617b      	str	r3, [r7, #20]
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	699b      	ldr	r3, [r3, #24]
 800d2fe:	617b      	str	r3, [r7, #20]
 800d300:	697b      	ldr	r3, [r7, #20]
 800d302:	e032      	b.n	800d36a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d312:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	685b      	ldr	r3, [r3, #4]
 800d31a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d31e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d322:	d117      	bne.n	800d354 <I2C_Master_ADDR+0x2e0>
 800d324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d326:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d32a:	d00b      	beq.n	800d344 <I2C_Master_ADDR+0x2d0>
 800d32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d32e:	2b01      	cmp	r3, #1
 800d330:	d008      	beq.n	800d344 <I2C_Master_ADDR+0x2d0>
 800d332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d334:	2b08      	cmp	r3, #8
 800d336:	d005      	beq.n	800d344 <I2C_Master_ADDR+0x2d0>
 800d338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d33a:	2b10      	cmp	r3, #16
 800d33c:	d002      	beq.n	800d344 <I2C_Master_ADDR+0x2d0>
 800d33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d340:	2b20      	cmp	r3, #32
 800d342:	d107      	bne.n	800d354 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	685a      	ldr	r2, [r3, #4]
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d352:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d354:	2300      	movs	r3, #0
 800d356:	613b      	str	r3, [r7, #16]
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	695b      	ldr	r3, [r3, #20]
 800d35e:	613b      	str	r3, [r7, #16]
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	699b      	ldr	r3, [r3, #24]
 800d366:	613b      	str	r3, [r7, #16]
 800d368:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2200      	movs	r2, #0
 800d36e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800d370:	e00b      	b.n	800d38a <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d372:	2300      	movs	r3, #0
 800d374:	60fb      	str	r3, [r7, #12]
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	695b      	ldr	r3, [r3, #20]
 800d37c:	60fb      	str	r3, [r7, #12]
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	699b      	ldr	r3, [r3, #24]
 800d384:	60fb      	str	r3, [r7, #12]
 800d386:	68fb      	ldr	r3, [r7, #12]
}
 800d388:	e7ff      	b.n	800d38a <I2C_Master_ADDR+0x316>
 800d38a:	bf00      	nop
 800d38c:	3744      	adds	r7, #68	; 0x44
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr

0800d396 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b084      	sub	sp, #16
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3a4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3aa:	b29b      	uxth	r3, r3
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d02b      	beq.n	800d408 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3b4:	781a      	ldrb	r2, [r3, #0]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3c0:	1c5a      	adds	r2, r3, #1
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3ca:	b29b      	uxth	r3, r3
 800d3cc:	3b01      	subs	r3, #1
 800d3ce:	b29a      	uxth	r2, r3
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3d8:	b29b      	uxth	r3, r3
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d114      	bne.n	800d408 <I2C_SlaveTransmit_TXE+0x72>
 800d3de:	7bfb      	ldrb	r3, [r7, #15]
 800d3e0:	2b29      	cmp	r3, #41	; 0x29
 800d3e2:	d111      	bne.n	800d408 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	685a      	ldr	r2, [r3, #4]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d3f2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2221      	movs	r2, #33	; 0x21
 800d3f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2228      	movs	r2, #40	; 0x28
 800d3fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	f7ff fa04 	bl	800c810 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800d408:	bf00      	nop
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800d410:	b480      	push	{r7}
 800d412:	b083      	sub	sp, #12
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d41c:	b29b      	uxth	r3, r3
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d011      	beq.n	800d446 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d426:	781a      	ldrb	r2, [r3, #0]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d432:	1c5a      	adds	r2, r3, #1
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d43c:	b29b      	uxth	r3, r3
 800d43e:	3b01      	subs	r3, #1
 800d440:	b29a      	uxth	r2, r3
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800d446:	bf00      	nop
 800d448:	370c      	adds	r7, #12
 800d44a:	46bd      	mov	sp, r7
 800d44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d450:	4770      	bx	lr

0800d452 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800d452:	b580      	push	{r7, lr}
 800d454:	b084      	sub	sp, #16
 800d456:	af00      	add	r7, sp, #0
 800d458:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d460:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d466:	b29b      	uxth	r3, r3
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d02c      	beq.n	800d4c6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	691a      	ldr	r2, [r3, #16]
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d476:	b2d2      	uxtb	r2, r2
 800d478:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d47e:	1c5a      	adds	r2, r3, #1
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d488:	b29b      	uxth	r3, r3
 800d48a:	3b01      	subs	r3, #1
 800d48c:	b29a      	uxth	r2, r3
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d496:	b29b      	uxth	r3, r3
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d114      	bne.n	800d4c6 <I2C_SlaveReceive_RXNE+0x74>
 800d49c:	7bfb      	ldrb	r3, [r7, #15]
 800d49e:	2b2a      	cmp	r3, #42	; 0x2a
 800d4a0:	d111      	bne.n	800d4c6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	685a      	ldr	r2, [r3, #4]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d4b0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	2222      	movs	r2, #34	; 0x22
 800d4b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2228      	movs	r2, #40	; 0x28
 800d4bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	f7ff f9af 	bl	800c824 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800d4c6:	bf00      	nop
 800d4c8:	3710      	adds	r7, #16
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}

0800d4ce <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800d4ce:	b480      	push	{r7}
 800d4d0:	b083      	sub	sp, #12
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d4da:	b29b      	uxth	r3, r3
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d012      	beq.n	800d506 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	691a      	ldr	r2, [r3, #16]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4ea:	b2d2      	uxtb	r2, r2
 800d4ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4f2:	1c5a      	adds	r2, r3, #1
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	3b01      	subs	r3, #1
 800d500:	b29a      	uxth	r2, r3
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800d506:	bf00      	nop
 800d508:	370c      	adds	r7, #12
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr

0800d512 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800d512:	b580      	push	{r7, lr}
 800d514:	b084      	sub	sp, #16
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800d51c:	2300      	movs	r3, #0
 800d51e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d526:	b2db      	uxtb	r3, r3
 800d528:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800d52c:	2b28      	cmp	r3, #40	; 0x28
 800d52e:	d127      	bne.n	800d580 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	685a      	ldr	r2, [r3, #4]
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d53e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	089b      	lsrs	r3, r3, #2
 800d544:	f003 0301 	and.w	r3, r3, #1
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d101      	bne.n	800d550 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800d54c:	2301      	movs	r3, #1
 800d54e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	09db      	lsrs	r3, r3, #7
 800d554:	f003 0301 	and.w	r3, r3, #1
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d103      	bne.n	800d564 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	68db      	ldr	r3, [r3, #12]
 800d560:	81bb      	strh	r3, [r7, #12]
 800d562:	e002      	b.n	800d56a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	699b      	ldr	r3, [r3, #24]
 800d568:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	2200      	movs	r2, #0
 800d56e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800d572:	89ba      	ldrh	r2, [r7, #12]
 800d574:	7bfb      	ldrb	r3, [r7, #15]
 800d576:	4619      	mov	r1, r3
 800d578:	6878      	ldr	r0, [r7, #4]
 800d57a:	f7ff f95d 	bl	800c838 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800d57e:	e008      	b.n	800d592 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f06f 0202 	mvn.w	r2, #2
 800d588:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2200      	movs	r2, #0
 800d58e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800d592:	bf00      	nop
 800d594:	3710      	adds	r7, #16
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
	...

0800d59c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b084      	sub	sp, #16
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d5aa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	685a      	ldr	r2, [r3, #4]
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800d5ba:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800d5bc:	2300      	movs	r3, #0
 800d5be:	60bb      	str	r3, [r7, #8]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	695b      	ldr	r3, [r3, #20]
 800d5c6:	60bb      	str	r3, [r7, #8]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	f042 0201 	orr.w	r2, r2, #1
 800d5d6:	601a      	str	r2, [r3, #0]
 800d5d8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	681a      	ldr	r2, [r3, #0]
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d5e8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	685b      	ldr	r3, [r3, #4]
 800d5f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d5f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d5f8:	d172      	bne.n	800d6e0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800d5fa:	7bfb      	ldrb	r3, [r7, #15]
 800d5fc:	2b22      	cmp	r3, #34	; 0x22
 800d5fe:	d002      	beq.n	800d606 <I2C_Slave_STOPF+0x6a>
 800d600:	7bfb      	ldrb	r3, [r7, #15]
 800d602:	2b2a      	cmp	r3, #42	; 0x2a
 800d604:	d135      	bne.n	800d672 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	685b      	ldr	r3, [r3, #4]
 800d60e:	b29a      	uxth	r2, r3
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d618:	b29b      	uxth	r3, r3
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d005      	beq.n	800d62a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d622:	f043 0204 	orr.w	r2, r3, #4
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	685a      	ldr	r2, [r3, #4]
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d638:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d63e:	4618      	mov	r0, r3
 800d640:	f7fd fdae 	bl	800b1a0 <HAL_DMA_GetState>
 800d644:	4603      	mov	r3, r0
 800d646:	2b01      	cmp	r3, #1
 800d648:	d049      	beq.n	800d6de <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d64e:	4a69      	ldr	r2, [pc, #420]	; (800d7f4 <I2C_Slave_STOPF+0x258>)
 800d650:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d656:	4618      	mov	r0, r3
 800d658:	f7fd fbf6 	bl	800ae48 <HAL_DMA_Abort_IT>
 800d65c:	4603      	mov	r3, r0
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d03d      	beq.n	800d6de <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d668:	687a      	ldr	r2, [r7, #4]
 800d66a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d66c:	4610      	mov	r0, r2
 800d66e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d670:	e035      	b.n	800d6de <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	685b      	ldr	r3, [r3, #4]
 800d67a:	b29a      	uxth	r2, r3
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d684:	b29b      	uxth	r3, r3
 800d686:	2b00      	cmp	r3, #0
 800d688:	d005      	beq.n	800d696 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d68e:	f043 0204 	orr.w	r2, r3, #4
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	685a      	ldr	r2, [r3, #4]
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d6a4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fd fd78 	bl	800b1a0 <HAL_DMA_GetState>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	2b01      	cmp	r3, #1
 800d6b4:	d014      	beq.n	800d6e0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6ba:	4a4e      	ldr	r2, [pc, #312]	; (800d7f4 <I2C_Slave_STOPF+0x258>)
 800d6bc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f7fd fbc0 	bl	800ae48 <HAL_DMA_Abort_IT>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d008      	beq.n	800d6e0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6d4:	687a      	ldr	r2, [r7, #4]
 800d6d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d6d8:	4610      	mov	r0, r2
 800d6da:	4798      	blx	r3
 800d6dc:	e000      	b.n	800d6e0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d6de:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d03e      	beq.n	800d768 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	695b      	ldr	r3, [r3, #20]
 800d6f0:	f003 0304 	and.w	r3, r3, #4
 800d6f4:	2b04      	cmp	r3, #4
 800d6f6:	d112      	bne.n	800d71e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	691a      	ldr	r2, [r3, #16]
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d702:	b2d2      	uxtb	r2, r2
 800d704:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d70a:	1c5a      	adds	r2, r3, #1
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d714:	b29b      	uxth	r3, r3
 800d716:	3b01      	subs	r3, #1
 800d718:	b29a      	uxth	r2, r3
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	695b      	ldr	r3, [r3, #20]
 800d724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d728:	2b40      	cmp	r3, #64	; 0x40
 800d72a:	d112      	bne.n	800d752 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	691a      	ldr	r2, [r3, #16]
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d736:	b2d2      	uxtb	r2, r2
 800d738:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d73e:	1c5a      	adds	r2, r3, #1
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d748:	b29b      	uxth	r3, r3
 800d74a:	3b01      	subs	r3, #1
 800d74c:	b29a      	uxth	r2, r3
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d756:	b29b      	uxth	r3, r3
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d005      	beq.n	800d768 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d760:	f043 0204 	orr.w	r2, r3, #4
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d003      	beq.n	800d778 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f000 f8b3 	bl	800d8dc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800d776:	e039      	b.n	800d7ec <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800d778:	7bfb      	ldrb	r3, [r7, #15]
 800d77a:	2b2a      	cmp	r3, #42	; 0x2a
 800d77c:	d109      	bne.n	800d792 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2200      	movs	r2, #0
 800d782:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2228      	movs	r2, #40	; 0x28
 800d788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f7ff f849 	bl	800c824 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	2b28      	cmp	r3, #40	; 0x28
 800d79c:	d111      	bne.n	800d7c2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	4a15      	ldr	r2, [pc, #84]	; (800d7f8 <I2C_Slave_STOPF+0x25c>)
 800d7a2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	2220      	movs	r2, #32
 800d7ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	f7ff f84a 	bl	800c854 <HAL_I2C_ListenCpltCallback>
}
 800d7c0:	e014      	b.n	800d7ec <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7c6:	2b22      	cmp	r3, #34	; 0x22
 800d7c8:	d002      	beq.n	800d7d0 <I2C_Slave_STOPF+0x234>
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
 800d7cc:	2b22      	cmp	r3, #34	; 0x22
 800d7ce:	d10d      	bne.n	800d7ec <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2220      	movs	r2, #32
 800d7da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800d7e6:	6878      	ldr	r0, [r7, #4]
 800d7e8:	f7ff f81c 	bl	800c824 <HAL_I2C_SlaveRxCpltCallback>
}
 800d7ec:	bf00      	nop
 800d7ee:	3710      	adds	r7, #16
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}
 800d7f4:	0800dd65 	.word	0x0800dd65
 800d7f8:	ffff0000 	.word	0xffff0000

0800d7fc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b084      	sub	sp, #16
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d80a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d810:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800d812:	68bb      	ldr	r3, [r7, #8]
 800d814:	2b08      	cmp	r3, #8
 800d816:	d002      	beq.n	800d81e <I2C_Slave_AF+0x22>
 800d818:	68bb      	ldr	r3, [r7, #8]
 800d81a:	2b20      	cmp	r3, #32
 800d81c:	d129      	bne.n	800d872 <I2C_Slave_AF+0x76>
 800d81e:	7bfb      	ldrb	r3, [r7, #15]
 800d820:	2b28      	cmp	r3, #40	; 0x28
 800d822:	d126      	bne.n	800d872 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	4a2c      	ldr	r2, [pc, #176]	; (800d8d8 <I2C_Slave_AF+0xdc>)
 800d828:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	685a      	ldr	r2, [r3, #4]
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800d838:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d842:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	681a      	ldr	r2, [r3, #0]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d852:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2200      	movs	r2, #0
 800d858:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2220      	movs	r2, #32
 800d85e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2200      	movs	r2, #0
 800d866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800d86a:	6878      	ldr	r0, [r7, #4]
 800d86c:	f7fe fff2 	bl	800c854 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800d870:	e02e      	b.n	800d8d0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800d872:	7bfb      	ldrb	r3, [r7, #15]
 800d874:	2b21      	cmp	r3, #33	; 0x21
 800d876:	d126      	bne.n	800d8c6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	4a17      	ldr	r2, [pc, #92]	; (800d8d8 <I2C_Slave_AF+0xdc>)
 800d87c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2221      	movs	r2, #33	; 0x21
 800d882:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2220      	movs	r2, #32
 800d888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2200      	movs	r2, #0
 800d890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	685a      	ldr	r2, [r3, #4]
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800d8a2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d8ac:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	681a      	ldr	r2, [r3, #0]
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d8bc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f7fe ffa6 	bl	800c810 <HAL_I2C_SlaveTxCpltCallback>
}
 800d8c4:	e004      	b.n	800d8d0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d8ce:	615a      	str	r2, [r3, #20]
}
 800d8d0:	bf00      	nop
 800d8d2:	3710      	adds	r7, #16
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}
 800d8d8:	ffff0000 	.word	0xffff0000

0800d8dc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b084      	sub	sp, #16
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d8ea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d8f2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800d8f4:	7bbb      	ldrb	r3, [r7, #14]
 800d8f6:	2b10      	cmp	r3, #16
 800d8f8:	d002      	beq.n	800d900 <I2C_ITError+0x24>
 800d8fa:	7bbb      	ldrb	r3, [r7, #14]
 800d8fc:	2b40      	cmp	r3, #64	; 0x40
 800d8fe:	d10a      	bne.n	800d916 <I2C_ITError+0x3a>
 800d900:	7bfb      	ldrb	r3, [r7, #15]
 800d902:	2b22      	cmp	r3, #34	; 0x22
 800d904:	d107      	bne.n	800d916 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	681a      	ldr	r2, [r3, #0]
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d914:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800d916:	7bfb      	ldrb	r3, [r7, #15]
 800d918:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800d91c:	2b28      	cmp	r3, #40	; 0x28
 800d91e:	d107      	bne.n	800d930 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2200      	movs	r2, #0
 800d924:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2228      	movs	r2, #40	; 0x28
 800d92a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800d92e:	e015      	b.n	800d95c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	685b      	ldr	r3, [r3, #4]
 800d936:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d93a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d93e:	d00a      	beq.n	800d956 <I2C_ITError+0x7a>
 800d940:	7bfb      	ldrb	r3, [r7, #15]
 800d942:	2b60      	cmp	r3, #96	; 0x60
 800d944:	d007      	beq.n	800d956 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2220      	movs	r2, #32
 800d94a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2200      	movs	r2, #0
 800d952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2200      	movs	r2, #0
 800d95a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	685b      	ldr	r3, [r3, #4]
 800d962:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d96a:	d162      	bne.n	800da32 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	685a      	ldr	r2, [r3, #4]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d97a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d980:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800d984:	b2db      	uxtb	r3, r3
 800d986:	2b01      	cmp	r3, #1
 800d988:	d020      	beq.n	800d9cc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d98e:	4a6a      	ldr	r2, [pc, #424]	; (800db38 <I2C_ITError+0x25c>)
 800d990:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d996:	4618      	mov	r0, r3
 800d998:	f7fd fa56 	bl	800ae48 <HAL_DMA_Abort_IT>
 800d99c:	4603      	mov	r3, r0
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	f000 8089 	beq.w	800dab6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	681a      	ldr	r2, [r3, #0]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f022 0201 	bic.w	r2, r2, #1
 800d9b2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2220      	movs	r2, #32
 800d9b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9c2:	687a      	ldr	r2, [r7, #4]
 800d9c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d9c6:	4610      	mov	r0, r2
 800d9c8:	4798      	blx	r3
 800d9ca:	e074      	b.n	800dab6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9d0:	4a59      	ldr	r2, [pc, #356]	; (800db38 <I2C_ITError+0x25c>)
 800d9d2:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7fd fa35 	bl	800ae48 <HAL_DMA_Abort_IT>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d068      	beq.n	800dab6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	695b      	ldr	r3, [r3, #20]
 800d9ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9ee:	2b40      	cmp	r3, #64	; 0x40
 800d9f0:	d10b      	bne.n	800da0a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	691a      	ldr	r2, [r3, #16]
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9fc:	b2d2      	uxtb	r2, r2
 800d9fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da04:	1c5a      	adds	r2, r3, #1
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f022 0201 	bic.w	r2, r2, #1
 800da18:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	2220      	movs	r2, #32
 800da1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da28:	687a      	ldr	r2, [r7, #4]
 800da2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800da2c:	4610      	mov	r0, r2
 800da2e:	4798      	blx	r3
 800da30:	e041      	b.n	800dab6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da38:	b2db      	uxtb	r3, r3
 800da3a:	2b60      	cmp	r3, #96	; 0x60
 800da3c:	d125      	bne.n	800da8a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2220      	movs	r2, #32
 800da42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2200      	movs	r2, #0
 800da4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	695b      	ldr	r3, [r3, #20]
 800da52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da56:	2b40      	cmp	r3, #64	; 0x40
 800da58:	d10b      	bne.n	800da72 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	691a      	ldr	r2, [r3, #16]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da64:	b2d2      	uxtb	r2, r2
 800da66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da6c:	1c5a      	adds	r2, r3, #1
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	681a      	ldr	r2, [r3, #0]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	f022 0201 	bic.w	r2, r2, #1
 800da80:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f7fe ff0e 	bl	800c8a4 <HAL_I2C_AbortCpltCallback>
 800da88:	e015      	b.n	800dab6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	695b      	ldr	r3, [r3, #20]
 800da90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da94:	2b40      	cmp	r3, #64	; 0x40
 800da96:	d10b      	bne.n	800dab0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	691a      	ldr	r2, [r3, #16]
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daa2:	b2d2      	uxtb	r2, r2
 800daa4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daaa:	1c5a      	adds	r2, r3, #1
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800dab0:	6878      	ldr	r0, [r7, #4]
 800dab2:	f7fe feed 	bl	800c890 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daba:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	f003 0301 	and.w	r3, r3, #1
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d10e      	bne.n	800dae4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800dac6:	68bb      	ldr	r3, [r7, #8]
 800dac8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d109      	bne.n	800dae4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800dad0:	68bb      	ldr	r3, [r7, #8]
 800dad2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d104      	bne.n	800dae4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800dada:	68bb      	ldr	r3, [r7, #8]
 800dadc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d007      	beq.n	800daf4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	685a      	ldr	r2, [r3, #4]
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800daf2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dafa:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db00:	f003 0304 	and.w	r3, r3, #4
 800db04:	2b04      	cmp	r3, #4
 800db06:	d113      	bne.n	800db30 <I2C_ITError+0x254>
 800db08:	7bfb      	ldrb	r3, [r7, #15]
 800db0a:	2b28      	cmp	r3, #40	; 0x28
 800db0c:	d110      	bne.n	800db30 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	4a0a      	ldr	r2, [pc, #40]	; (800db3c <I2C_ITError+0x260>)
 800db12:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2200      	movs	r2, #0
 800db18:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	2220      	movs	r2, #32
 800db1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	2200      	movs	r2, #0
 800db26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	f7fe fe92 	bl	800c854 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800db30:	bf00      	nop
 800db32:	3710      	adds	r7, #16
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}
 800db38:	0800dd65 	.word	0x0800dd65
 800db3c:	ffff0000 	.word	0xffff0000

0800db40 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800db40:	b580      	push	{r7, lr}
 800db42:	b086      	sub	sp, #24
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db4c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800db4e:	697b      	ldr	r3, [r7, #20]
 800db50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800db54:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800db56:	697b      	ldr	r3, [r7, #20]
 800db58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800db5c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db62:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	685a      	ldr	r2, [r3, #4]
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800db72:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d003      	beq.n	800db84 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800db7c:	697b      	ldr	r3, [r7, #20]
 800db7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db80:	2200      	movs	r2, #0
 800db82:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800db84:	697b      	ldr	r3, [r7, #20]
 800db86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d003      	beq.n	800db94 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800db8c:	697b      	ldr	r3, [r7, #20]
 800db8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db90:	2200      	movs	r2, #0
 800db92:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800db94:	7cfb      	ldrb	r3, [r7, #19]
 800db96:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800db9a:	2b21      	cmp	r3, #33	; 0x21
 800db9c:	d007      	beq.n	800dbae <I2C_DMAXferCplt+0x6e>
 800db9e:	7cfb      	ldrb	r3, [r7, #19]
 800dba0:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800dba4:	2b22      	cmp	r3, #34	; 0x22
 800dba6:	d131      	bne.n	800dc0c <I2C_DMAXferCplt+0xcc>
 800dba8:	7cbb      	ldrb	r3, [r7, #18]
 800dbaa:	2b20      	cmp	r3, #32
 800dbac:	d12e      	bne.n	800dc0c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800dbae:	697b      	ldr	r3, [r7, #20]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	685a      	ldr	r2, [r3, #4]
 800dbb4:	697b      	ldr	r3, [r7, #20]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dbbc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800dbbe:	697b      	ldr	r3, [r7, #20]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800dbc4:	7cfb      	ldrb	r3, [r7, #19]
 800dbc6:	2b29      	cmp	r3, #41	; 0x29
 800dbc8:	d10a      	bne.n	800dbe0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	2221      	movs	r2, #33	; 0x21
 800dbce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800dbd0:	697b      	ldr	r3, [r7, #20]
 800dbd2:	2228      	movs	r2, #40	; 0x28
 800dbd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800dbd8:	6978      	ldr	r0, [r7, #20]
 800dbda:	f7fe fe19 	bl	800c810 <HAL_I2C_SlaveTxCpltCallback>
 800dbde:	e00c      	b.n	800dbfa <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800dbe0:	7cfb      	ldrb	r3, [r7, #19]
 800dbe2:	2b2a      	cmp	r3, #42	; 0x2a
 800dbe4:	d109      	bne.n	800dbfa <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	2222      	movs	r2, #34	; 0x22
 800dbea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	2228      	movs	r2, #40	; 0x28
 800dbf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800dbf4:	6978      	ldr	r0, [r7, #20]
 800dbf6:	f7fe fe15 	bl	800c824 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800dbfa:	697b      	ldr	r3, [r7, #20]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	685a      	ldr	r2, [r3, #4]
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800dc08:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800dc0a:	e06a      	b.n	800dce2 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dc12:	b2db      	uxtb	r3, r3
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d064      	beq.n	800dce2 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800dc1c:	b29b      	uxth	r3, r3
 800dc1e:	2b01      	cmp	r3, #1
 800dc20:	d107      	bne.n	800dc32 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	681a      	ldr	r2, [r3, #0]
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dc30:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	685a      	ldr	r2, [r3, #4]
 800dc38:	697b      	ldr	r3, [r7, #20]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800dc40:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800dc48:	d009      	beq.n	800dc5e <I2C_DMAXferCplt+0x11e>
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	2b08      	cmp	r3, #8
 800dc4e:	d006      	beq.n	800dc5e <I2C_DMAXferCplt+0x11e>
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800dc56:	d002      	beq.n	800dc5e <I2C_DMAXferCplt+0x11e>
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2b20      	cmp	r3, #32
 800dc5c:	d107      	bne.n	800dc6e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	681a      	ldr	r2, [r3, #0]
 800dc64:	697b      	ldr	r3, [r7, #20]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dc6c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	685a      	ldr	r2, [r3, #4]
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dc7c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	685a      	ldr	r2, [r3, #4]
 800dc84:	697b      	ldr	r3, [r7, #20]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dc8c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	2200      	movs	r2, #0
 800dc92:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800dc94:	697b      	ldr	r3, [r7, #20]
 800dc96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d003      	beq.n	800dca4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800dc9c:	6978      	ldr	r0, [r7, #20]
 800dc9e:	f7fe fdf7 	bl	800c890 <HAL_I2C_ErrorCallback>
}
 800dca2:	e01e      	b.n	800dce2 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 800dca4:	697b      	ldr	r3, [r7, #20]
 800dca6:	2220      	movs	r2, #32
 800dca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800dcac:	697b      	ldr	r3, [r7, #20]
 800dcae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dcb2:	b2db      	uxtb	r3, r3
 800dcb4:	2b40      	cmp	r3, #64	; 0x40
 800dcb6:	d10a      	bne.n	800dcce <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800dcb8:	697b      	ldr	r3, [r7, #20]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800dcc6:	6978      	ldr	r0, [r7, #20]
 800dcc8:	f7fe fdd8 	bl	800c87c <HAL_I2C_MemRxCpltCallback>
}
 800dccc:	e009      	b.n	800dce2 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800dcce:	697b      	ldr	r3, [r7, #20]
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	2212      	movs	r2, #18
 800dcda:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800dcdc:	6978      	ldr	r0, [r7, #20]
 800dcde:	f7f8 ff9b 	bl	8006c18 <HAL_I2C_MasterRxCpltCallback>
}
 800dce2:	bf00      	nop
 800dce4:	3718      	adds	r7, #24
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bd80      	pop	{r7, pc}

0800dcea <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800dcea:	b580      	push	{r7, lr}
 800dcec:	b084      	sub	sp, #16
 800dcee:	af00      	add	r7, sp, #0
 800dcf0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcf6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d003      	beq.n	800dd08 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd04:	2200      	movs	r2, #0
 800dd06:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d003      	beq.n	800dd18 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd14:	2200      	movs	r2, #0
 800dd16:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f7fd fa4f 	bl	800b1bc <HAL_DMA_GetError>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	2b02      	cmp	r3, #2
 800dd22:	d01b      	beq.n	800dd5c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	681a      	ldr	r2, [r3, #0]
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dd32:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	2200      	movs	r2, #0
 800dd38:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	2220      	movs	r2, #32
 800dd3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	2200      	movs	r2, #0
 800dd46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd4e:	f043 0210 	orr.w	r2, r3, #16
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f7fe fd9a 	bl	800c890 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800dd5c:	bf00      	nop
 800dd5e:	3710      	adds	r7, #16
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b086      	sub	sp, #24
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd74:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800dd76:	697b      	ldr	r3, [r7, #20]
 800dd78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dd7c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800dd7e:	4b4b      	ldr	r3, [pc, #300]	; (800deac <I2C_DMAAbort+0x148>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	08db      	lsrs	r3, r3, #3
 800dd84:	4a4a      	ldr	r2, [pc, #296]	; (800deb0 <I2C_DMAAbort+0x14c>)
 800dd86:	fba2 2303 	umull	r2, r3, r2, r3
 800dd8a:	0a1a      	lsrs	r2, r3, #8
 800dd8c:	4613      	mov	r3, r2
 800dd8e:	009b      	lsls	r3, r3, #2
 800dd90:	4413      	add	r3, r2
 800dd92:	00da      	lsls	r2, r3, #3
 800dd94:	1ad3      	subs	r3, r2, r3
 800dd96:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d106      	bne.n	800ddac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800dd9e:	697b      	ldr	r3, [r7, #20]
 800dda0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dda2:	f043 0220 	orr.w	r2, r3, #32
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800ddaa:	e00a      	b.n	800ddc2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	3b01      	subs	r3, #1
 800ddb0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800ddb2:	697b      	ldr	r3, [r7, #20]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ddbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ddc0:	d0ea      	beq.n	800dd98 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d003      	beq.n	800ddd2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800ddca:	697b      	ldr	r3, [r7, #20]
 800ddcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddce:	2200      	movs	r2, #0
 800ddd0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800ddd2:	697b      	ldr	r3, [r7, #20]
 800ddd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d003      	beq.n	800dde2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddde:	2200      	movs	r2, #0
 800dde0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	681a      	ldr	r2, [r3, #0]
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ddf0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d003      	beq.n	800de08 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de04:	2200      	movs	r2, #0
 800de06:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d003      	beq.n	800de18 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de14:	2200      	movs	r2, #0
 800de16:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800de18:	697b      	ldr	r3, [r7, #20]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	681a      	ldr	r2, [r3, #0]
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f022 0201 	bic.w	r2, r2, #1
 800de26:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800de28:	697b      	ldr	r3, [r7, #20]
 800de2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800de2e:	b2db      	uxtb	r3, r3
 800de30:	2b60      	cmp	r3, #96	; 0x60
 800de32:	d10e      	bne.n	800de52 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	2220      	movs	r2, #32
 800de38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	2200      	movs	r2, #0
 800de40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	2200      	movs	r2, #0
 800de48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800de4a:	6978      	ldr	r0, [r7, #20]
 800de4c:	f7fe fd2a 	bl	800c8a4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800de50:	e027      	b.n	800dea2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800de52:	7cfb      	ldrb	r3, [r7, #19]
 800de54:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800de58:	2b28      	cmp	r3, #40	; 0x28
 800de5a:	d117      	bne.n	800de8c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800de5c:	697b      	ldr	r3, [r7, #20]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	681a      	ldr	r2, [r3, #0]
 800de62:	697b      	ldr	r3, [r7, #20]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f042 0201 	orr.w	r2, r2, #1
 800de6a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800de6c:	697b      	ldr	r3, [r7, #20]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	681a      	ldr	r2, [r3, #0]
 800de72:	697b      	ldr	r3, [r7, #20]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800de7a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	2200      	movs	r2, #0
 800de80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800de82:	697b      	ldr	r3, [r7, #20]
 800de84:	2228      	movs	r2, #40	; 0x28
 800de86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800de8a:	e007      	b.n	800de9c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	2220      	movs	r2, #32
 800de90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800de94:	697b      	ldr	r3, [r7, #20]
 800de96:	2200      	movs	r2, #0
 800de98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800de9c:	6978      	ldr	r0, [r7, #20]
 800de9e:	f7fe fcf7 	bl	800c890 <HAL_I2C_ErrorCallback>
}
 800dea2:	bf00      	nop
 800dea4:	3718      	adds	r7, #24
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}
 800deaa:	bf00      	nop
 800deac:	200001b8 	.word	0x200001b8
 800deb0:	14f8b589 	.word	0x14f8b589

0800deb4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800deb4:	b480      	push	{r7}
 800deb6:	b085      	sub	sp, #20
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800debc:	2300      	movs	r3, #0
 800debe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800dec0:	4b13      	ldr	r3, [pc, #76]	; (800df10 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	08db      	lsrs	r3, r3, #3
 800dec6:	4a13      	ldr	r2, [pc, #76]	; (800df14 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800dec8:	fba2 2303 	umull	r2, r3, r2, r3
 800decc:	0a1a      	lsrs	r2, r3, #8
 800dece:	4613      	mov	r3, r2
 800ded0:	009b      	lsls	r3, r3, #2
 800ded2:	4413      	add	r3, r2
 800ded4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	3b01      	subs	r3, #1
 800deda:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d107      	bne.n	800def2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dee6:	f043 0220 	orr.w	r2, r3, #32
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800deee:	2301      	movs	r3, #1
 800def0:	e008      	b.n	800df04 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800defc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df00:	d0e9      	beq.n	800ded6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800df02:	2300      	movs	r3, #0
}
 800df04:	4618      	mov	r0, r3
 800df06:	3714      	adds	r7, #20
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr
 800df10:	200001b8 	.word	0x200001b8
 800df14:	14f8b589 	.word	0x14f8b589

0800df18 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800df18:	b480      	push	{r7}
 800df1a:	b083      	sub	sp, #12
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df24:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800df28:	d103      	bne.n	800df32 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	2201      	movs	r2, #1
 800df2e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800df30:	e007      	b.n	800df42 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df36:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800df3a:	d102      	bne.n	800df42 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2208      	movs	r2, #8
 800df40:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800df42:	bf00      	nop
 800df44:	370c      	adds	r7, #12
 800df46:	46bd      	mov	sp, r7
 800df48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4c:	4770      	bx	lr
	...

0800df50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b086      	sub	sp, #24
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d101      	bne.n	800df62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800df5e:	2301      	movs	r3, #1
 800df60:	e25b      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	f003 0301 	and.w	r3, r3, #1
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d075      	beq.n	800e05a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800df6e:	4ba3      	ldr	r3, [pc, #652]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800df70:	689b      	ldr	r3, [r3, #8]
 800df72:	f003 030c 	and.w	r3, r3, #12
 800df76:	2b04      	cmp	r3, #4
 800df78:	d00c      	beq.n	800df94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800df7a:	4ba0      	ldr	r3, [pc, #640]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800df7c:	689b      	ldr	r3, [r3, #8]
 800df7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800df82:	2b08      	cmp	r3, #8
 800df84:	d112      	bne.n	800dfac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800df86:	4b9d      	ldr	r3, [pc, #628]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800df8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800df92:	d10b      	bne.n	800dfac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800df94:	4b99      	ldr	r3, [pc, #612]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d05b      	beq.n	800e058 <HAL_RCC_OscConfig+0x108>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d157      	bne.n	800e058 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800dfa8:	2301      	movs	r3, #1
 800dfaa:	e236      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	685b      	ldr	r3, [r3, #4]
 800dfb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfb4:	d106      	bne.n	800dfc4 <HAL_RCC_OscConfig+0x74>
 800dfb6:	4b91      	ldr	r3, [pc, #580]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	4a90      	ldr	r2, [pc, #576]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dfc0:	6013      	str	r3, [r2, #0]
 800dfc2:	e01d      	b.n	800e000 <HAL_RCC_OscConfig+0xb0>
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800dfcc:	d10c      	bne.n	800dfe8 <HAL_RCC_OscConfig+0x98>
 800dfce:	4b8b      	ldr	r3, [pc, #556]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	4a8a      	ldr	r2, [pc, #552]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dfd8:	6013      	str	r3, [r2, #0]
 800dfda:	4b88      	ldr	r3, [pc, #544]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	4a87      	ldr	r2, [pc, #540]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dfe4:	6013      	str	r3, [r2, #0]
 800dfe6:	e00b      	b.n	800e000 <HAL_RCC_OscConfig+0xb0>
 800dfe8:	4b84      	ldr	r3, [pc, #528]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a83      	ldr	r2, [pc, #524]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dfee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dff2:	6013      	str	r3, [r2, #0]
 800dff4:	4b81      	ldr	r3, [pc, #516]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4a80      	ldr	r2, [pc, #512]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800dffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dffe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d013      	beq.n	800e030 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e008:	f7fb fdbc 	bl	8009b84 <HAL_GetTick>
 800e00c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e00e:	e008      	b.n	800e022 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800e010:	f7fb fdb8 	bl	8009b84 <HAL_GetTick>
 800e014:	4602      	mov	r2, r0
 800e016:	693b      	ldr	r3, [r7, #16]
 800e018:	1ad3      	subs	r3, r2, r3
 800e01a:	2b64      	cmp	r3, #100	; 0x64
 800e01c:	d901      	bls.n	800e022 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800e01e:	2303      	movs	r3, #3
 800e020:	e1fb      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e022:	4b76      	ldr	r3, [pc, #472]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d0f0      	beq.n	800e010 <HAL_RCC_OscConfig+0xc0>
 800e02e:	e014      	b.n	800e05a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e030:	f7fb fda8 	bl	8009b84 <HAL_GetTick>
 800e034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e036:	e008      	b.n	800e04a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800e038:	f7fb fda4 	bl	8009b84 <HAL_GetTick>
 800e03c:	4602      	mov	r2, r0
 800e03e:	693b      	ldr	r3, [r7, #16]
 800e040:	1ad3      	subs	r3, r2, r3
 800e042:	2b64      	cmp	r3, #100	; 0x64
 800e044:	d901      	bls.n	800e04a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e046:	2303      	movs	r3, #3
 800e048:	e1e7      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e04a:	4b6c      	ldr	r3, [pc, #432]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e052:	2b00      	cmp	r3, #0
 800e054:	d1f0      	bne.n	800e038 <HAL_RCC_OscConfig+0xe8>
 800e056:	e000      	b.n	800e05a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	f003 0302 	and.w	r3, r3, #2
 800e062:	2b00      	cmp	r3, #0
 800e064:	d063      	beq.n	800e12e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800e066:	4b65      	ldr	r3, [pc, #404]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e068:	689b      	ldr	r3, [r3, #8]
 800e06a:	f003 030c 	and.w	r3, r3, #12
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d00b      	beq.n	800e08a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e072:	4b62      	ldr	r3, [pc, #392]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e074:	689b      	ldr	r3, [r3, #8]
 800e076:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800e07a:	2b08      	cmp	r3, #8
 800e07c:	d11c      	bne.n	800e0b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e07e:	4b5f      	ldr	r3, [pc, #380]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e086:	2b00      	cmp	r3, #0
 800e088:	d116      	bne.n	800e0b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e08a:	4b5c      	ldr	r3, [pc, #368]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	f003 0302 	and.w	r3, r3, #2
 800e092:	2b00      	cmp	r3, #0
 800e094:	d005      	beq.n	800e0a2 <HAL_RCC_OscConfig+0x152>
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	68db      	ldr	r3, [r3, #12]
 800e09a:	2b01      	cmp	r3, #1
 800e09c:	d001      	beq.n	800e0a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800e09e:	2301      	movs	r3, #1
 800e0a0:	e1bb      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e0a2:	4b56      	ldr	r3, [pc, #344]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	691b      	ldr	r3, [r3, #16]
 800e0ae:	00db      	lsls	r3, r3, #3
 800e0b0:	4952      	ldr	r1, [pc, #328]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e0b2:	4313      	orrs	r3, r2
 800e0b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e0b6:	e03a      	b.n	800e12e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d020      	beq.n	800e102 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e0c0:	4b4f      	ldr	r3, [pc, #316]	; (800e200 <HAL_RCC_OscConfig+0x2b0>)
 800e0c2:	2201      	movs	r2, #1
 800e0c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0c6:	f7fb fd5d 	bl	8009b84 <HAL_GetTick>
 800e0ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e0cc:	e008      	b.n	800e0e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800e0ce:	f7fb fd59 	bl	8009b84 <HAL_GetTick>
 800e0d2:	4602      	mov	r2, r0
 800e0d4:	693b      	ldr	r3, [r7, #16]
 800e0d6:	1ad3      	subs	r3, r2, r3
 800e0d8:	2b02      	cmp	r3, #2
 800e0da:	d901      	bls.n	800e0e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800e0dc:	2303      	movs	r3, #3
 800e0de:	e19c      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e0e0:	4b46      	ldr	r3, [pc, #280]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	f003 0302 	and.w	r3, r3, #2
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d0f0      	beq.n	800e0ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e0ec:	4b43      	ldr	r3, [pc, #268]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	00db      	lsls	r3, r3, #3
 800e0fa:	4940      	ldr	r1, [pc, #256]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e0fc:	4313      	orrs	r3, r2
 800e0fe:	600b      	str	r3, [r1, #0]
 800e100:	e015      	b.n	800e12e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e102:	4b3f      	ldr	r3, [pc, #252]	; (800e200 <HAL_RCC_OscConfig+0x2b0>)
 800e104:	2200      	movs	r2, #0
 800e106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e108:	f7fb fd3c 	bl	8009b84 <HAL_GetTick>
 800e10c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800e10e:	e008      	b.n	800e122 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800e110:	f7fb fd38 	bl	8009b84 <HAL_GetTick>
 800e114:	4602      	mov	r2, r0
 800e116:	693b      	ldr	r3, [r7, #16]
 800e118:	1ad3      	subs	r3, r2, r3
 800e11a:	2b02      	cmp	r3, #2
 800e11c:	d901      	bls.n	800e122 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800e11e:	2303      	movs	r3, #3
 800e120:	e17b      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800e122:	4b36      	ldr	r3, [pc, #216]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f003 0302 	and.w	r3, r3, #2
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d1f0      	bne.n	800e110 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	f003 0308 	and.w	r3, r3, #8
 800e136:	2b00      	cmp	r3, #0
 800e138:	d030      	beq.n	800e19c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	695b      	ldr	r3, [r3, #20]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d016      	beq.n	800e170 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e142:	4b30      	ldr	r3, [pc, #192]	; (800e204 <HAL_RCC_OscConfig+0x2b4>)
 800e144:	2201      	movs	r2, #1
 800e146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e148:	f7fb fd1c 	bl	8009b84 <HAL_GetTick>
 800e14c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e14e:	e008      	b.n	800e162 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800e150:	f7fb fd18 	bl	8009b84 <HAL_GetTick>
 800e154:	4602      	mov	r2, r0
 800e156:	693b      	ldr	r3, [r7, #16]
 800e158:	1ad3      	subs	r3, r2, r3
 800e15a:	2b02      	cmp	r3, #2
 800e15c:	d901      	bls.n	800e162 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800e15e:	2303      	movs	r3, #3
 800e160:	e15b      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e162:	4b26      	ldr	r3, [pc, #152]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e166:	f003 0302 	and.w	r3, r3, #2
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d0f0      	beq.n	800e150 <HAL_RCC_OscConfig+0x200>
 800e16e:	e015      	b.n	800e19c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e170:	4b24      	ldr	r3, [pc, #144]	; (800e204 <HAL_RCC_OscConfig+0x2b4>)
 800e172:	2200      	movs	r2, #0
 800e174:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800e176:	f7fb fd05 	bl	8009b84 <HAL_GetTick>
 800e17a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e17c:	e008      	b.n	800e190 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800e17e:	f7fb fd01 	bl	8009b84 <HAL_GetTick>
 800e182:	4602      	mov	r2, r0
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	1ad3      	subs	r3, r2, r3
 800e188:	2b02      	cmp	r3, #2
 800e18a:	d901      	bls.n	800e190 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800e18c:	2303      	movs	r3, #3
 800e18e:	e144      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e190:	4b1a      	ldr	r3, [pc, #104]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e194:	f003 0302 	and.w	r3, r3, #2
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d1f0      	bne.n	800e17e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	f003 0304 	and.w	r3, r3, #4
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	f000 80a0 	beq.w	800e2ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e1ae:	4b13      	ldr	r3, [pc, #76]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e1b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d10f      	bne.n	800e1da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	60bb      	str	r3, [r7, #8]
 800e1be:	4b0f      	ldr	r3, [pc, #60]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e1c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1c2:	4a0e      	ldr	r2, [pc, #56]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e1c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e1c8:	6413      	str	r3, [r2, #64]	; 0x40
 800e1ca:	4b0c      	ldr	r3, [pc, #48]	; (800e1fc <HAL_RCC_OscConfig+0x2ac>)
 800e1cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e1d2:	60bb      	str	r3, [r7, #8]
 800e1d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e1da:	4b0b      	ldr	r3, [pc, #44]	; (800e208 <HAL_RCC_OscConfig+0x2b8>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d121      	bne.n	800e22a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800e1e6:	4b08      	ldr	r3, [pc, #32]	; (800e208 <HAL_RCC_OscConfig+0x2b8>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	4a07      	ldr	r2, [pc, #28]	; (800e208 <HAL_RCC_OscConfig+0x2b8>)
 800e1ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e1f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e1f2:	f7fb fcc7 	bl	8009b84 <HAL_GetTick>
 800e1f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e1f8:	e011      	b.n	800e21e <HAL_RCC_OscConfig+0x2ce>
 800e1fa:	bf00      	nop
 800e1fc:	40023800 	.word	0x40023800
 800e200:	42470000 	.word	0x42470000
 800e204:	42470e80 	.word	0x42470e80
 800e208:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e20c:	f7fb fcba 	bl	8009b84 <HAL_GetTick>
 800e210:	4602      	mov	r2, r0
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	1ad3      	subs	r3, r2, r3
 800e216:	2b02      	cmp	r3, #2
 800e218:	d901      	bls.n	800e21e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800e21a:	2303      	movs	r3, #3
 800e21c:	e0fd      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e21e:	4b81      	ldr	r3, [pc, #516]	; (800e424 <HAL_RCC_OscConfig+0x4d4>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e226:	2b00      	cmp	r3, #0
 800e228:	d0f0      	beq.n	800e20c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	689b      	ldr	r3, [r3, #8]
 800e22e:	2b01      	cmp	r3, #1
 800e230:	d106      	bne.n	800e240 <HAL_RCC_OscConfig+0x2f0>
 800e232:	4b7d      	ldr	r3, [pc, #500]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e236:	4a7c      	ldr	r2, [pc, #496]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e238:	f043 0301 	orr.w	r3, r3, #1
 800e23c:	6713      	str	r3, [r2, #112]	; 0x70
 800e23e:	e01c      	b.n	800e27a <HAL_RCC_OscConfig+0x32a>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	689b      	ldr	r3, [r3, #8]
 800e244:	2b05      	cmp	r3, #5
 800e246:	d10c      	bne.n	800e262 <HAL_RCC_OscConfig+0x312>
 800e248:	4b77      	ldr	r3, [pc, #476]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e24a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e24c:	4a76      	ldr	r2, [pc, #472]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e24e:	f043 0304 	orr.w	r3, r3, #4
 800e252:	6713      	str	r3, [r2, #112]	; 0x70
 800e254:	4b74      	ldr	r3, [pc, #464]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e258:	4a73      	ldr	r2, [pc, #460]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e25a:	f043 0301 	orr.w	r3, r3, #1
 800e25e:	6713      	str	r3, [r2, #112]	; 0x70
 800e260:	e00b      	b.n	800e27a <HAL_RCC_OscConfig+0x32a>
 800e262:	4b71      	ldr	r3, [pc, #452]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e266:	4a70      	ldr	r2, [pc, #448]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e268:	f023 0301 	bic.w	r3, r3, #1
 800e26c:	6713      	str	r3, [r2, #112]	; 0x70
 800e26e:	4b6e      	ldr	r3, [pc, #440]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e272:	4a6d      	ldr	r2, [pc, #436]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e274:	f023 0304 	bic.w	r3, r3, #4
 800e278:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	689b      	ldr	r3, [r3, #8]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d015      	beq.n	800e2ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e282:	f7fb fc7f 	bl	8009b84 <HAL_GetTick>
 800e286:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e288:	e00a      	b.n	800e2a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e28a:	f7fb fc7b 	bl	8009b84 <HAL_GetTick>
 800e28e:	4602      	mov	r2, r0
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	1ad3      	subs	r3, r2, r3
 800e294:	f241 3288 	movw	r2, #5000	; 0x1388
 800e298:	4293      	cmp	r3, r2
 800e29a:	d901      	bls.n	800e2a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800e29c:	2303      	movs	r3, #3
 800e29e:	e0bc      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e2a0:	4b61      	ldr	r3, [pc, #388]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e2a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e2a4:	f003 0302 	and.w	r3, r3, #2
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d0ee      	beq.n	800e28a <HAL_RCC_OscConfig+0x33a>
 800e2ac:	e014      	b.n	800e2d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800e2ae:	f7fb fc69 	bl	8009b84 <HAL_GetTick>
 800e2b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e2b4:	e00a      	b.n	800e2cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e2b6:	f7fb fc65 	bl	8009b84 <HAL_GetTick>
 800e2ba:	4602      	mov	r2, r0
 800e2bc:	693b      	ldr	r3, [r7, #16]
 800e2be:	1ad3      	subs	r3, r2, r3
 800e2c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2c4:	4293      	cmp	r3, r2
 800e2c6:	d901      	bls.n	800e2cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800e2c8:	2303      	movs	r3, #3
 800e2ca:	e0a6      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e2cc:	4b56      	ldr	r3, [pc, #344]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e2ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e2d0:	f003 0302 	and.w	r3, r3, #2
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d1ee      	bne.n	800e2b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e2d8:	7dfb      	ldrb	r3, [r7, #23]
 800e2da:	2b01      	cmp	r3, #1
 800e2dc:	d105      	bne.n	800e2ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e2de:	4b52      	ldr	r3, [pc, #328]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e2e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2e2:	4a51      	ldr	r2, [pc, #324]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e2e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e2e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	699b      	ldr	r3, [r3, #24]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f000 8092 	beq.w	800e418 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e2f4:	4b4c      	ldr	r3, [pc, #304]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e2f6:	689b      	ldr	r3, [r3, #8]
 800e2f8:	f003 030c 	and.w	r3, r3, #12
 800e2fc:	2b08      	cmp	r3, #8
 800e2fe:	d05c      	beq.n	800e3ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	699b      	ldr	r3, [r3, #24]
 800e304:	2b02      	cmp	r3, #2
 800e306:	d141      	bne.n	800e38c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e308:	4b48      	ldr	r3, [pc, #288]	; (800e42c <HAL_RCC_OscConfig+0x4dc>)
 800e30a:	2200      	movs	r2, #0
 800e30c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e30e:	f7fb fc39 	bl	8009b84 <HAL_GetTick>
 800e312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e314:	e008      	b.n	800e328 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e316:	f7fb fc35 	bl	8009b84 <HAL_GetTick>
 800e31a:	4602      	mov	r2, r0
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	1ad3      	subs	r3, r2, r3
 800e320:	2b02      	cmp	r3, #2
 800e322:	d901      	bls.n	800e328 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800e324:	2303      	movs	r3, #3
 800e326:	e078      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e328:	4b3f      	ldr	r3, [pc, #252]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e330:	2b00      	cmp	r3, #0
 800e332:	d1f0      	bne.n	800e316 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	69da      	ldr	r2, [r3, #28]
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	6a1b      	ldr	r3, [r3, #32]
 800e33c:	431a      	orrs	r2, r3
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e342:	019b      	lsls	r3, r3, #6
 800e344:	431a      	orrs	r2, r3
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e34a:	085b      	lsrs	r3, r3, #1
 800e34c:	3b01      	subs	r3, #1
 800e34e:	041b      	lsls	r3, r3, #16
 800e350:	431a      	orrs	r2, r3
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e356:	061b      	lsls	r3, r3, #24
 800e358:	4933      	ldr	r1, [pc, #204]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e35a:	4313      	orrs	r3, r2
 800e35c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e35e:	4b33      	ldr	r3, [pc, #204]	; (800e42c <HAL_RCC_OscConfig+0x4dc>)
 800e360:	2201      	movs	r2, #1
 800e362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e364:	f7fb fc0e 	bl	8009b84 <HAL_GetTick>
 800e368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e36a:	e008      	b.n	800e37e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e36c:	f7fb fc0a 	bl	8009b84 <HAL_GetTick>
 800e370:	4602      	mov	r2, r0
 800e372:	693b      	ldr	r3, [r7, #16]
 800e374:	1ad3      	subs	r3, r2, r3
 800e376:	2b02      	cmp	r3, #2
 800e378:	d901      	bls.n	800e37e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800e37a:	2303      	movs	r3, #3
 800e37c:	e04d      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e37e:	4b2a      	ldr	r3, [pc, #168]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e386:	2b00      	cmp	r3, #0
 800e388:	d0f0      	beq.n	800e36c <HAL_RCC_OscConfig+0x41c>
 800e38a:	e045      	b.n	800e418 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e38c:	4b27      	ldr	r3, [pc, #156]	; (800e42c <HAL_RCC_OscConfig+0x4dc>)
 800e38e:	2200      	movs	r2, #0
 800e390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e392:	f7fb fbf7 	bl	8009b84 <HAL_GetTick>
 800e396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e398:	e008      	b.n	800e3ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e39a:	f7fb fbf3 	bl	8009b84 <HAL_GetTick>
 800e39e:	4602      	mov	r2, r0
 800e3a0:	693b      	ldr	r3, [r7, #16]
 800e3a2:	1ad3      	subs	r3, r2, r3
 800e3a4:	2b02      	cmp	r3, #2
 800e3a6:	d901      	bls.n	800e3ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800e3a8:	2303      	movs	r3, #3
 800e3aa:	e036      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e3ac:	4b1e      	ldr	r3, [pc, #120]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d1f0      	bne.n	800e39a <HAL_RCC_OscConfig+0x44a>
 800e3b8:	e02e      	b.n	800e418 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	699b      	ldr	r3, [r3, #24]
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	d101      	bne.n	800e3c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800e3c2:	2301      	movs	r3, #1
 800e3c4:	e029      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800e3c6:	4b18      	ldr	r3, [pc, #96]	; (800e428 <HAL_RCC_OscConfig+0x4d8>)
 800e3c8:	685b      	ldr	r3, [r3, #4]
 800e3ca:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	69db      	ldr	r3, [r3, #28]
 800e3d6:	429a      	cmp	r2, r3
 800e3d8:	d11c      	bne.n	800e414 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e3e4:	429a      	cmp	r2, r3
 800e3e6:	d115      	bne.n	800e414 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800e3e8:	68fa      	ldr	r2, [r7, #12]
 800e3ea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800e3ee:	4013      	ands	r3, r2
 800e3f0:	687a      	ldr	r2, [r7, #4]
 800e3f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e3f4:	4293      	cmp	r3, r2
 800e3f6:	d10d      	bne.n	800e414 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800e402:	429a      	cmp	r2, r3
 800e404:	d106      	bne.n	800e414 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e410:	429a      	cmp	r2, r3
 800e412:	d001      	beq.n	800e418 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800e414:	2301      	movs	r3, #1
 800e416:	e000      	b.n	800e41a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800e418:	2300      	movs	r3, #0
}
 800e41a:	4618      	mov	r0, r3
 800e41c:	3718      	adds	r7, #24
 800e41e:	46bd      	mov	sp, r7
 800e420:	bd80      	pop	{r7, pc}
 800e422:	bf00      	nop
 800e424:	40007000 	.word	0x40007000
 800e428:	40023800 	.word	0x40023800
 800e42c:	42470060 	.word	0x42470060

0800e430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b084      	sub	sp, #16
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
 800e438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d101      	bne.n	800e444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e440:	2301      	movs	r3, #1
 800e442:	e0cc      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800e444:	4b68      	ldr	r3, [pc, #416]	; (800e5e8 <HAL_RCC_ClockConfig+0x1b8>)
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	f003 030f 	and.w	r3, r3, #15
 800e44c:	683a      	ldr	r2, [r7, #0]
 800e44e:	429a      	cmp	r2, r3
 800e450:	d90c      	bls.n	800e46c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e452:	4b65      	ldr	r3, [pc, #404]	; (800e5e8 <HAL_RCC_ClockConfig+0x1b8>)
 800e454:	683a      	ldr	r2, [r7, #0]
 800e456:	b2d2      	uxtb	r2, r2
 800e458:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800e45a:	4b63      	ldr	r3, [pc, #396]	; (800e5e8 <HAL_RCC_ClockConfig+0x1b8>)
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f003 030f 	and.w	r3, r3, #15
 800e462:	683a      	ldr	r2, [r7, #0]
 800e464:	429a      	cmp	r2, r3
 800e466:	d001      	beq.n	800e46c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800e468:	2301      	movs	r3, #1
 800e46a:	e0b8      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	f003 0302 	and.w	r3, r3, #2
 800e474:	2b00      	cmp	r3, #0
 800e476:	d020      	beq.n	800e4ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	f003 0304 	and.w	r3, r3, #4
 800e480:	2b00      	cmp	r3, #0
 800e482:	d005      	beq.n	800e490 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e484:	4b59      	ldr	r3, [pc, #356]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e486:	689b      	ldr	r3, [r3, #8]
 800e488:	4a58      	ldr	r2, [pc, #352]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e48a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800e48e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f003 0308 	and.w	r3, r3, #8
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d005      	beq.n	800e4a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800e49c:	4b53      	ldr	r3, [pc, #332]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e49e:	689b      	ldr	r3, [r3, #8]
 800e4a0:	4a52      	ldr	r2, [pc, #328]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e4a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800e4a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e4a8:	4b50      	ldr	r3, [pc, #320]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e4aa:	689b      	ldr	r3, [r3, #8]
 800e4ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	689b      	ldr	r3, [r3, #8]
 800e4b4:	494d      	ldr	r1, [pc, #308]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e4b6:	4313      	orrs	r3, r2
 800e4b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	f003 0301 	and.w	r3, r3, #1
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d044      	beq.n	800e550 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	685b      	ldr	r3, [r3, #4]
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d107      	bne.n	800e4de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e4ce:	4b47      	ldr	r3, [pc, #284]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d119      	bne.n	800e50e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e4da:	2301      	movs	r3, #1
 800e4dc:	e07f      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	685b      	ldr	r3, [r3, #4]
 800e4e2:	2b02      	cmp	r3, #2
 800e4e4:	d003      	beq.n	800e4ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800e4ea:	2b03      	cmp	r3, #3
 800e4ec:	d107      	bne.n	800e4fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e4ee:	4b3f      	ldr	r3, [pc, #252]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d109      	bne.n	800e50e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	e06f      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e4fe:	4b3b      	ldr	r3, [pc, #236]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	f003 0302 	and.w	r3, r3, #2
 800e506:	2b00      	cmp	r3, #0
 800e508:	d101      	bne.n	800e50e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e50a:	2301      	movs	r3, #1
 800e50c:	e067      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800e50e:	4b37      	ldr	r3, [pc, #220]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e510:	689b      	ldr	r3, [r3, #8]
 800e512:	f023 0203 	bic.w	r2, r3, #3
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	685b      	ldr	r3, [r3, #4]
 800e51a:	4934      	ldr	r1, [pc, #208]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e51c:	4313      	orrs	r3, r2
 800e51e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800e520:	f7fb fb30 	bl	8009b84 <HAL_GetTick>
 800e524:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e526:	e00a      	b.n	800e53e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e528:	f7fb fb2c 	bl	8009b84 <HAL_GetTick>
 800e52c:	4602      	mov	r2, r0
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	1ad3      	subs	r3, r2, r3
 800e532:	f241 3288 	movw	r2, #5000	; 0x1388
 800e536:	4293      	cmp	r3, r2
 800e538:	d901      	bls.n	800e53e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800e53a:	2303      	movs	r3, #3
 800e53c:	e04f      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e53e:	4b2b      	ldr	r3, [pc, #172]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e540:	689b      	ldr	r3, [r3, #8]
 800e542:	f003 020c 	and.w	r2, r3, #12
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	009b      	lsls	r3, r3, #2
 800e54c:	429a      	cmp	r2, r3
 800e54e:	d1eb      	bne.n	800e528 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800e550:	4b25      	ldr	r3, [pc, #148]	; (800e5e8 <HAL_RCC_ClockConfig+0x1b8>)
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f003 030f 	and.w	r3, r3, #15
 800e558:	683a      	ldr	r2, [r7, #0]
 800e55a:	429a      	cmp	r2, r3
 800e55c:	d20c      	bcs.n	800e578 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e55e:	4b22      	ldr	r3, [pc, #136]	; (800e5e8 <HAL_RCC_ClockConfig+0x1b8>)
 800e560:	683a      	ldr	r2, [r7, #0]
 800e562:	b2d2      	uxtb	r2, r2
 800e564:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800e566:	4b20      	ldr	r3, [pc, #128]	; (800e5e8 <HAL_RCC_ClockConfig+0x1b8>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	f003 030f 	and.w	r3, r3, #15
 800e56e:	683a      	ldr	r2, [r7, #0]
 800e570:	429a      	cmp	r2, r3
 800e572:	d001      	beq.n	800e578 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800e574:	2301      	movs	r3, #1
 800e576:	e032      	b.n	800e5de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	f003 0304 	and.w	r3, r3, #4
 800e580:	2b00      	cmp	r3, #0
 800e582:	d008      	beq.n	800e596 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e584:	4b19      	ldr	r3, [pc, #100]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e586:	689b      	ldr	r3, [r3, #8]
 800e588:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	68db      	ldr	r3, [r3, #12]
 800e590:	4916      	ldr	r1, [pc, #88]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e592:	4313      	orrs	r3, r2
 800e594:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	f003 0308 	and.w	r3, r3, #8
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d009      	beq.n	800e5b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e5a2:	4b12      	ldr	r3, [pc, #72]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e5a4:	689b      	ldr	r3, [r3, #8]
 800e5a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	691b      	ldr	r3, [r3, #16]
 800e5ae:	00db      	lsls	r3, r3, #3
 800e5b0:	490e      	ldr	r1, [pc, #56]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e5b2:	4313      	orrs	r3, r2
 800e5b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800e5b6:	f000 f82d 	bl	800e614 <HAL_RCC_GetSysClockFreq>
 800e5ba:	4602      	mov	r2, r0
 800e5bc:	4b0b      	ldr	r3, [pc, #44]	; (800e5ec <HAL_RCC_ClockConfig+0x1bc>)
 800e5be:	689b      	ldr	r3, [r3, #8]
 800e5c0:	091b      	lsrs	r3, r3, #4
 800e5c2:	f003 030f 	and.w	r3, r3, #15
 800e5c6:	490a      	ldr	r1, [pc, #40]	; (800e5f0 <HAL_RCC_ClockConfig+0x1c0>)
 800e5c8:	5ccb      	ldrb	r3, [r1, r3]
 800e5ca:	fa22 f303 	lsr.w	r3, r2, r3
 800e5ce:	4a09      	ldr	r2, [pc, #36]	; (800e5f4 <HAL_RCC_ClockConfig+0x1c4>)
 800e5d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800e5d2:	4b09      	ldr	r3, [pc, #36]	; (800e5f8 <HAL_RCC_ClockConfig+0x1c8>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f7f8 fb5a 	bl	8006c90 <HAL_InitTick>

  return HAL_OK;
 800e5dc:	2300      	movs	r3, #0
}
 800e5de:	4618      	mov	r0, r3
 800e5e0:	3710      	adds	r7, #16
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	bd80      	pop	{r7, pc}
 800e5e6:	bf00      	nop
 800e5e8:	40023c00 	.word	0x40023c00
 800e5ec:	40023800 	.word	0x40023800
 800e5f0:	0801a664 	.word	0x0801a664
 800e5f4:	200001b8 	.word	0x200001b8
 800e5f8:	20000234 	.word	0x20000234

0800e5fc <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800e5fc:	b480      	push	{r7}
 800e5fe:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800e600:	4b03      	ldr	r3, [pc, #12]	; (800e610 <HAL_RCC_EnableCSS+0x14>)
 800e602:	2201      	movs	r2, #1
 800e604:	601a      	str	r2, [r3, #0]
}
 800e606:	bf00      	nop
 800e608:	46bd      	mov	sp, r7
 800e60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60e:	4770      	bx	lr
 800e610:	4247004c 	.word	0x4247004c

0800e614 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e614:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e618:	b084      	sub	sp, #16
 800e61a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800e61c:	2300      	movs	r3, #0
 800e61e:	607b      	str	r3, [r7, #4]
 800e620:	2300      	movs	r3, #0
 800e622:	60fb      	str	r3, [r7, #12]
 800e624:	2300      	movs	r3, #0
 800e626:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800e628:	2300      	movs	r3, #0
 800e62a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e62c:	4b67      	ldr	r3, [pc, #412]	; (800e7cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	f003 030c 	and.w	r3, r3, #12
 800e634:	2b08      	cmp	r3, #8
 800e636:	d00d      	beq.n	800e654 <HAL_RCC_GetSysClockFreq+0x40>
 800e638:	2b08      	cmp	r3, #8
 800e63a:	f200 80bd 	bhi.w	800e7b8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d002      	beq.n	800e648 <HAL_RCC_GetSysClockFreq+0x34>
 800e642:	2b04      	cmp	r3, #4
 800e644:	d003      	beq.n	800e64e <HAL_RCC_GetSysClockFreq+0x3a>
 800e646:	e0b7      	b.n	800e7b8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800e648:	4b61      	ldr	r3, [pc, #388]	; (800e7d0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800e64a:	60bb      	str	r3, [r7, #8]
       break;
 800e64c:	e0b7      	b.n	800e7be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800e64e:	4b61      	ldr	r3, [pc, #388]	; (800e7d4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800e650:	60bb      	str	r3, [r7, #8]
      break;
 800e652:	e0b4      	b.n	800e7be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e654:	4b5d      	ldr	r3, [pc, #372]	; (800e7cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e656:	685b      	ldr	r3, [r3, #4]
 800e658:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e65c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e65e:	4b5b      	ldr	r3, [pc, #364]	; (800e7cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e660:	685b      	ldr	r3, [r3, #4]
 800e662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e666:	2b00      	cmp	r3, #0
 800e668:	d04d      	beq.n	800e706 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e66a:	4b58      	ldr	r3, [pc, #352]	; (800e7cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e66c:	685b      	ldr	r3, [r3, #4]
 800e66e:	099b      	lsrs	r3, r3, #6
 800e670:	461a      	mov	r2, r3
 800e672:	f04f 0300 	mov.w	r3, #0
 800e676:	f240 10ff 	movw	r0, #511	; 0x1ff
 800e67a:	f04f 0100 	mov.w	r1, #0
 800e67e:	ea02 0800 	and.w	r8, r2, r0
 800e682:	ea03 0901 	and.w	r9, r3, r1
 800e686:	4640      	mov	r0, r8
 800e688:	4649      	mov	r1, r9
 800e68a:	f04f 0200 	mov.w	r2, #0
 800e68e:	f04f 0300 	mov.w	r3, #0
 800e692:	014b      	lsls	r3, r1, #5
 800e694:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800e698:	0142      	lsls	r2, r0, #5
 800e69a:	4610      	mov	r0, r2
 800e69c:	4619      	mov	r1, r3
 800e69e:	ebb0 0008 	subs.w	r0, r0, r8
 800e6a2:	eb61 0109 	sbc.w	r1, r1, r9
 800e6a6:	f04f 0200 	mov.w	r2, #0
 800e6aa:	f04f 0300 	mov.w	r3, #0
 800e6ae:	018b      	lsls	r3, r1, #6
 800e6b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800e6b4:	0182      	lsls	r2, r0, #6
 800e6b6:	1a12      	subs	r2, r2, r0
 800e6b8:	eb63 0301 	sbc.w	r3, r3, r1
 800e6bc:	f04f 0000 	mov.w	r0, #0
 800e6c0:	f04f 0100 	mov.w	r1, #0
 800e6c4:	00d9      	lsls	r1, r3, #3
 800e6c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e6ca:	00d0      	lsls	r0, r2, #3
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	460b      	mov	r3, r1
 800e6d0:	eb12 0208 	adds.w	r2, r2, r8
 800e6d4:	eb43 0309 	adc.w	r3, r3, r9
 800e6d8:	f04f 0000 	mov.w	r0, #0
 800e6dc:	f04f 0100 	mov.w	r1, #0
 800e6e0:	0259      	lsls	r1, r3, #9
 800e6e2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800e6e6:	0250      	lsls	r0, r2, #9
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4610      	mov	r0, r2
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	461a      	mov	r2, r3
 800e6f4:	f04f 0300 	mov.w	r3, #0
 800e6f8:	f7f2 fac6 	bl	8000c88 <__aeabi_uldivmod>
 800e6fc:	4602      	mov	r2, r0
 800e6fe:	460b      	mov	r3, r1
 800e700:	4613      	mov	r3, r2
 800e702:	60fb      	str	r3, [r7, #12]
 800e704:	e04a      	b.n	800e79c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e706:	4b31      	ldr	r3, [pc, #196]	; (800e7cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e708:	685b      	ldr	r3, [r3, #4]
 800e70a:	099b      	lsrs	r3, r3, #6
 800e70c:	461a      	mov	r2, r3
 800e70e:	f04f 0300 	mov.w	r3, #0
 800e712:	f240 10ff 	movw	r0, #511	; 0x1ff
 800e716:	f04f 0100 	mov.w	r1, #0
 800e71a:	ea02 0400 	and.w	r4, r2, r0
 800e71e:	ea03 0501 	and.w	r5, r3, r1
 800e722:	4620      	mov	r0, r4
 800e724:	4629      	mov	r1, r5
 800e726:	f04f 0200 	mov.w	r2, #0
 800e72a:	f04f 0300 	mov.w	r3, #0
 800e72e:	014b      	lsls	r3, r1, #5
 800e730:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800e734:	0142      	lsls	r2, r0, #5
 800e736:	4610      	mov	r0, r2
 800e738:	4619      	mov	r1, r3
 800e73a:	1b00      	subs	r0, r0, r4
 800e73c:	eb61 0105 	sbc.w	r1, r1, r5
 800e740:	f04f 0200 	mov.w	r2, #0
 800e744:	f04f 0300 	mov.w	r3, #0
 800e748:	018b      	lsls	r3, r1, #6
 800e74a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800e74e:	0182      	lsls	r2, r0, #6
 800e750:	1a12      	subs	r2, r2, r0
 800e752:	eb63 0301 	sbc.w	r3, r3, r1
 800e756:	f04f 0000 	mov.w	r0, #0
 800e75a:	f04f 0100 	mov.w	r1, #0
 800e75e:	00d9      	lsls	r1, r3, #3
 800e760:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e764:	00d0      	lsls	r0, r2, #3
 800e766:	4602      	mov	r2, r0
 800e768:	460b      	mov	r3, r1
 800e76a:	1912      	adds	r2, r2, r4
 800e76c:	eb45 0303 	adc.w	r3, r5, r3
 800e770:	f04f 0000 	mov.w	r0, #0
 800e774:	f04f 0100 	mov.w	r1, #0
 800e778:	0299      	lsls	r1, r3, #10
 800e77a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800e77e:	0290      	lsls	r0, r2, #10
 800e780:	4602      	mov	r2, r0
 800e782:	460b      	mov	r3, r1
 800e784:	4610      	mov	r0, r2
 800e786:	4619      	mov	r1, r3
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	461a      	mov	r2, r3
 800e78c:	f04f 0300 	mov.w	r3, #0
 800e790:	f7f2 fa7a 	bl	8000c88 <__aeabi_uldivmod>
 800e794:	4602      	mov	r2, r0
 800e796:	460b      	mov	r3, r1
 800e798:	4613      	mov	r3, r2
 800e79a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800e79c:	4b0b      	ldr	r3, [pc, #44]	; (800e7cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e79e:	685b      	ldr	r3, [r3, #4]
 800e7a0:	0c1b      	lsrs	r3, r3, #16
 800e7a2:	f003 0303 	and.w	r3, r3, #3
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	005b      	lsls	r3, r3, #1
 800e7aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800e7ac:	68fa      	ldr	r2, [r7, #12]
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7b4:	60bb      	str	r3, [r7, #8]
      break;
 800e7b6:	e002      	b.n	800e7be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e7b8:	4b05      	ldr	r3, [pc, #20]	; (800e7d0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800e7ba:	60bb      	str	r3, [r7, #8]
      break;
 800e7bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e7be:	68bb      	ldr	r3, [r7, #8]
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3710      	adds	r7, #16
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800e7ca:	bf00      	nop
 800e7cc:	40023800 	.word	0x40023800
 800e7d0:	00f42400 	.word	0x00f42400
 800e7d4:	007a1200 	.word	0x007a1200

0800e7d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e7d8:	b480      	push	{r7}
 800e7da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e7dc:	4b03      	ldr	r3, [pc, #12]	; (800e7ec <HAL_RCC_GetHCLKFreq+0x14>)
 800e7de:	681b      	ldr	r3, [r3, #0]
}
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e8:	4770      	bx	lr
 800e7ea:	bf00      	nop
 800e7ec:	200001b8 	.word	0x200001b8

0800e7f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800e7f4:	f7ff fff0 	bl	800e7d8 <HAL_RCC_GetHCLKFreq>
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	4b05      	ldr	r3, [pc, #20]	; (800e810 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e7fc:	689b      	ldr	r3, [r3, #8]
 800e7fe:	0a9b      	lsrs	r3, r3, #10
 800e800:	f003 0307 	and.w	r3, r3, #7
 800e804:	4903      	ldr	r1, [pc, #12]	; (800e814 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e806:	5ccb      	ldrb	r3, [r1, r3]
 800e808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	bd80      	pop	{r7, pc}
 800e810:	40023800 	.word	0x40023800
 800e814:	0801a674 	.word	0x0801a674

0800e818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800e81c:	f7ff ffdc 	bl	800e7d8 <HAL_RCC_GetHCLKFreq>
 800e820:	4602      	mov	r2, r0
 800e822:	4b05      	ldr	r3, [pc, #20]	; (800e838 <HAL_RCC_GetPCLK2Freq+0x20>)
 800e824:	689b      	ldr	r3, [r3, #8]
 800e826:	0b5b      	lsrs	r3, r3, #13
 800e828:	f003 0307 	and.w	r3, r3, #7
 800e82c:	4903      	ldr	r1, [pc, #12]	; (800e83c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e82e:	5ccb      	ldrb	r3, [r1, r3]
 800e830:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e834:	4618      	mov	r0, r3
 800e836:	bd80      	pop	{r7, pc}
 800e838:	40023800 	.word	0x40023800
 800e83c:	0801a674 	.word	0x0801a674

0800e840 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e840:	b480      	push	{r7}
 800e842:	b083      	sub	sp, #12
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
 800e848:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	220f      	movs	r2, #15
 800e84e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e850:	4b12      	ldr	r3, [pc, #72]	; (800e89c <HAL_RCC_GetClockConfig+0x5c>)
 800e852:	689b      	ldr	r3, [r3, #8]
 800e854:	f003 0203 	and.w	r2, r3, #3
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e85c:	4b0f      	ldr	r3, [pc, #60]	; (800e89c <HAL_RCC_GetClockConfig+0x5c>)
 800e85e:	689b      	ldr	r3, [r3, #8]
 800e860:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e868:	4b0c      	ldr	r3, [pc, #48]	; (800e89c <HAL_RCC_GetClockConfig+0x5c>)
 800e86a:	689b      	ldr	r3, [r3, #8]
 800e86c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800e874:	4b09      	ldr	r3, [pc, #36]	; (800e89c <HAL_RCC_GetClockConfig+0x5c>)
 800e876:	689b      	ldr	r3, [r3, #8]
 800e878:	08db      	lsrs	r3, r3, #3
 800e87a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e882:	4b07      	ldr	r3, [pc, #28]	; (800e8a0 <HAL_RCC_GetClockConfig+0x60>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f003 020f 	and.w	r2, r3, #15
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	601a      	str	r2, [r3, #0]
}
 800e88e:	bf00      	nop
 800e890:	370c      	adds	r7, #12
 800e892:	46bd      	mov	sp, r7
 800e894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e898:	4770      	bx	lr
 800e89a:	bf00      	nop
 800e89c:	40023800 	.word	0x40023800
 800e8a0:	40023c00 	.word	0x40023c00

0800e8a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b082      	sub	sp, #8
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d101      	bne.n	800e8b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	e056      	b.n	800e964 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e8c2:	b2db      	uxtb	r3, r3
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d106      	bne.n	800e8d6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e8d0:	6878      	ldr	r0, [r7, #4]
 800e8d2:	f7f3 fe27 	bl	8002524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	2202      	movs	r2, #2
 800e8da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	681a      	ldr	r2, [r3, #0]
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e8ec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	685a      	ldr	r2, [r3, #4]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	689b      	ldr	r3, [r3, #8]
 800e8f6:	431a      	orrs	r2, r3
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	68db      	ldr	r3, [r3, #12]
 800e8fc:	431a      	orrs	r2, r3
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	691b      	ldr	r3, [r3, #16]
 800e902:	431a      	orrs	r2, r3
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	695b      	ldr	r3, [r3, #20]
 800e908:	431a      	orrs	r2, r3
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	699b      	ldr	r3, [r3, #24]
 800e90e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e912:	431a      	orrs	r2, r3
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	69db      	ldr	r3, [r3, #28]
 800e918:	431a      	orrs	r2, r3
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6a1b      	ldr	r3, [r3, #32]
 800e91e:	ea42 0103 	orr.w	r1, r2, r3
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	430a      	orrs	r2, r1
 800e92c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	699b      	ldr	r3, [r3, #24]
 800e932:	0c1b      	lsrs	r3, r3, #16
 800e934:	f003 0104 	and.w	r1, r3, #4
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	430a      	orrs	r2, r1
 800e942:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	69da      	ldr	r2, [r3, #28]
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e952:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	2200      	movs	r2, #0
 800e958:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2201      	movs	r2, #1
 800e95e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e962:	2300      	movs	r3, #0
}
 800e964:	4618      	mov	r0, r3
 800e966:	3708      	adds	r7, #8
 800e968:	46bd      	mov	sp, r7
 800e96a:	bd80      	pop	{r7, pc}

0800e96c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b088      	sub	sp, #32
 800e970:	af00      	add	r7, sp, #0
 800e972:	60f8      	str	r0, [r7, #12]
 800e974:	60b9      	str	r1, [r7, #8]
 800e976:	603b      	str	r3, [r7, #0]
 800e978:	4613      	mov	r3, r2
 800e97a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e97c:	2300      	movs	r3, #0
 800e97e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e986:	2b01      	cmp	r3, #1
 800e988:	d101      	bne.n	800e98e <HAL_SPI_Transmit+0x22>
 800e98a:	2302      	movs	r3, #2
 800e98c:	e11e      	b.n	800ebcc <HAL_SPI_Transmit+0x260>
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	2201      	movs	r2, #1
 800e992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e996:	f7fb f8f5 	bl	8009b84 <HAL_GetTick>
 800e99a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e99c:	88fb      	ldrh	r3, [r7, #6]
 800e99e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e9a6:	b2db      	uxtb	r3, r3
 800e9a8:	2b01      	cmp	r3, #1
 800e9aa:	d002      	beq.n	800e9b2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e9ac:	2302      	movs	r3, #2
 800e9ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e9b0:	e103      	b.n	800ebba <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d002      	beq.n	800e9be <HAL_SPI_Transmit+0x52>
 800e9b8:	88fb      	ldrh	r3, [r7, #6]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d102      	bne.n	800e9c4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e9be:	2301      	movs	r3, #1
 800e9c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e9c2:	e0fa      	b.n	800ebba <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2203      	movs	r2, #3
 800e9c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	68ba      	ldr	r2, [r7, #8]
 800e9d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	88fa      	ldrh	r2, [r7, #6]
 800e9dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	88fa      	ldrh	r2, [r7, #6]
 800e9e2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	2200      	movs	r2, #0
 800ea00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	689b      	ldr	r3, [r3, #8]
 800ea06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea0a:	d107      	bne.n	800ea1c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	681a      	ldr	r2, [r3, #0]
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ea1a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea26:	2b40      	cmp	r3, #64	; 0x40
 800ea28:	d007      	beq.n	800ea3a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	681a      	ldr	r2, [r3, #0]
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ea38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	68db      	ldr	r3, [r3, #12]
 800ea3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ea42:	d14b      	bne.n	800eadc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	685b      	ldr	r3, [r3, #4]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d002      	beq.n	800ea52 <HAL_SPI_Transmit+0xe6>
 800ea4c:	8afb      	ldrh	r3, [r7, #22]
 800ea4e:	2b01      	cmp	r3, #1
 800ea50:	d13e      	bne.n	800ead0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea56:	881a      	ldrh	r2, [r3, #0]
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea62:	1c9a      	adds	r2, r3, #2
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea6c:	b29b      	uxth	r3, r3
 800ea6e:	3b01      	subs	r3, #1
 800ea70:	b29a      	uxth	r2, r3
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ea76:	e02b      	b.n	800ead0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	689b      	ldr	r3, [r3, #8]
 800ea7e:	f003 0302 	and.w	r3, r3, #2
 800ea82:	2b02      	cmp	r3, #2
 800ea84:	d112      	bne.n	800eaac <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea8a:	881a      	ldrh	r2, [r3, #0]
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea96:	1c9a      	adds	r2, r3, #2
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	3b01      	subs	r3, #1
 800eaa4:	b29a      	uxth	r2, r3
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	86da      	strh	r2, [r3, #54]	; 0x36
 800eaaa:	e011      	b.n	800ead0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eaac:	f7fb f86a 	bl	8009b84 <HAL_GetTick>
 800eab0:	4602      	mov	r2, r0
 800eab2:	69bb      	ldr	r3, [r7, #24]
 800eab4:	1ad3      	subs	r3, r2, r3
 800eab6:	683a      	ldr	r2, [r7, #0]
 800eab8:	429a      	cmp	r2, r3
 800eaba:	d803      	bhi.n	800eac4 <HAL_SPI_Transmit+0x158>
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eac2:	d102      	bne.n	800eaca <HAL_SPI_Transmit+0x15e>
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d102      	bne.n	800ead0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800eaca:	2303      	movs	r3, #3
 800eacc:	77fb      	strb	r3, [r7, #31]
          goto error;
 800eace:	e074      	b.n	800ebba <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ead4:	b29b      	uxth	r3, r3
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d1ce      	bne.n	800ea78 <HAL_SPI_Transmit+0x10c>
 800eada:	e04c      	b.n	800eb76 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	685b      	ldr	r3, [r3, #4]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d002      	beq.n	800eaea <HAL_SPI_Transmit+0x17e>
 800eae4:	8afb      	ldrh	r3, [r7, #22]
 800eae6:	2b01      	cmp	r3, #1
 800eae8:	d140      	bne.n	800eb6c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	330c      	adds	r3, #12
 800eaf4:	7812      	ldrb	r2, [r2, #0]
 800eaf6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eafc:	1c5a      	adds	r2, r3, #1
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb06:	b29b      	uxth	r3, r3
 800eb08:	3b01      	subs	r3, #1
 800eb0a:	b29a      	uxth	r2, r3
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800eb10:	e02c      	b.n	800eb6c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	689b      	ldr	r3, [r3, #8]
 800eb18:	f003 0302 	and.w	r3, r3, #2
 800eb1c:	2b02      	cmp	r3, #2
 800eb1e:	d113      	bne.n	800eb48 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	330c      	adds	r3, #12
 800eb2a:	7812      	ldrb	r2, [r2, #0]
 800eb2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb32:	1c5a      	adds	r2, r3, #1
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb3c:	b29b      	uxth	r3, r3
 800eb3e:	3b01      	subs	r3, #1
 800eb40:	b29a      	uxth	r2, r3
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	86da      	strh	r2, [r3, #54]	; 0x36
 800eb46:	e011      	b.n	800eb6c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb48:	f7fb f81c 	bl	8009b84 <HAL_GetTick>
 800eb4c:	4602      	mov	r2, r0
 800eb4e:	69bb      	ldr	r3, [r7, #24]
 800eb50:	1ad3      	subs	r3, r2, r3
 800eb52:	683a      	ldr	r2, [r7, #0]
 800eb54:	429a      	cmp	r2, r3
 800eb56:	d803      	bhi.n	800eb60 <HAL_SPI_Transmit+0x1f4>
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb5e:	d102      	bne.n	800eb66 <HAL_SPI_Transmit+0x1fa>
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d102      	bne.n	800eb6c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800eb66:	2303      	movs	r3, #3
 800eb68:	77fb      	strb	r3, [r7, #31]
          goto error;
 800eb6a:	e026      	b.n	800ebba <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d1cd      	bne.n	800eb12 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800eb76:	69ba      	ldr	r2, [r7, #24]
 800eb78:	6839      	ldr	r1, [r7, #0]
 800eb7a:	68f8      	ldr	r0, [r7, #12]
 800eb7c:	f000 f9b2 	bl	800eee4 <SPI_EndRxTxTransaction>
 800eb80:	4603      	mov	r3, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d002      	beq.n	800eb8c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2220      	movs	r2, #32
 800eb8a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	689b      	ldr	r3, [r3, #8]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d10a      	bne.n	800ebaa <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eb94:	2300      	movs	r3, #0
 800eb96:	613b      	str	r3, [r7, #16]
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	68db      	ldr	r3, [r3, #12]
 800eb9e:	613b      	str	r3, [r7, #16]
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	689b      	ldr	r3, [r3, #8]
 800eba6:	613b      	str	r3, [r7, #16]
 800eba8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d002      	beq.n	800ebb8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	77fb      	strb	r3, [r7, #31]
 800ebb6:	e000      	b.n	800ebba <HAL_SPI_Transmit+0x24e>
  }

error:
 800ebb8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ebca:	7ffb      	ldrb	r3, [r7, #31]
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3720      	adds	r7, #32
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}

0800ebd4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b088      	sub	sp, #32
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	685b      	ldr	r3, [r3, #4]
 800ebe2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	689b      	ldr	r3, [r3, #8]
 800ebea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ebec:	69bb      	ldr	r3, [r7, #24]
 800ebee:	099b      	lsrs	r3, r3, #6
 800ebf0:	f003 0301 	and.w	r3, r3, #1
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d10f      	bne.n	800ec18 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ebf8:	69bb      	ldr	r3, [r7, #24]
 800ebfa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d00a      	beq.n	800ec18 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ec02:	69fb      	ldr	r3, [r7, #28]
 800ec04:	099b      	lsrs	r3, r3, #6
 800ec06:	f003 0301 	and.w	r3, r3, #1
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d004      	beq.n	800ec18 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec12:	6878      	ldr	r0, [r7, #4]
 800ec14:	4798      	blx	r3
    return;
 800ec16:	e0d7      	b.n	800edc8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ec18:	69bb      	ldr	r3, [r7, #24]
 800ec1a:	085b      	lsrs	r3, r3, #1
 800ec1c:	f003 0301 	and.w	r3, r3, #1
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d00a      	beq.n	800ec3a <HAL_SPI_IRQHandler+0x66>
 800ec24:	69fb      	ldr	r3, [r7, #28]
 800ec26:	09db      	lsrs	r3, r3, #7
 800ec28:	f003 0301 	and.w	r3, r3, #1
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d004      	beq.n	800ec3a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	4798      	blx	r3
    return;
 800ec38:	e0c6      	b.n	800edc8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ec3a:	69bb      	ldr	r3, [r7, #24]
 800ec3c:	095b      	lsrs	r3, r3, #5
 800ec3e:	f003 0301 	and.w	r3, r3, #1
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d10c      	bne.n	800ec60 <HAL_SPI_IRQHandler+0x8c>
 800ec46:	69bb      	ldr	r3, [r7, #24]
 800ec48:	099b      	lsrs	r3, r3, #6
 800ec4a:	f003 0301 	and.w	r3, r3, #1
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d106      	bne.n	800ec60 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800ec52:	69bb      	ldr	r3, [r7, #24]
 800ec54:	0a1b      	lsrs	r3, r3, #8
 800ec56:	f003 0301 	and.w	r3, r3, #1
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	f000 80b4 	beq.w	800edc8 <HAL_SPI_IRQHandler+0x1f4>
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	095b      	lsrs	r3, r3, #5
 800ec64:	f003 0301 	and.w	r3, r3, #1
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	f000 80ad 	beq.w	800edc8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ec6e:	69bb      	ldr	r3, [r7, #24]
 800ec70:	099b      	lsrs	r3, r3, #6
 800ec72:	f003 0301 	and.w	r3, r3, #1
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d023      	beq.n	800ecc2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	2b03      	cmp	r3, #3
 800ec84:	d011      	beq.n	800ecaa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec8a:	f043 0204 	orr.w	r2, r3, #4
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ec92:	2300      	movs	r3, #0
 800ec94:	617b      	str	r3, [r7, #20]
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	68db      	ldr	r3, [r3, #12]
 800ec9c:	617b      	str	r3, [r7, #20]
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	689b      	ldr	r3, [r3, #8]
 800eca4:	617b      	str	r3, [r7, #20]
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	e00b      	b.n	800ecc2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ecaa:	2300      	movs	r3, #0
 800ecac:	613b      	str	r3, [r7, #16]
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	68db      	ldr	r3, [r3, #12]
 800ecb4:	613b      	str	r3, [r7, #16]
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	689b      	ldr	r3, [r3, #8]
 800ecbc:	613b      	str	r3, [r7, #16]
 800ecbe:	693b      	ldr	r3, [r7, #16]
        return;
 800ecc0:	e082      	b.n	800edc8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	095b      	lsrs	r3, r3, #5
 800ecc6:	f003 0301 	and.w	r3, r3, #1
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d014      	beq.n	800ecf8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecd2:	f043 0201 	orr.w	r2, r3, #1
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ecda:	2300      	movs	r3, #0
 800ecdc:	60fb      	str	r3, [r7, #12]
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	689b      	ldr	r3, [r3, #8]
 800ece4:	60fb      	str	r3, [r7, #12]
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	681a      	ldr	r2, [r3, #0]
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ecf4:	601a      	str	r2, [r3, #0]
 800ecf6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800ecf8:	69bb      	ldr	r3, [r7, #24]
 800ecfa:	0a1b      	lsrs	r3, r3, #8
 800ecfc:	f003 0301 	and.w	r3, r3, #1
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00c      	beq.n	800ed1e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed08:	f043 0208 	orr.w	r2, r3, #8
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ed10:	2300      	movs	r3, #0
 800ed12:	60bb      	str	r3, [r7, #8]
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	689b      	ldr	r3, [r3, #8]
 800ed1a:	60bb      	str	r3, [r7, #8]
 800ed1c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d04f      	beq.n	800edc6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	685a      	ldr	r2, [r3, #4]
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ed34:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2201      	movs	r2, #1
 800ed3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ed3e:	69fb      	ldr	r3, [r7, #28]
 800ed40:	f003 0302 	and.w	r3, r3, #2
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d104      	bne.n	800ed52 <HAL_SPI_IRQHandler+0x17e>
 800ed48:	69fb      	ldr	r3, [r7, #28]
 800ed4a:	f003 0301 	and.w	r3, r3, #1
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d034      	beq.n	800edbc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	685a      	ldr	r2, [r3, #4]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f022 0203 	bic.w	r2, r2, #3
 800ed60:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d011      	beq.n	800ed8e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed6e:	4a18      	ldr	r2, [pc, #96]	; (800edd0 <HAL_SPI_IRQHandler+0x1fc>)
 800ed70:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7fc f866 	bl	800ae48 <HAL_DMA_Abort_IT>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d005      	beq.n	800ed8e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d016      	beq.n	800edc4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ed9a:	4a0d      	ldr	r2, [pc, #52]	; (800edd0 <HAL_SPI_IRQHandler+0x1fc>)
 800ed9c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eda2:	4618      	mov	r0, r3
 800eda4:	f7fc f850 	bl	800ae48 <HAL_DMA_Abort_IT>
 800eda8:	4603      	mov	r3, r0
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d00a      	beq.n	800edc4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800edb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800edba:	e003      	b.n	800edc4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800edbc:	6878      	ldr	r0, [r7, #4]
 800edbe:	f000 f809 	bl	800edd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800edc2:	e000      	b.n	800edc6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800edc4:	bf00      	nop
    return;
 800edc6:	bf00      	nop
  }
}
 800edc8:	3720      	adds	r7, #32
 800edca:	46bd      	mov	sp, r7
 800edcc:	bd80      	pop	{r7, pc}
 800edce:	bf00      	nop
 800edd0:	0800ede9 	.word	0x0800ede9

0800edd4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800edd4:	b480      	push	{r7}
 800edd6:	b083      	sub	sp, #12
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800eddc:	bf00      	nop
 800edde:	370c      	adds	r7, #12
 800ede0:	46bd      	mov	sp, r7
 800ede2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede6:	4770      	bx	lr

0800ede8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b084      	sub	sp, #16
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edf4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	2200      	movs	r2, #0
 800edfa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	2200      	movs	r2, #0
 800ee00:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ee02:	68f8      	ldr	r0, [r7, #12]
 800ee04:	f7ff ffe6 	bl	800edd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ee08:	bf00      	nop
 800ee0a:	3710      	adds	r7, #16
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}

0800ee10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b084      	sub	sp, #16
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	60f8      	str	r0, [r7, #12]
 800ee18:	60b9      	str	r1, [r7, #8]
 800ee1a:	603b      	str	r3, [r7, #0]
 800ee1c:	4613      	mov	r3, r2
 800ee1e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ee20:	e04c      	b.n	800eebc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ee28:	d048      	beq.n	800eebc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ee2a:	f7fa feab 	bl	8009b84 <HAL_GetTick>
 800ee2e:	4602      	mov	r2, r0
 800ee30:	69bb      	ldr	r3, [r7, #24]
 800ee32:	1ad3      	subs	r3, r2, r3
 800ee34:	683a      	ldr	r2, [r7, #0]
 800ee36:	429a      	cmp	r2, r3
 800ee38:	d902      	bls.n	800ee40 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d13d      	bne.n	800eebc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	685a      	ldr	r2, [r3, #4]
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ee4e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	685b      	ldr	r3, [r3, #4]
 800ee54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ee58:	d111      	bne.n	800ee7e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	689b      	ldr	r3, [r3, #8]
 800ee5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ee62:	d004      	beq.n	800ee6e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	689b      	ldr	r3, [r3, #8]
 800ee68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ee6c:	d107      	bne.n	800ee7e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	681a      	ldr	r2, [r3, #0]
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ee7c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ee86:	d10f      	bne.n	800eea8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	681a      	ldr	r2, [r3, #0]
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ee96:	601a      	str	r2, [r3, #0]
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	681a      	ldr	r2, [r3, #0]
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800eea6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800eeb8:	2303      	movs	r3, #3
 800eeba:	e00f      	b.n	800eedc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	689a      	ldr	r2, [r3, #8]
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	4013      	ands	r3, r2
 800eec6:	68ba      	ldr	r2, [r7, #8]
 800eec8:	429a      	cmp	r2, r3
 800eeca:	bf0c      	ite	eq
 800eecc:	2301      	moveq	r3, #1
 800eece:	2300      	movne	r3, #0
 800eed0:	b2db      	uxtb	r3, r3
 800eed2:	461a      	mov	r2, r3
 800eed4:	79fb      	ldrb	r3, [r7, #7]
 800eed6:	429a      	cmp	r2, r3
 800eed8:	d1a3      	bne.n	800ee22 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800eeda:	2300      	movs	r3, #0
}
 800eedc:	4618      	mov	r0, r3
 800eede:	3710      	adds	r7, #16
 800eee0:	46bd      	mov	sp, r7
 800eee2:	bd80      	pop	{r7, pc}

0800eee4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b088      	sub	sp, #32
 800eee8:	af02      	add	r7, sp, #8
 800eeea:	60f8      	str	r0, [r7, #12]
 800eeec:	60b9      	str	r1, [r7, #8]
 800eeee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800eef0:	4b1b      	ldr	r3, [pc, #108]	; (800ef60 <SPI_EndRxTxTransaction+0x7c>)
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	4a1b      	ldr	r2, [pc, #108]	; (800ef64 <SPI_EndRxTxTransaction+0x80>)
 800eef6:	fba2 2303 	umull	r2, r3, r2, r3
 800eefa:	0d5b      	lsrs	r3, r3, #21
 800eefc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ef00:	fb02 f303 	mul.w	r3, r2, r3
 800ef04:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	685b      	ldr	r3, [r3, #4]
 800ef0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ef0e:	d112      	bne.n	800ef36 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	9300      	str	r3, [sp, #0]
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	2200      	movs	r2, #0
 800ef18:	2180      	movs	r1, #128	; 0x80
 800ef1a:	68f8      	ldr	r0, [r7, #12]
 800ef1c:	f7ff ff78 	bl	800ee10 <SPI_WaitFlagStateUntilTimeout>
 800ef20:	4603      	mov	r3, r0
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d016      	beq.n	800ef54 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef2a:	f043 0220 	orr.w	r2, r3, #32
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ef32:	2303      	movs	r3, #3
 800ef34:	e00f      	b.n	800ef56 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ef36:	697b      	ldr	r3, [r7, #20]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d00a      	beq.n	800ef52 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	3b01      	subs	r3, #1
 800ef40:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	689b      	ldr	r3, [r3, #8]
 800ef48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef4c:	2b80      	cmp	r3, #128	; 0x80
 800ef4e:	d0f2      	beq.n	800ef36 <SPI_EndRxTxTransaction+0x52>
 800ef50:	e000      	b.n	800ef54 <SPI_EndRxTxTransaction+0x70>
        break;
 800ef52:	bf00      	nop
  }

  return HAL_OK;
 800ef54:	2300      	movs	r3, #0
}
 800ef56:	4618      	mov	r0, r3
 800ef58:	3718      	adds	r7, #24
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	bd80      	pop	{r7, pc}
 800ef5e:	bf00      	nop
 800ef60:	200001b8 	.word	0x200001b8
 800ef64:	165e9f81 	.word	0x165e9f81

0800ef68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b082      	sub	sp, #8
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d101      	bne.n	800ef7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ef76:	2301      	movs	r3, #1
 800ef78:	e01d      	b.n	800efb6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef80:	b2db      	uxtb	r3, r3
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d106      	bne.n	800ef94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2200      	movs	r2, #0
 800ef8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f7f3 f814 	bl	8001fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	2202      	movs	r2, #2
 800ef98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681a      	ldr	r2, [r3, #0]
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	3304      	adds	r3, #4
 800efa4:	4619      	mov	r1, r3
 800efa6:	4610      	mov	r0, r2
 800efa8:	f000 fb74 	bl	800f694 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2201      	movs	r2, #1
 800efb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800efb4:	2300      	movs	r3, #0
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3708      	adds	r7, #8
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}

0800efbe <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800efbe:	b480      	push	{r7}
 800efc0:	b085      	sub	sp, #20
 800efc2:	af00      	add	r7, sp, #0
 800efc4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	2202      	movs	r2, #2
 800efca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	689b      	ldr	r3, [r3, #8]
 800efd4:	f003 0307 	and.w	r3, r3, #7
 800efd8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	2b06      	cmp	r3, #6
 800efde:	d007      	beq.n	800eff0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	681a      	ldr	r2, [r3, #0]
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	f042 0201 	orr.w	r2, r2, #1
 800efee:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2201      	movs	r2, #1
 800eff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800eff8:	2300      	movs	r3, #0
}
 800effa:	4618      	mov	r0, r3
 800effc:	3714      	adds	r7, #20
 800effe:	46bd      	mov	sp, r7
 800f000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f004:	4770      	bx	lr

0800f006 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f006:	b480      	push	{r7}
 800f008:	b085      	sub	sp, #20
 800f00a:	af00      	add	r7, sp, #0
 800f00c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	68da      	ldr	r2, [r3, #12]
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f042 0201 	orr.w	r2, r2, #1
 800f01c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	689b      	ldr	r3, [r3, #8]
 800f024:	f003 0307 	and.w	r3, r3, #7
 800f028:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	2b06      	cmp	r3, #6
 800f02e:	d007      	beq.n	800f040 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	681a      	ldr	r2, [r3, #0]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	f042 0201 	orr.w	r2, r2, #1
 800f03e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f040:	2300      	movs	r3, #0
}
 800f042:	4618      	mov	r0, r3
 800f044:	3714      	adds	r7, #20
 800f046:	46bd      	mov	sp, r7
 800f048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04c:	4770      	bx	lr

0800f04e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f04e:	b580      	push	{r7, lr}
 800f050:	b082      	sub	sp, #8
 800f052:	af00      	add	r7, sp, #0
 800f054:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d101      	bne.n	800f060 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f05c:	2301      	movs	r3, #1
 800f05e:	e01d      	b.n	800f09c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f066:	b2db      	uxtb	r3, r3
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d106      	bne.n	800f07a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	2200      	movs	r2, #0
 800f070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f7f2 fe63 	bl	8001d40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	2202      	movs	r2, #2
 800f07e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681a      	ldr	r2, [r3, #0]
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	3304      	adds	r3, #4
 800f08a:	4619      	mov	r1, r3
 800f08c:	4610      	mov	r0, r2
 800f08e:	f000 fb01 	bl	800f694 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	2201      	movs	r2, #1
 800f096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f09a:	2300      	movs	r3, #0
}
 800f09c:	4618      	mov	r0, r3
 800f09e:	3708      	adds	r7, #8
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	bd80      	pop	{r7, pc}

0800f0a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b084      	sub	sp, #16
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
 800f0ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	2201      	movs	r2, #1
 800f0b4:	6839      	ldr	r1, [r7, #0]
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f000 fdd6 	bl	800fc68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	4a15      	ldr	r2, [pc, #84]	; (800f118 <HAL_TIM_PWM_Start+0x74>)
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	d004      	beq.n	800f0d0 <HAL_TIM_PWM_Start+0x2c>
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	4a14      	ldr	r2, [pc, #80]	; (800f11c <HAL_TIM_PWM_Start+0x78>)
 800f0cc:	4293      	cmp	r3, r2
 800f0ce:	d101      	bne.n	800f0d4 <HAL_TIM_PWM_Start+0x30>
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	e000      	b.n	800f0d6 <HAL_TIM_PWM_Start+0x32>
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d007      	beq.n	800f0ea <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f0e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	689b      	ldr	r3, [r3, #8]
 800f0f0:	f003 0307 	and.w	r3, r3, #7
 800f0f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	2b06      	cmp	r3, #6
 800f0fa:	d007      	beq.n	800f10c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	681a      	ldr	r2, [r3, #0]
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	f042 0201 	orr.w	r2, r2, #1
 800f10a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f10c:	2300      	movs	r3, #0
}
 800f10e:	4618      	mov	r0, r3
 800f110:	3710      	adds	r7, #16
 800f112:	46bd      	mov	sp, r7
 800f114:	bd80      	pop	{r7, pc}
 800f116:	bf00      	nop
 800f118:	40010000 	.word	0x40010000
 800f11c:	40010400 	.word	0x40010400

0800f120 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b082      	sub	sp, #8
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	691b      	ldr	r3, [r3, #16]
 800f12e:	f003 0302 	and.w	r3, r3, #2
 800f132:	2b02      	cmp	r3, #2
 800f134:	d122      	bne.n	800f17c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	68db      	ldr	r3, [r3, #12]
 800f13c:	f003 0302 	and.w	r3, r3, #2
 800f140:	2b02      	cmp	r3, #2
 800f142:	d11b      	bne.n	800f17c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	f06f 0202 	mvn.w	r2, #2
 800f14c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2201      	movs	r2, #1
 800f152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	699b      	ldr	r3, [r3, #24]
 800f15a:	f003 0303 	and.w	r3, r3, #3
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d003      	beq.n	800f16a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f162:	6878      	ldr	r0, [r7, #4]
 800f164:	f000 fa78 	bl	800f658 <HAL_TIM_IC_CaptureCallback>
 800f168:	e005      	b.n	800f176 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f16a:	6878      	ldr	r0, [r7, #4]
 800f16c:	f000 fa6a 	bl	800f644 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f000 fa7b 	bl	800f66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	691b      	ldr	r3, [r3, #16]
 800f182:	f003 0304 	and.w	r3, r3, #4
 800f186:	2b04      	cmp	r3, #4
 800f188:	d122      	bne.n	800f1d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	68db      	ldr	r3, [r3, #12]
 800f190:	f003 0304 	and.w	r3, r3, #4
 800f194:	2b04      	cmp	r3, #4
 800f196:	d11b      	bne.n	800f1d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	f06f 0204 	mvn.w	r2, #4
 800f1a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	2202      	movs	r2, #2
 800f1a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	699b      	ldr	r3, [r3, #24]
 800f1ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d003      	beq.n	800f1be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f000 fa4e 	bl	800f658 <HAL_TIM_IC_CaptureCallback>
 800f1bc:	e005      	b.n	800f1ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f000 fa40 	bl	800f644 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f1c4:	6878      	ldr	r0, [r7, #4]
 800f1c6:	f000 fa51 	bl	800f66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	691b      	ldr	r3, [r3, #16]
 800f1d6:	f003 0308 	and.w	r3, r3, #8
 800f1da:	2b08      	cmp	r3, #8
 800f1dc:	d122      	bne.n	800f224 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	68db      	ldr	r3, [r3, #12]
 800f1e4:	f003 0308 	and.w	r3, r3, #8
 800f1e8:	2b08      	cmp	r3, #8
 800f1ea:	d11b      	bne.n	800f224 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	f06f 0208 	mvn.w	r2, #8
 800f1f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	2204      	movs	r2, #4
 800f1fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	69db      	ldr	r3, [r3, #28]
 800f202:	f003 0303 	and.w	r3, r3, #3
 800f206:	2b00      	cmp	r3, #0
 800f208:	d003      	beq.n	800f212 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f20a:	6878      	ldr	r0, [r7, #4]
 800f20c:	f000 fa24 	bl	800f658 <HAL_TIM_IC_CaptureCallback>
 800f210:	e005      	b.n	800f21e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f212:	6878      	ldr	r0, [r7, #4]
 800f214:	f000 fa16 	bl	800f644 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f000 fa27 	bl	800f66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	2200      	movs	r2, #0
 800f222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	691b      	ldr	r3, [r3, #16]
 800f22a:	f003 0310 	and.w	r3, r3, #16
 800f22e:	2b10      	cmp	r3, #16
 800f230:	d122      	bne.n	800f278 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	68db      	ldr	r3, [r3, #12]
 800f238:	f003 0310 	and.w	r3, r3, #16
 800f23c:	2b10      	cmp	r3, #16
 800f23e:	d11b      	bne.n	800f278 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	f06f 0210 	mvn.w	r2, #16
 800f248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	2208      	movs	r2, #8
 800f24e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	69db      	ldr	r3, [r3, #28]
 800f256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d003      	beq.n	800f266 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f25e:	6878      	ldr	r0, [r7, #4]
 800f260:	f000 f9fa 	bl	800f658 <HAL_TIM_IC_CaptureCallback>
 800f264:	e005      	b.n	800f272 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f266:	6878      	ldr	r0, [r7, #4]
 800f268:	f000 f9ec 	bl	800f644 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f26c:	6878      	ldr	r0, [r7, #4]
 800f26e:	f000 f9fd 	bl	800f66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	2200      	movs	r2, #0
 800f276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	691b      	ldr	r3, [r3, #16]
 800f27e:	f003 0301 	and.w	r3, r3, #1
 800f282:	2b01      	cmp	r3, #1
 800f284:	d10e      	bne.n	800f2a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	68db      	ldr	r3, [r3, #12]
 800f28c:	f003 0301 	and.w	r3, r3, #1
 800f290:	2b01      	cmp	r3, #1
 800f292:	d107      	bne.n	800f2a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	f06f 0201 	mvn.w	r2, #1
 800f29c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f7f7 fc9e 	bl	8006be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	691b      	ldr	r3, [r3, #16]
 800f2aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2ae:	2b80      	cmp	r3, #128	; 0x80
 800f2b0:	d10e      	bne.n	800f2d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	68db      	ldr	r3, [r3, #12]
 800f2b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2bc:	2b80      	cmp	r3, #128	; 0x80
 800f2be:	d107      	bne.n	800f2d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f2c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	f000 fd78 	bl	800fdc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	691b      	ldr	r3, [r3, #16]
 800f2d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2da:	2b40      	cmp	r3, #64	; 0x40
 800f2dc:	d10e      	bne.n	800f2fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	68db      	ldr	r3, [r3, #12]
 800f2e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2e8:	2b40      	cmp	r3, #64	; 0x40
 800f2ea:	d107      	bne.n	800f2fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f2f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	f000 f9c2 	bl	800f680 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	691b      	ldr	r3, [r3, #16]
 800f302:	f003 0320 	and.w	r3, r3, #32
 800f306:	2b20      	cmp	r3, #32
 800f308:	d10e      	bne.n	800f328 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	68db      	ldr	r3, [r3, #12]
 800f310:	f003 0320 	and.w	r3, r3, #32
 800f314:	2b20      	cmp	r3, #32
 800f316:	d107      	bne.n	800f328 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f06f 0220 	mvn.w	r2, #32
 800f320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f000 fd42 	bl	800fdac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f328:	bf00      	nop
 800f32a:	3708      	adds	r7, #8
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}

0800f330 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b084      	sub	sp, #16
 800f334:	af00      	add	r7, sp, #0
 800f336:	60f8      	str	r0, [r7, #12]
 800f338:	60b9      	str	r1, [r7, #8]
 800f33a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f342:	2b01      	cmp	r3, #1
 800f344:	d101      	bne.n	800f34a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f346:	2302      	movs	r3, #2
 800f348:	e0b4      	b.n	800f4b4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	2201      	movs	r2, #1
 800f34e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	2202      	movs	r2, #2
 800f356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	2b0c      	cmp	r3, #12
 800f35e:	f200 809f 	bhi.w	800f4a0 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f362:	a201      	add	r2, pc, #4	; (adr r2, 800f368 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f368:	0800f39d 	.word	0x0800f39d
 800f36c:	0800f4a1 	.word	0x0800f4a1
 800f370:	0800f4a1 	.word	0x0800f4a1
 800f374:	0800f4a1 	.word	0x0800f4a1
 800f378:	0800f3dd 	.word	0x0800f3dd
 800f37c:	0800f4a1 	.word	0x0800f4a1
 800f380:	0800f4a1 	.word	0x0800f4a1
 800f384:	0800f4a1 	.word	0x0800f4a1
 800f388:	0800f41f 	.word	0x0800f41f
 800f38c:	0800f4a1 	.word	0x0800f4a1
 800f390:	0800f4a1 	.word	0x0800f4a1
 800f394:	0800f4a1 	.word	0x0800f4a1
 800f398:	0800f45f 	.word	0x0800f45f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	68b9      	ldr	r1, [r7, #8]
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	f000 fa16 	bl	800f7d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	699a      	ldr	r2, [r3, #24]
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	f042 0208 	orr.w	r2, r2, #8
 800f3b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	699a      	ldr	r2, [r3, #24]
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f022 0204 	bic.w	r2, r2, #4
 800f3c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	6999      	ldr	r1, [r3, #24]
 800f3ce:	68bb      	ldr	r3, [r7, #8]
 800f3d0:	691a      	ldr	r2, [r3, #16]
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	430a      	orrs	r2, r1
 800f3d8:	619a      	str	r2, [r3, #24]
      break;
 800f3da:	e062      	b.n	800f4a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	68b9      	ldr	r1, [r7, #8]
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f000 fa66 	bl	800f8b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	699a      	ldr	r2, [r3, #24]
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f3f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	699a      	ldr	r2, [r3, #24]
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	6999      	ldr	r1, [r3, #24]
 800f40e:	68bb      	ldr	r3, [r7, #8]
 800f410:	691b      	ldr	r3, [r3, #16]
 800f412:	021a      	lsls	r2, r3, #8
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	430a      	orrs	r2, r1
 800f41a:	619a      	str	r2, [r3, #24]
      break;
 800f41c:	e041      	b.n	800f4a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	68b9      	ldr	r1, [r7, #8]
 800f424:	4618      	mov	r0, r3
 800f426:	f000 fabb 	bl	800f9a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	69da      	ldr	r2, [r3, #28]
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	f042 0208 	orr.w	r2, r2, #8
 800f438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	69da      	ldr	r2, [r3, #28]
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	f022 0204 	bic.w	r2, r2, #4
 800f448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	69d9      	ldr	r1, [r3, #28]
 800f450:	68bb      	ldr	r3, [r7, #8]
 800f452:	691a      	ldr	r2, [r3, #16]
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	430a      	orrs	r2, r1
 800f45a:	61da      	str	r2, [r3, #28]
      break;
 800f45c:	e021      	b.n	800f4a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	68b9      	ldr	r1, [r7, #8]
 800f464:	4618      	mov	r0, r3
 800f466:	f000 fb0f 	bl	800fa88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	69da      	ldr	r2, [r3, #28]
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	69da      	ldr	r2, [r3, #28]
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	69d9      	ldr	r1, [r3, #28]
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	691b      	ldr	r3, [r3, #16]
 800f494:	021a      	lsls	r2, r3, #8
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	430a      	orrs	r2, r1
 800f49c:	61da      	str	r2, [r3, #28]
      break;
 800f49e:	e000      	b.n	800f4a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f4a0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	2201      	movs	r2, #1
 800f4a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f4b2:	2300      	movs	r3, #0
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	3710      	adds	r7, #16
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	bd80      	pop	{r7, pc}

0800f4bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b084      	sub	sp, #16
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
 800f4c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f4cc:	2b01      	cmp	r3, #1
 800f4ce:	d101      	bne.n	800f4d4 <HAL_TIM_ConfigClockSource+0x18>
 800f4d0:	2302      	movs	r3, #2
 800f4d2:	e0b3      	b.n	800f63c <HAL_TIM_ConfigClockSource+0x180>
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2201      	movs	r2, #1
 800f4d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2202      	movs	r2, #2
 800f4e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	689b      	ldr	r3, [r3, #8]
 800f4ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800f4f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f4fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	68fa      	ldr	r2, [r7, #12]
 800f502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f50c:	d03e      	beq.n	800f58c <HAL_TIM_ConfigClockSource+0xd0>
 800f50e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f512:	f200 8087 	bhi.w	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f51a:	f000 8085 	beq.w	800f628 <HAL_TIM_ConfigClockSource+0x16c>
 800f51e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f522:	d87f      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f524:	2b70      	cmp	r3, #112	; 0x70
 800f526:	d01a      	beq.n	800f55e <HAL_TIM_ConfigClockSource+0xa2>
 800f528:	2b70      	cmp	r3, #112	; 0x70
 800f52a:	d87b      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f52c:	2b60      	cmp	r3, #96	; 0x60
 800f52e:	d050      	beq.n	800f5d2 <HAL_TIM_ConfigClockSource+0x116>
 800f530:	2b60      	cmp	r3, #96	; 0x60
 800f532:	d877      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f534:	2b50      	cmp	r3, #80	; 0x50
 800f536:	d03c      	beq.n	800f5b2 <HAL_TIM_ConfigClockSource+0xf6>
 800f538:	2b50      	cmp	r3, #80	; 0x50
 800f53a:	d873      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f53c:	2b40      	cmp	r3, #64	; 0x40
 800f53e:	d058      	beq.n	800f5f2 <HAL_TIM_ConfigClockSource+0x136>
 800f540:	2b40      	cmp	r3, #64	; 0x40
 800f542:	d86f      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f544:	2b30      	cmp	r3, #48	; 0x30
 800f546:	d064      	beq.n	800f612 <HAL_TIM_ConfigClockSource+0x156>
 800f548:	2b30      	cmp	r3, #48	; 0x30
 800f54a:	d86b      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f54c:	2b20      	cmp	r3, #32
 800f54e:	d060      	beq.n	800f612 <HAL_TIM_ConfigClockSource+0x156>
 800f550:	2b20      	cmp	r3, #32
 800f552:	d867      	bhi.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
 800f554:	2b00      	cmp	r3, #0
 800f556:	d05c      	beq.n	800f612 <HAL_TIM_ConfigClockSource+0x156>
 800f558:	2b10      	cmp	r3, #16
 800f55a:	d05a      	beq.n	800f612 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800f55c:	e062      	b.n	800f624 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	6818      	ldr	r0, [r3, #0]
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	6899      	ldr	r1, [r3, #8]
 800f566:	683b      	ldr	r3, [r7, #0]
 800f568:	685a      	ldr	r2, [r3, #4]
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	68db      	ldr	r3, [r3, #12]
 800f56e:	f000 fb5b 	bl	800fc28 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	689b      	ldr	r3, [r3, #8]
 800f578:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f580:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	68fa      	ldr	r2, [r7, #12]
 800f588:	609a      	str	r2, [r3, #8]
      break;
 800f58a:	e04e      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	6818      	ldr	r0, [r3, #0]
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	6899      	ldr	r1, [r3, #8]
 800f594:	683b      	ldr	r3, [r7, #0]
 800f596:	685a      	ldr	r2, [r3, #4]
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	68db      	ldr	r3, [r3, #12]
 800f59c:	f000 fb44 	bl	800fc28 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	689a      	ldr	r2, [r3, #8]
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f5ae:	609a      	str	r2, [r3, #8]
      break;
 800f5b0:	e03b      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6818      	ldr	r0, [r3, #0]
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	6859      	ldr	r1, [r3, #4]
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	68db      	ldr	r3, [r3, #12]
 800f5be:	461a      	mov	r2, r3
 800f5c0:	f000 fab8 	bl	800fb34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	2150      	movs	r1, #80	; 0x50
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	f000 fb11 	bl	800fbf2 <TIM_ITRx_SetConfig>
      break;
 800f5d0:	e02b      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	6818      	ldr	r0, [r3, #0]
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	6859      	ldr	r1, [r3, #4]
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	68db      	ldr	r3, [r3, #12]
 800f5de:	461a      	mov	r2, r3
 800f5e0:	f000 fad7 	bl	800fb92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	2160      	movs	r1, #96	; 0x60
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	f000 fb01 	bl	800fbf2 <TIM_ITRx_SetConfig>
      break;
 800f5f0:	e01b      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	6818      	ldr	r0, [r3, #0]
 800f5f6:	683b      	ldr	r3, [r7, #0]
 800f5f8:	6859      	ldr	r1, [r3, #4]
 800f5fa:	683b      	ldr	r3, [r7, #0]
 800f5fc:	68db      	ldr	r3, [r3, #12]
 800f5fe:	461a      	mov	r2, r3
 800f600:	f000 fa98 	bl	800fb34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	2140      	movs	r1, #64	; 0x40
 800f60a:	4618      	mov	r0, r3
 800f60c:	f000 faf1 	bl	800fbf2 <TIM_ITRx_SetConfig>
      break;
 800f610:	e00b      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681a      	ldr	r2, [r3, #0]
 800f616:	683b      	ldr	r3, [r7, #0]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	4619      	mov	r1, r3
 800f61c:	4610      	mov	r0, r2
 800f61e:	f000 fae8 	bl	800fbf2 <TIM_ITRx_SetConfig>
      break;
 800f622:	e002      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800f624:	bf00      	nop
 800f626:	e000      	b.n	800f62a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800f628:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	2201      	movs	r2, #1
 800f62e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2200      	movs	r2, #0
 800f636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f63a:	2300      	movs	r3, #0
}
 800f63c:	4618      	mov	r0, r3
 800f63e:	3710      	adds	r7, #16
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f644:	b480      	push	{r7}
 800f646:	b083      	sub	sp, #12
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f64c:	bf00      	nop
 800f64e:	370c      	adds	r7, #12
 800f650:	46bd      	mov	sp, r7
 800f652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f656:	4770      	bx	lr

0800f658 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f658:	b480      	push	{r7}
 800f65a:	b083      	sub	sp, #12
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f660:	bf00      	nop
 800f662:	370c      	adds	r7, #12
 800f664:	46bd      	mov	sp, r7
 800f666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66a:	4770      	bx	lr

0800f66c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f66c:	b480      	push	{r7}
 800f66e:	b083      	sub	sp, #12
 800f670:	af00      	add	r7, sp, #0
 800f672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f674:	bf00      	nop
 800f676:	370c      	adds	r7, #12
 800f678:	46bd      	mov	sp, r7
 800f67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67e:	4770      	bx	lr

0800f680 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f680:	b480      	push	{r7}
 800f682:	b083      	sub	sp, #12
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f688:	bf00      	nop
 800f68a:	370c      	adds	r7, #12
 800f68c:	46bd      	mov	sp, r7
 800f68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f692:	4770      	bx	lr

0800f694 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f694:	b480      	push	{r7}
 800f696:	b085      	sub	sp, #20
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
 800f69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	4a40      	ldr	r2, [pc, #256]	; (800f7a8 <TIM_Base_SetConfig+0x114>)
 800f6a8:	4293      	cmp	r3, r2
 800f6aa:	d013      	beq.n	800f6d4 <TIM_Base_SetConfig+0x40>
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f6b2:	d00f      	beq.n	800f6d4 <TIM_Base_SetConfig+0x40>
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	4a3d      	ldr	r2, [pc, #244]	; (800f7ac <TIM_Base_SetConfig+0x118>)
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d00b      	beq.n	800f6d4 <TIM_Base_SetConfig+0x40>
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	4a3c      	ldr	r2, [pc, #240]	; (800f7b0 <TIM_Base_SetConfig+0x11c>)
 800f6c0:	4293      	cmp	r3, r2
 800f6c2:	d007      	beq.n	800f6d4 <TIM_Base_SetConfig+0x40>
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	4a3b      	ldr	r2, [pc, #236]	; (800f7b4 <TIM_Base_SetConfig+0x120>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d003      	beq.n	800f6d4 <TIM_Base_SetConfig+0x40>
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	4a3a      	ldr	r2, [pc, #232]	; (800f7b8 <TIM_Base_SetConfig+0x124>)
 800f6d0:	4293      	cmp	r3, r2
 800f6d2:	d108      	bne.n	800f6e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f6da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	68fa      	ldr	r2, [r7, #12]
 800f6e2:	4313      	orrs	r3, r2
 800f6e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	4a2f      	ldr	r2, [pc, #188]	; (800f7a8 <TIM_Base_SetConfig+0x114>)
 800f6ea:	4293      	cmp	r3, r2
 800f6ec:	d02b      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f6f4:	d027      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	4a2c      	ldr	r2, [pc, #176]	; (800f7ac <TIM_Base_SetConfig+0x118>)
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	d023      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	4a2b      	ldr	r2, [pc, #172]	; (800f7b0 <TIM_Base_SetConfig+0x11c>)
 800f702:	4293      	cmp	r3, r2
 800f704:	d01f      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	4a2a      	ldr	r2, [pc, #168]	; (800f7b4 <TIM_Base_SetConfig+0x120>)
 800f70a:	4293      	cmp	r3, r2
 800f70c:	d01b      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	4a29      	ldr	r2, [pc, #164]	; (800f7b8 <TIM_Base_SetConfig+0x124>)
 800f712:	4293      	cmp	r3, r2
 800f714:	d017      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	4a28      	ldr	r2, [pc, #160]	; (800f7bc <TIM_Base_SetConfig+0x128>)
 800f71a:	4293      	cmp	r3, r2
 800f71c:	d013      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	4a27      	ldr	r2, [pc, #156]	; (800f7c0 <TIM_Base_SetConfig+0x12c>)
 800f722:	4293      	cmp	r3, r2
 800f724:	d00f      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	4a26      	ldr	r2, [pc, #152]	; (800f7c4 <TIM_Base_SetConfig+0x130>)
 800f72a:	4293      	cmp	r3, r2
 800f72c:	d00b      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	4a25      	ldr	r2, [pc, #148]	; (800f7c8 <TIM_Base_SetConfig+0x134>)
 800f732:	4293      	cmp	r3, r2
 800f734:	d007      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	4a24      	ldr	r2, [pc, #144]	; (800f7cc <TIM_Base_SetConfig+0x138>)
 800f73a:	4293      	cmp	r3, r2
 800f73c:	d003      	beq.n	800f746 <TIM_Base_SetConfig+0xb2>
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	4a23      	ldr	r2, [pc, #140]	; (800f7d0 <TIM_Base_SetConfig+0x13c>)
 800f742:	4293      	cmp	r3, r2
 800f744:	d108      	bne.n	800f758 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f74c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	68db      	ldr	r3, [r3, #12]
 800f752:	68fa      	ldr	r2, [r7, #12]
 800f754:	4313      	orrs	r3, r2
 800f756:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	695b      	ldr	r3, [r3, #20]
 800f762:	4313      	orrs	r3, r2
 800f764:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	68fa      	ldr	r2, [r7, #12]
 800f76a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f76c:	683b      	ldr	r3, [r7, #0]
 800f76e:	689a      	ldr	r2, [r3, #8]
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	681a      	ldr	r2, [r3, #0]
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a0a      	ldr	r2, [pc, #40]	; (800f7a8 <TIM_Base_SetConfig+0x114>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d003      	beq.n	800f78c <TIM_Base_SetConfig+0xf8>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a0c      	ldr	r2, [pc, #48]	; (800f7b8 <TIM_Base_SetConfig+0x124>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d103      	bne.n	800f794 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	691a      	ldr	r2, [r3, #16]
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2201      	movs	r2, #1
 800f798:	615a      	str	r2, [r3, #20]
}
 800f79a:	bf00      	nop
 800f79c:	3714      	adds	r7, #20
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a4:	4770      	bx	lr
 800f7a6:	bf00      	nop
 800f7a8:	40010000 	.word	0x40010000
 800f7ac:	40000400 	.word	0x40000400
 800f7b0:	40000800 	.word	0x40000800
 800f7b4:	40000c00 	.word	0x40000c00
 800f7b8:	40010400 	.word	0x40010400
 800f7bc:	40014000 	.word	0x40014000
 800f7c0:	40014400 	.word	0x40014400
 800f7c4:	40014800 	.word	0x40014800
 800f7c8:	40001800 	.word	0x40001800
 800f7cc:	40001c00 	.word	0x40001c00
 800f7d0:	40002000 	.word	0x40002000

0800f7d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b087      	sub	sp, #28
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
 800f7dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	6a1b      	ldr	r3, [r3, #32]
 800f7e2:	f023 0201 	bic.w	r2, r3, #1
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	6a1b      	ldr	r3, [r3, #32]
 800f7ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	685b      	ldr	r3, [r3, #4]
 800f7f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	699b      	ldr	r3, [r3, #24]
 800f7fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	f023 0303 	bic.w	r3, r3, #3
 800f80a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f80c:	683b      	ldr	r3, [r7, #0]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	68fa      	ldr	r2, [r7, #12]
 800f812:	4313      	orrs	r3, r2
 800f814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	f023 0302 	bic.w	r3, r3, #2
 800f81c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	689b      	ldr	r3, [r3, #8]
 800f822:	697a      	ldr	r2, [r7, #20]
 800f824:	4313      	orrs	r3, r2
 800f826:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	4a20      	ldr	r2, [pc, #128]	; (800f8ac <TIM_OC1_SetConfig+0xd8>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d003      	beq.n	800f838 <TIM_OC1_SetConfig+0x64>
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	4a1f      	ldr	r2, [pc, #124]	; (800f8b0 <TIM_OC1_SetConfig+0xdc>)
 800f834:	4293      	cmp	r3, r2
 800f836:	d10c      	bne.n	800f852 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	f023 0308 	bic.w	r3, r3, #8
 800f83e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f840:	683b      	ldr	r3, [r7, #0]
 800f842:	68db      	ldr	r3, [r3, #12]
 800f844:	697a      	ldr	r2, [r7, #20]
 800f846:	4313      	orrs	r3, r2
 800f848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	f023 0304 	bic.w	r3, r3, #4
 800f850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	4a15      	ldr	r2, [pc, #84]	; (800f8ac <TIM_OC1_SetConfig+0xd8>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d003      	beq.n	800f862 <TIM_OC1_SetConfig+0x8e>
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	4a14      	ldr	r2, [pc, #80]	; (800f8b0 <TIM_OC1_SetConfig+0xdc>)
 800f85e:	4293      	cmp	r3, r2
 800f860:	d111      	bne.n	800f886 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	695b      	ldr	r3, [r3, #20]
 800f876:	693a      	ldr	r2, [r7, #16]
 800f878:	4313      	orrs	r3, r2
 800f87a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f87c:	683b      	ldr	r3, [r7, #0]
 800f87e:	699b      	ldr	r3, [r3, #24]
 800f880:	693a      	ldr	r2, [r7, #16]
 800f882:	4313      	orrs	r3, r2
 800f884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	693a      	ldr	r2, [r7, #16]
 800f88a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	68fa      	ldr	r2, [r7, #12]
 800f890:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	685a      	ldr	r2, [r3, #4]
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	697a      	ldr	r2, [r7, #20]
 800f89e:	621a      	str	r2, [r3, #32]
}
 800f8a0:	bf00      	nop
 800f8a2:	371c      	adds	r7, #28
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr
 800f8ac:	40010000 	.word	0x40010000
 800f8b0:	40010400 	.word	0x40010400

0800f8b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b087      	sub	sp, #28
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
 800f8bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	6a1b      	ldr	r3, [r3, #32]
 800f8c2:	f023 0210 	bic.w	r2, r3, #16
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	6a1b      	ldr	r3, [r3, #32]
 800f8ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	685b      	ldr	r3, [r3, #4]
 800f8d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	699b      	ldr	r3, [r3, #24]
 800f8da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f8e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f8ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	021b      	lsls	r3, r3, #8
 800f8f2:	68fa      	ldr	r2, [r7, #12]
 800f8f4:	4313      	orrs	r3, r2
 800f8f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f8f8:	697b      	ldr	r3, [r7, #20]
 800f8fa:	f023 0320 	bic.w	r3, r3, #32
 800f8fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f900:	683b      	ldr	r3, [r7, #0]
 800f902:	689b      	ldr	r3, [r3, #8]
 800f904:	011b      	lsls	r3, r3, #4
 800f906:	697a      	ldr	r2, [r7, #20]
 800f908:	4313      	orrs	r3, r2
 800f90a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	4a22      	ldr	r2, [pc, #136]	; (800f998 <TIM_OC2_SetConfig+0xe4>)
 800f910:	4293      	cmp	r3, r2
 800f912:	d003      	beq.n	800f91c <TIM_OC2_SetConfig+0x68>
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	4a21      	ldr	r2, [pc, #132]	; (800f99c <TIM_OC2_SetConfig+0xe8>)
 800f918:	4293      	cmp	r3, r2
 800f91a:	d10d      	bne.n	800f938 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f922:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f924:	683b      	ldr	r3, [r7, #0]
 800f926:	68db      	ldr	r3, [r3, #12]
 800f928:	011b      	lsls	r3, r3, #4
 800f92a:	697a      	ldr	r2, [r7, #20]
 800f92c:	4313      	orrs	r3, r2
 800f92e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f930:	697b      	ldr	r3, [r7, #20]
 800f932:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f936:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	4a17      	ldr	r2, [pc, #92]	; (800f998 <TIM_OC2_SetConfig+0xe4>)
 800f93c:	4293      	cmp	r3, r2
 800f93e:	d003      	beq.n	800f948 <TIM_OC2_SetConfig+0x94>
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	4a16      	ldr	r2, [pc, #88]	; (800f99c <TIM_OC2_SetConfig+0xe8>)
 800f944:	4293      	cmp	r3, r2
 800f946:	d113      	bne.n	800f970 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f948:	693b      	ldr	r3, [r7, #16]
 800f94a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f94e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f950:	693b      	ldr	r3, [r7, #16]
 800f952:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f956:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	695b      	ldr	r3, [r3, #20]
 800f95c:	009b      	lsls	r3, r3, #2
 800f95e:	693a      	ldr	r2, [r7, #16]
 800f960:	4313      	orrs	r3, r2
 800f962:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	699b      	ldr	r3, [r3, #24]
 800f968:	009b      	lsls	r3, r3, #2
 800f96a:	693a      	ldr	r2, [r7, #16]
 800f96c:	4313      	orrs	r3, r2
 800f96e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	693a      	ldr	r2, [r7, #16]
 800f974:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	68fa      	ldr	r2, [r7, #12]
 800f97a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f97c:	683b      	ldr	r3, [r7, #0]
 800f97e:	685a      	ldr	r2, [r3, #4]
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	697a      	ldr	r2, [r7, #20]
 800f988:	621a      	str	r2, [r3, #32]
}
 800f98a:	bf00      	nop
 800f98c:	371c      	adds	r7, #28
 800f98e:	46bd      	mov	sp, r7
 800f990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f994:	4770      	bx	lr
 800f996:	bf00      	nop
 800f998:	40010000 	.word	0x40010000
 800f99c:	40010400 	.word	0x40010400

0800f9a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f9a0:	b480      	push	{r7}
 800f9a2:	b087      	sub	sp, #28
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
 800f9a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	6a1b      	ldr	r3, [r3, #32]
 800f9ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	6a1b      	ldr	r3, [r3, #32]
 800f9ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	685b      	ldr	r3, [r3, #4]
 800f9c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	69db      	ldr	r3, [r3, #28]
 800f9c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f9ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	f023 0303 	bic.w	r3, r3, #3
 800f9d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	68fa      	ldr	r2, [r7, #12]
 800f9de:	4313      	orrs	r3, r2
 800f9e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f9e2:	697b      	ldr	r3, [r7, #20]
 800f9e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f9e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	021b      	lsls	r3, r3, #8
 800f9f0:	697a      	ldr	r2, [r7, #20]
 800f9f2:	4313      	orrs	r3, r2
 800f9f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	4a21      	ldr	r2, [pc, #132]	; (800fa80 <TIM_OC3_SetConfig+0xe0>)
 800f9fa:	4293      	cmp	r3, r2
 800f9fc:	d003      	beq.n	800fa06 <TIM_OC3_SetConfig+0x66>
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	4a20      	ldr	r2, [pc, #128]	; (800fa84 <TIM_OC3_SetConfig+0xe4>)
 800fa02:	4293      	cmp	r3, r2
 800fa04:	d10d      	bne.n	800fa22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fa0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	68db      	ldr	r3, [r3, #12]
 800fa12:	021b      	lsls	r3, r3, #8
 800fa14:	697a      	ldr	r2, [r7, #20]
 800fa16:	4313      	orrs	r3, r2
 800fa18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fa1a:	697b      	ldr	r3, [r7, #20]
 800fa1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fa20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	4a16      	ldr	r2, [pc, #88]	; (800fa80 <TIM_OC3_SetConfig+0xe0>)
 800fa26:	4293      	cmp	r3, r2
 800fa28:	d003      	beq.n	800fa32 <TIM_OC3_SetConfig+0x92>
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	4a15      	ldr	r2, [pc, #84]	; (800fa84 <TIM_OC3_SetConfig+0xe4>)
 800fa2e:	4293      	cmp	r3, r2
 800fa30:	d113      	bne.n	800fa5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fa32:	693b      	ldr	r3, [r7, #16]
 800fa34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fa38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fa3a:	693b      	ldr	r3, [r7, #16]
 800fa3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fa40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	695b      	ldr	r3, [r3, #20]
 800fa46:	011b      	lsls	r3, r3, #4
 800fa48:	693a      	ldr	r2, [r7, #16]
 800fa4a:	4313      	orrs	r3, r2
 800fa4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fa4e:	683b      	ldr	r3, [r7, #0]
 800fa50:	699b      	ldr	r3, [r3, #24]
 800fa52:	011b      	lsls	r3, r3, #4
 800fa54:	693a      	ldr	r2, [r7, #16]
 800fa56:	4313      	orrs	r3, r2
 800fa58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	693a      	ldr	r2, [r7, #16]
 800fa5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	68fa      	ldr	r2, [r7, #12]
 800fa64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	685a      	ldr	r2, [r3, #4]
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	697a      	ldr	r2, [r7, #20]
 800fa72:	621a      	str	r2, [r3, #32]
}
 800fa74:	bf00      	nop
 800fa76:	371c      	adds	r7, #28
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr
 800fa80:	40010000 	.word	0x40010000
 800fa84:	40010400 	.word	0x40010400

0800fa88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fa88:	b480      	push	{r7}
 800fa8a:	b087      	sub	sp, #28
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
 800fa90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	6a1b      	ldr	r3, [r3, #32]
 800fa96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	6a1b      	ldr	r3, [r3, #32]
 800faa2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	685b      	ldr	r3, [r3, #4]
 800faa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	69db      	ldr	r3, [r3, #28]
 800faae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fabe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fac0:	683b      	ldr	r3, [r7, #0]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	021b      	lsls	r3, r3, #8
 800fac6:	68fa      	ldr	r2, [r7, #12]
 800fac8:	4313      	orrs	r3, r2
 800faca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800facc:	693b      	ldr	r3, [r7, #16]
 800face:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fad2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	689b      	ldr	r3, [r3, #8]
 800fad8:	031b      	lsls	r3, r3, #12
 800fada:	693a      	ldr	r2, [r7, #16]
 800fadc:	4313      	orrs	r3, r2
 800fade:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	4a12      	ldr	r2, [pc, #72]	; (800fb2c <TIM_OC4_SetConfig+0xa4>)
 800fae4:	4293      	cmp	r3, r2
 800fae6:	d003      	beq.n	800faf0 <TIM_OC4_SetConfig+0x68>
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	4a11      	ldr	r2, [pc, #68]	; (800fb30 <TIM_OC4_SetConfig+0xa8>)
 800faec:	4293      	cmp	r3, r2
 800faee:	d109      	bne.n	800fb04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800faf0:	697b      	ldr	r3, [r7, #20]
 800faf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800faf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800faf8:	683b      	ldr	r3, [r7, #0]
 800fafa:	695b      	ldr	r3, [r3, #20]
 800fafc:	019b      	lsls	r3, r3, #6
 800fafe:	697a      	ldr	r2, [r7, #20]
 800fb00:	4313      	orrs	r3, r2
 800fb02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	697a      	ldr	r2, [r7, #20]
 800fb08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	68fa      	ldr	r2, [r7, #12]
 800fb0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	685a      	ldr	r2, [r3, #4]
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	693a      	ldr	r2, [r7, #16]
 800fb1c:	621a      	str	r2, [r3, #32]
}
 800fb1e:	bf00      	nop
 800fb20:	371c      	adds	r7, #28
 800fb22:	46bd      	mov	sp, r7
 800fb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb28:	4770      	bx	lr
 800fb2a:	bf00      	nop
 800fb2c:	40010000 	.word	0x40010000
 800fb30:	40010400 	.word	0x40010400

0800fb34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb34:	b480      	push	{r7}
 800fb36:	b087      	sub	sp, #28
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	60f8      	str	r0, [r7, #12]
 800fb3c:	60b9      	str	r1, [r7, #8]
 800fb3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	6a1b      	ldr	r3, [r3, #32]
 800fb44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	6a1b      	ldr	r3, [r3, #32]
 800fb4a:	f023 0201 	bic.w	r2, r3, #1
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	699b      	ldr	r3, [r3, #24]
 800fb56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fb58:	693b      	ldr	r3, [r7, #16]
 800fb5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fb5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	011b      	lsls	r3, r3, #4
 800fb64:	693a      	ldr	r2, [r7, #16]
 800fb66:	4313      	orrs	r3, r2
 800fb68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	f023 030a 	bic.w	r3, r3, #10
 800fb70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fb72:	697a      	ldr	r2, [r7, #20]
 800fb74:	68bb      	ldr	r3, [r7, #8]
 800fb76:	4313      	orrs	r3, r2
 800fb78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	693a      	ldr	r2, [r7, #16]
 800fb7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	697a      	ldr	r2, [r7, #20]
 800fb84:	621a      	str	r2, [r3, #32]
}
 800fb86:	bf00      	nop
 800fb88:	371c      	adds	r7, #28
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb90:	4770      	bx	lr

0800fb92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb92:	b480      	push	{r7}
 800fb94:	b087      	sub	sp, #28
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	60f8      	str	r0, [r7, #12]
 800fb9a:	60b9      	str	r1, [r7, #8]
 800fb9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	6a1b      	ldr	r3, [r3, #32]
 800fba2:	f023 0210 	bic.w	r2, r3, #16
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	699b      	ldr	r3, [r3, #24]
 800fbae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	6a1b      	ldr	r3, [r3, #32]
 800fbb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fbbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	031b      	lsls	r3, r3, #12
 800fbc2:	697a      	ldr	r2, [r7, #20]
 800fbc4:	4313      	orrs	r3, r2
 800fbc6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fbc8:	693b      	ldr	r3, [r7, #16]
 800fbca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fbce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fbd0:	68bb      	ldr	r3, [r7, #8]
 800fbd2:	011b      	lsls	r3, r3, #4
 800fbd4:	693a      	ldr	r2, [r7, #16]
 800fbd6:	4313      	orrs	r3, r2
 800fbd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	697a      	ldr	r2, [r7, #20]
 800fbde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	693a      	ldr	r2, [r7, #16]
 800fbe4:	621a      	str	r2, [r3, #32]
}
 800fbe6:	bf00      	nop
 800fbe8:	371c      	adds	r7, #28
 800fbea:	46bd      	mov	sp, r7
 800fbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf0:	4770      	bx	lr

0800fbf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fbf2:	b480      	push	{r7}
 800fbf4:	b085      	sub	sp, #20
 800fbf6:	af00      	add	r7, sp, #0
 800fbf8:	6078      	str	r0, [r7, #4]
 800fbfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	689b      	ldr	r3, [r3, #8]
 800fc00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fc08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fc0a:	683a      	ldr	r2, [r7, #0]
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	4313      	orrs	r3, r2
 800fc10:	f043 0307 	orr.w	r3, r3, #7
 800fc14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	68fa      	ldr	r2, [r7, #12]
 800fc1a:	609a      	str	r2, [r3, #8]
}
 800fc1c:	bf00      	nop
 800fc1e:	3714      	adds	r7, #20
 800fc20:	46bd      	mov	sp, r7
 800fc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc26:	4770      	bx	lr

0800fc28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fc28:	b480      	push	{r7}
 800fc2a:	b087      	sub	sp, #28
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	60f8      	str	r0, [r7, #12]
 800fc30:	60b9      	str	r1, [r7, #8]
 800fc32:	607a      	str	r2, [r7, #4]
 800fc34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	689b      	ldr	r3, [r3, #8]
 800fc3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fc3c:	697b      	ldr	r3, [r7, #20]
 800fc3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fc42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	021a      	lsls	r2, r3, #8
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	431a      	orrs	r2, r3
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	4313      	orrs	r3, r2
 800fc50:	697a      	ldr	r2, [r7, #20]
 800fc52:	4313      	orrs	r3, r2
 800fc54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	697a      	ldr	r2, [r7, #20]
 800fc5a:	609a      	str	r2, [r3, #8]
}
 800fc5c:	bf00      	nop
 800fc5e:	371c      	adds	r7, #28
 800fc60:	46bd      	mov	sp, r7
 800fc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc66:	4770      	bx	lr

0800fc68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fc68:	b480      	push	{r7}
 800fc6a:	b087      	sub	sp, #28
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	60f8      	str	r0, [r7, #12]
 800fc70:	60b9      	str	r1, [r7, #8]
 800fc72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fc74:	68bb      	ldr	r3, [r7, #8]
 800fc76:	f003 031f 	and.w	r3, r3, #31
 800fc7a:	2201      	movs	r2, #1
 800fc7c:	fa02 f303 	lsl.w	r3, r2, r3
 800fc80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	6a1a      	ldr	r2, [r3, #32]
 800fc86:	697b      	ldr	r3, [r7, #20]
 800fc88:	43db      	mvns	r3, r3
 800fc8a:	401a      	ands	r2, r3
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	6a1a      	ldr	r2, [r3, #32]
 800fc94:	68bb      	ldr	r3, [r7, #8]
 800fc96:	f003 031f 	and.w	r3, r3, #31
 800fc9a:	6879      	ldr	r1, [r7, #4]
 800fc9c:	fa01 f303 	lsl.w	r3, r1, r3
 800fca0:	431a      	orrs	r2, r3
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	621a      	str	r2, [r3, #32]
}
 800fca6:	bf00      	nop
 800fca8:	371c      	adds	r7, #28
 800fcaa:	46bd      	mov	sp, r7
 800fcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb0:	4770      	bx	lr
	...

0800fcb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fcb4:	b480      	push	{r7}
 800fcb6:	b085      	sub	sp, #20
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	6078      	str	r0, [r7, #4]
 800fcbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fcc4:	2b01      	cmp	r3, #1
 800fcc6:	d101      	bne.n	800fccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fcc8:	2302      	movs	r3, #2
 800fcca:	e05a      	b.n	800fd82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	2201      	movs	r2, #1
 800fcd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2202      	movs	r2, #2
 800fcd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	685b      	ldr	r3, [r3, #4]
 800fce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	689b      	ldr	r3, [r3, #8]
 800fcea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fcf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	68fa      	ldr	r2, [r7, #12]
 800fcfa:	4313      	orrs	r3, r2
 800fcfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	68fa      	ldr	r2, [r7, #12]
 800fd04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	4a21      	ldr	r2, [pc, #132]	; (800fd90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800fd0c:	4293      	cmp	r3, r2
 800fd0e:	d022      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fd18:	d01d      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	4a1d      	ldr	r2, [pc, #116]	; (800fd94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800fd20:	4293      	cmp	r3, r2
 800fd22:	d018      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4a1b      	ldr	r2, [pc, #108]	; (800fd98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fd2a:	4293      	cmp	r3, r2
 800fd2c:	d013      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	4a1a      	ldr	r2, [pc, #104]	; (800fd9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800fd34:	4293      	cmp	r3, r2
 800fd36:	d00e      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	4a18      	ldr	r2, [pc, #96]	; (800fda0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800fd3e:	4293      	cmp	r3, r2
 800fd40:	d009      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	4a17      	ldr	r2, [pc, #92]	; (800fda4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800fd48:	4293      	cmp	r3, r2
 800fd4a:	d004      	beq.n	800fd56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	4a15      	ldr	r2, [pc, #84]	; (800fda8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fd52:	4293      	cmp	r3, r2
 800fd54:	d10c      	bne.n	800fd70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fd5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fd5e:	683b      	ldr	r3, [r7, #0]
 800fd60:	685b      	ldr	r3, [r3, #4]
 800fd62:	68ba      	ldr	r2, [r7, #8]
 800fd64:	4313      	orrs	r3, r2
 800fd66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	68ba      	ldr	r2, [r7, #8]
 800fd6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	2201      	movs	r2, #1
 800fd74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fd80:	2300      	movs	r3, #0
}
 800fd82:	4618      	mov	r0, r3
 800fd84:	3714      	adds	r7, #20
 800fd86:	46bd      	mov	sp, r7
 800fd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8c:	4770      	bx	lr
 800fd8e:	bf00      	nop
 800fd90:	40010000 	.word	0x40010000
 800fd94:	40000400 	.word	0x40000400
 800fd98:	40000800 	.word	0x40000800
 800fd9c:	40000c00 	.word	0x40000c00
 800fda0:	40010400 	.word	0x40010400
 800fda4:	40014000 	.word	0x40014000
 800fda8:	40001800 	.word	0x40001800

0800fdac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fdac:	b480      	push	{r7}
 800fdae:	b083      	sub	sp, #12
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fdb4:	bf00      	nop
 800fdb6:	370c      	adds	r7, #12
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdbe:	4770      	bx	lr

0800fdc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fdc0:	b480      	push	{r7}
 800fdc2:	b083      	sub	sp, #12
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fdc8:	bf00      	nop
 800fdca:	370c      	adds	r7, #12
 800fdcc:	46bd      	mov	sp, r7
 800fdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd2:	4770      	bx	lr

0800fdd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b082      	sub	sp, #8
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d101      	bne.n	800fde6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fde2:	2301      	movs	r3, #1
 800fde4:	e03f      	b.n	800fe66 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fdec:	b2db      	uxtb	r3, r3
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d106      	bne.n	800fe00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fdfa:	6878      	ldr	r0, [r7, #4]
 800fdfc:	f7f2 fa1c 	bl	8002238 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2224      	movs	r2, #36	; 0x24
 800fe04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	68da      	ldr	r2, [r3, #12]
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fe16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f000 fcc3 	bl	80107a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	691a      	ldr	r2, [r3, #16]
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fe2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	695a      	ldr	r2, [r3, #20]
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fe3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	68da      	ldr	r2, [r3, #12]
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fe4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	2200      	movs	r2, #0
 800fe52:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2220      	movs	r2, #32
 800fe58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2220      	movs	r2, #32
 800fe60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fe64:	2300      	movs	r3, #0
}
 800fe66:	4618      	mov	r0, r3
 800fe68:	3708      	adds	r7, #8
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	bd80      	pop	{r7, pc}

0800fe6e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fe6e:	b580      	push	{r7, lr}
 800fe70:	b088      	sub	sp, #32
 800fe72:	af02      	add	r7, sp, #8
 800fe74:	60f8      	str	r0, [r7, #12]
 800fe76:	60b9      	str	r1, [r7, #8]
 800fe78:	603b      	str	r3, [r7, #0]
 800fe7a:	4613      	mov	r3, r2
 800fe7c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800fe7e:	2300      	movs	r3, #0
 800fe80:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fe88:	b2db      	uxtb	r3, r3
 800fe8a:	2b20      	cmp	r3, #32
 800fe8c:	f040 8083 	bne.w	800ff96 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d002      	beq.n	800fe9c <HAL_UART_Transmit+0x2e>
 800fe96:	88fb      	ldrh	r3, [r7, #6]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d101      	bne.n	800fea0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800fe9c:	2301      	movs	r3, #1
 800fe9e:	e07b      	b.n	800ff98 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fea6:	2b01      	cmp	r3, #1
 800fea8:	d101      	bne.n	800feae <HAL_UART_Transmit+0x40>
 800feaa:	2302      	movs	r3, #2
 800feac:	e074      	b.n	800ff98 <HAL_UART_Transmit+0x12a>
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	2201      	movs	r2, #1
 800feb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	2200      	movs	r2, #0
 800feba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	2221      	movs	r2, #33	; 0x21
 800fec0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800fec4:	f7f9 fe5e 	bl	8009b84 <HAL_GetTick>
 800fec8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	88fa      	ldrh	r2, [r7, #6]
 800fece:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	88fa      	ldrh	r2, [r7, #6]
 800fed4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	2200      	movs	r2, #0
 800feda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800fede:	e042      	b.n	800ff66 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fee4:	b29b      	uxth	r3, r3
 800fee6:	3b01      	subs	r3, #1
 800fee8:	b29a      	uxth	r2, r3
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	689b      	ldr	r3, [r3, #8]
 800fef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fef6:	d122      	bne.n	800ff3e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	9300      	str	r3, [sp, #0]
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	2200      	movs	r2, #0
 800ff00:	2180      	movs	r1, #128	; 0x80
 800ff02:	68f8      	ldr	r0, [r7, #12]
 800ff04:	f000 facc 	bl	80104a0 <UART_WaitOnFlagUntilTimeout>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d001      	beq.n	800ff12 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800ff0e:	2303      	movs	r3, #3
 800ff10:	e042      	b.n	800ff98 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800ff16:	693b      	ldr	r3, [r7, #16]
 800ff18:	881b      	ldrh	r3, [r3, #0]
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ff24:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	691b      	ldr	r3, [r3, #16]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d103      	bne.n	800ff36 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800ff2e:	68bb      	ldr	r3, [r7, #8]
 800ff30:	3302      	adds	r3, #2
 800ff32:	60bb      	str	r3, [r7, #8]
 800ff34:	e017      	b.n	800ff66 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800ff36:	68bb      	ldr	r3, [r7, #8]
 800ff38:	3301      	adds	r3, #1
 800ff3a:	60bb      	str	r3, [r7, #8]
 800ff3c:	e013      	b.n	800ff66 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	9300      	str	r3, [sp, #0]
 800ff42:	697b      	ldr	r3, [r7, #20]
 800ff44:	2200      	movs	r2, #0
 800ff46:	2180      	movs	r1, #128	; 0x80
 800ff48:	68f8      	ldr	r0, [r7, #12]
 800ff4a:	f000 faa9 	bl	80104a0 <UART_WaitOnFlagUntilTimeout>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d001      	beq.n	800ff58 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800ff54:	2303      	movs	r3, #3
 800ff56:	e01f      	b.n	800ff98 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	1c5a      	adds	r2, r3, #1
 800ff5c:	60ba      	str	r2, [r7, #8]
 800ff5e:	781a      	ldrb	r2, [r3, #0]
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ff6a:	b29b      	uxth	r3, r3
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d1b7      	bne.n	800fee0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ff70:	683b      	ldr	r3, [r7, #0]
 800ff72:	9300      	str	r3, [sp, #0]
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	2200      	movs	r2, #0
 800ff78:	2140      	movs	r1, #64	; 0x40
 800ff7a:	68f8      	ldr	r0, [r7, #12]
 800ff7c:	f000 fa90 	bl	80104a0 <UART_WaitOnFlagUntilTimeout>
 800ff80:	4603      	mov	r3, r0
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d001      	beq.n	800ff8a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800ff86:	2303      	movs	r3, #3
 800ff88:	e006      	b.n	800ff98 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	2220      	movs	r2, #32
 800ff8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800ff92:	2300      	movs	r3, #0
 800ff94:	e000      	b.n	800ff98 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800ff96:	2302      	movs	r3, #2
  }
}
 800ff98:	4618      	mov	r0, r3
 800ff9a:	3718      	adds	r7, #24
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}

0800ffa0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ffa0:	b480      	push	{r7}
 800ffa2:	b085      	sub	sp, #20
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	60f8      	str	r0, [r7, #12]
 800ffa8:	60b9      	str	r1, [r7, #8]
 800ffaa:	4613      	mov	r3, r2
 800ffac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ffb4:	b2db      	uxtb	r3, r3
 800ffb6:	2b20      	cmp	r3, #32
 800ffb8:	d140      	bne.n	801003c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ffba:	68bb      	ldr	r3, [r7, #8]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d002      	beq.n	800ffc6 <HAL_UART_Receive_IT+0x26>
 800ffc0:	88fb      	ldrh	r3, [r7, #6]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d101      	bne.n	800ffca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ffc6:	2301      	movs	r3, #1
 800ffc8:	e039      	b.n	801003e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	d101      	bne.n	800ffd8 <HAL_UART_Receive_IT+0x38>
 800ffd4:	2302      	movs	r3, #2
 800ffd6:	e032      	b.n	801003e <HAL_UART_Receive_IT+0x9e>
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	2201      	movs	r2, #1
 800ffdc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	68ba      	ldr	r2, [r7, #8]
 800ffe4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	88fa      	ldrh	r2, [r7, #6]
 800ffea:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	88fa      	ldrh	r2, [r7, #6]
 800fff0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	2200      	movs	r2, #0
 800fff6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	2222      	movs	r2, #34	; 0x22
 800fffc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	2200      	movs	r2, #0
 8010004:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	68da      	ldr	r2, [r3, #12]
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010016:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	695a      	ldr	r2, [r3, #20]
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	f042 0201 	orr.w	r2, r2, #1
 8010026:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	68da      	ldr	r2, [r3, #12]
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	f042 0220 	orr.w	r2, r2, #32
 8010036:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8010038:	2300      	movs	r3, #0
 801003a:	e000      	b.n	801003e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 801003c:	2302      	movs	r3, #2
  }
}
 801003e:	4618      	mov	r0, r3
 8010040:	3714      	adds	r7, #20
 8010042:	46bd      	mov	sp, r7
 8010044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010048:	4770      	bx	lr
	...

0801004c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801004c:	b580      	push	{r7, lr}
 801004e:	b086      	sub	sp, #24
 8010050:	af00      	add	r7, sp, #0
 8010052:	60f8      	str	r0, [r7, #12]
 8010054:	60b9      	str	r1, [r7, #8]
 8010056:	4613      	mov	r3, r2
 8010058:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010060:	b2db      	uxtb	r3, r3
 8010062:	2b20      	cmp	r3, #32
 8010064:	d166      	bne.n	8010134 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d002      	beq.n	8010072 <HAL_UART_Receive_DMA+0x26>
 801006c:	88fb      	ldrh	r3, [r7, #6]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d101      	bne.n	8010076 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8010072:	2301      	movs	r3, #1
 8010074:	e05f      	b.n	8010136 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801007c:	2b01      	cmp	r3, #1
 801007e:	d101      	bne.n	8010084 <HAL_UART_Receive_DMA+0x38>
 8010080:	2302      	movs	r3, #2
 8010082:	e058      	b.n	8010136 <HAL_UART_Receive_DMA+0xea>
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	2201      	movs	r2, #1
 8010088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 801008c:	68ba      	ldr	r2, [r7, #8]
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	88fa      	ldrh	r2, [r7, #6]
 8010096:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	2200      	movs	r2, #0
 801009c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	2222      	movs	r2, #34	; 0x22
 80100a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80100aa:	4a25      	ldr	r2, [pc, #148]	; (8010140 <HAL_UART_Receive_DMA+0xf4>)
 80100ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80100b2:	4a24      	ldr	r2, [pc, #144]	; (8010144 <HAL_UART_Receive_DMA+0xf8>)
 80100b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80100ba:	4a23      	ldr	r2, [pc, #140]	; (8010148 <HAL_UART_Receive_DMA+0xfc>)
 80100bc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80100c2:	2200      	movs	r2, #0
 80100c4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80100c6:	f107 0308 	add.w	r3, r7, #8
 80100ca:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	3304      	adds	r3, #4
 80100d6:	4619      	mov	r1, r3
 80100d8:	697b      	ldr	r3, [r7, #20]
 80100da:	681a      	ldr	r2, [r3, #0]
 80100dc:	88fb      	ldrh	r3, [r7, #6]
 80100de:	f7fa fe5b 	bl	800ad98 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80100e2:	2300      	movs	r3, #0
 80100e4:	613b      	str	r3, [r7, #16]
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	613b      	str	r3, [r7, #16]
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	685b      	ldr	r3, [r3, #4]
 80100f4:	613b      	str	r3, [r7, #16]
 80100f6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	2200      	movs	r2, #0
 80100fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	68da      	ldr	r2, [r3, #12]
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801010e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	695a      	ldr	r2, [r3, #20]
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	f042 0201 	orr.w	r2, r2, #1
 801011e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	695a      	ldr	r2, [r3, #20]
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801012e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8010130:	2300      	movs	r3, #0
 8010132:	e000      	b.n	8010136 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010134:	2302      	movs	r3, #2
  }
}
 8010136:	4618      	mov	r0, r3
 8010138:	3718      	adds	r7, #24
 801013a:	46bd      	mov	sp, r7
 801013c:	bd80      	pop	{r7, pc}
 801013e:	bf00      	nop
 8010140:	08010389 	.word	0x08010389
 8010144:	080103f1 	.word	0x080103f1
 8010148:	0801040d 	.word	0x0801040d

0801014c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801014c:	b580      	push	{r7, lr}
 801014e:	b088      	sub	sp, #32
 8010150:	af00      	add	r7, sp, #0
 8010152:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	68db      	ldr	r3, [r3, #12]
 8010162:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	695b      	ldr	r3, [r3, #20]
 801016a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 801016c:	2300      	movs	r3, #0
 801016e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8010170:	2300      	movs	r3, #0
 8010172:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8010174:	69fb      	ldr	r3, [r7, #28]
 8010176:	f003 030f 	and.w	r3, r3, #15
 801017a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 801017c:	693b      	ldr	r3, [r7, #16]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d10d      	bne.n	801019e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010182:	69fb      	ldr	r3, [r7, #28]
 8010184:	f003 0320 	and.w	r3, r3, #32
 8010188:	2b00      	cmp	r3, #0
 801018a:	d008      	beq.n	801019e <HAL_UART_IRQHandler+0x52>
 801018c:	69bb      	ldr	r3, [r7, #24]
 801018e:	f003 0320 	and.w	r3, r3, #32
 8010192:	2b00      	cmp	r3, #0
 8010194:	d003      	beq.n	801019e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8010196:	6878      	ldr	r0, [r7, #4]
 8010198:	f000 fa82 	bl	80106a0 <UART_Receive_IT>
      return;
 801019c:	e0d0      	b.n	8010340 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 801019e:	693b      	ldr	r3, [r7, #16]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	f000 80b0 	beq.w	8010306 <HAL_UART_IRQHandler+0x1ba>
 80101a6:	697b      	ldr	r3, [r7, #20]
 80101a8:	f003 0301 	and.w	r3, r3, #1
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d105      	bne.n	80101bc <HAL_UART_IRQHandler+0x70>
 80101b0:	69bb      	ldr	r3, [r7, #24]
 80101b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	f000 80a5 	beq.w	8010306 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80101bc:	69fb      	ldr	r3, [r7, #28]
 80101be:	f003 0301 	and.w	r3, r3, #1
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d00a      	beq.n	80101dc <HAL_UART_IRQHandler+0x90>
 80101c6:	69bb      	ldr	r3, [r7, #24]
 80101c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d005      	beq.n	80101dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101d4:	f043 0201 	orr.w	r2, r3, #1
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80101dc:	69fb      	ldr	r3, [r7, #28]
 80101de:	f003 0304 	and.w	r3, r3, #4
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d00a      	beq.n	80101fc <HAL_UART_IRQHandler+0xb0>
 80101e6:	697b      	ldr	r3, [r7, #20]
 80101e8:	f003 0301 	and.w	r3, r3, #1
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d005      	beq.n	80101fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101f4:	f043 0202 	orr.w	r2, r3, #2
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80101fc:	69fb      	ldr	r3, [r7, #28]
 80101fe:	f003 0302 	and.w	r3, r3, #2
 8010202:	2b00      	cmp	r3, #0
 8010204:	d00a      	beq.n	801021c <HAL_UART_IRQHandler+0xd0>
 8010206:	697b      	ldr	r3, [r7, #20]
 8010208:	f003 0301 	and.w	r3, r3, #1
 801020c:	2b00      	cmp	r3, #0
 801020e:	d005      	beq.n	801021c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010214:	f043 0204 	orr.w	r2, r3, #4
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 801021c:	69fb      	ldr	r3, [r7, #28]
 801021e:	f003 0308 	and.w	r3, r3, #8
 8010222:	2b00      	cmp	r3, #0
 8010224:	d00f      	beq.n	8010246 <HAL_UART_IRQHandler+0xfa>
 8010226:	69bb      	ldr	r3, [r7, #24]
 8010228:	f003 0320 	and.w	r3, r3, #32
 801022c:	2b00      	cmp	r3, #0
 801022e:	d104      	bne.n	801023a <HAL_UART_IRQHandler+0xee>
 8010230:	697b      	ldr	r3, [r7, #20]
 8010232:	f003 0301 	and.w	r3, r3, #1
 8010236:	2b00      	cmp	r3, #0
 8010238:	d005      	beq.n	8010246 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801023e:	f043 0208 	orr.w	r2, r3, #8
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801024a:	2b00      	cmp	r3, #0
 801024c:	d077      	beq.n	801033e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801024e:	69fb      	ldr	r3, [r7, #28]
 8010250:	f003 0320 	and.w	r3, r3, #32
 8010254:	2b00      	cmp	r3, #0
 8010256:	d007      	beq.n	8010268 <HAL_UART_IRQHandler+0x11c>
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	f003 0320 	and.w	r3, r3, #32
 801025e:	2b00      	cmp	r3, #0
 8010260:	d002      	beq.n	8010268 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f000 fa1c 	bl	80106a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	695b      	ldr	r3, [r3, #20]
 801026e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010272:	2b40      	cmp	r3, #64	; 0x40
 8010274:	bf0c      	ite	eq
 8010276:	2301      	moveq	r3, #1
 8010278:	2300      	movne	r3, #0
 801027a:	b2db      	uxtb	r3, r3
 801027c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010282:	f003 0308 	and.w	r3, r3, #8
 8010286:	2b00      	cmp	r3, #0
 8010288:	d102      	bne.n	8010290 <HAL_UART_IRQHandler+0x144>
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d031      	beq.n	80102f4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010290:	6878      	ldr	r0, [r7, #4]
 8010292:	f000 f965 	bl	8010560 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	695b      	ldr	r3, [r3, #20]
 801029c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102a0:	2b40      	cmp	r3, #64	; 0x40
 80102a2:	d123      	bne.n	80102ec <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	695a      	ldr	r2, [r3, #20]
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80102b2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d013      	beq.n	80102e4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80102c0:	4a21      	ldr	r2, [pc, #132]	; (8010348 <HAL_UART_IRQHandler+0x1fc>)
 80102c2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80102c8:	4618      	mov	r0, r3
 80102ca:	f7fa fdbd 	bl	800ae48 <HAL_DMA_Abort_IT>
 80102ce:	4603      	mov	r3, r0
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d016      	beq.n	8010302 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80102d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80102da:	687a      	ldr	r2, [r7, #4]
 80102dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80102de:	4610      	mov	r0, r2
 80102e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102e2:	e00e      	b.n	8010302 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80102e4:	6878      	ldr	r0, [r7, #4]
 80102e6:	f000 f845 	bl	8010374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102ea:	e00a      	b.n	8010302 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80102ec:	6878      	ldr	r0, [r7, #4]
 80102ee:	f000 f841 	bl	8010374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102f2:	e006      	b.n	8010302 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f000 f83d 	bl	8010374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	2200      	movs	r2, #0
 80102fe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8010300:	e01d      	b.n	801033e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010302:	bf00      	nop
    return;
 8010304:	e01b      	b.n	801033e <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010306:	69fb      	ldr	r3, [r7, #28]
 8010308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801030c:	2b00      	cmp	r3, #0
 801030e:	d008      	beq.n	8010322 <HAL_UART_IRQHandler+0x1d6>
 8010310:	69bb      	ldr	r3, [r7, #24]
 8010312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010316:	2b00      	cmp	r3, #0
 8010318:	d003      	beq.n	8010322 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 801031a:	6878      	ldr	r0, [r7, #4]
 801031c:	f000 f952 	bl	80105c4 <UART_Transmit_IT>
    return;
 8010320:	e00e      	b.n	8010340 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010322:	69fb      	ldr	r3, [r7, #28]
 8010324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010328:	2b00      	cmp	r3, #0
 801032a:	d009      	beq.n	8010340 <HAL_UART_IRQHandler+0x1f4>
 801032c:	69bb      	ldr	r3, [r7, #24]
 801032e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010332:	2b00      	cmp	r3, #0
 8010334:	d004      	beq.n	8010340 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f000 f99a 	bl	8010670 <UART_EndTransmit_IT>
    return;
 801033c:	e000      	b.n	8010340 <HAL_UART_IRQHandler+0x1f4>
    return;
 801033e:	bf00      	nop
  }
}
 8010340:	3720      	adds	r7, #32
 8010342:	46bd      	mov	sp, r7
 8010344:	bd80      	pop	{r7, pc}
 8010346:	bf00      	nop
 8010348:	0801059d 	.word	0x0801059d

0801034c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801034c:	b480      	push	{r7}
 801034e:	b083      	sub	sp, #12
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8010354:	bf00      	nop
 8010356:	370c      	adds	r7, #12
 8010358:	46bd      	mov	sp, r7
 801035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035e:	4770      	bx	lr

08010360 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010360:	b480      	push	{r7}
 8010362:	b083      	sub	sp, #12
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8010368:	bf00      	nop
 801036a:	370c      	adds	r7, #12
 801036c:	46bd      	mov	sp, r7
 801036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010372:	4770      	bx	lr

08010374 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010374:	b480      	push	{r7}
 8010376:	b083      	sub	sp, #12
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 801037c:	bf00      	nop
 801037e:	370c      	adds	r7, #12
 8010380:	46bd      	mov	sp, r7
 8010382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010386:	4770      	bx	lr

08010388 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010388:	b580      	push	{r7, lr}
 801038a:	b084      	sub	sp, #16
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010394:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d11e      	bne.n	80103e2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	2200      	movs	r2, #0
 80103a8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	68da      	ldr	r2, [r3, #12]
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80103b8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	695a      	ldr	r2, [r3, #20]
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	f022 0201 	bic.w	r2, r2, #1
 80103c8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	695a      	ldr	r2, [r3, #20]
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80103d8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	2220      	movs	r2, #32
 80103de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80103e2:	68f8      	ldr	r0, [r7, #12]
 80103e4:	f7f4 f82a 	bl	800443c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80103e8:	bf00      	nop
 80103ea:	3710      	adds	r7, #16
 80103ec:	46bd      	mov	sp, r7
 80103ee:	bd80      	pop	{r7, pc}

080103f0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b084      	sub	sp, #16
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80103fc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80103fe:	68f8      	ldr	r0, [r7, #12]
 8010400:	f7ff ffae 	bl	8010360 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010404:	bf00      	nop
 8010406:	3710      	adds	r7, #16
 8010408:	46bd      	mov	sp, r7
 801040a:	bd80      	pop	{r7, pc}

0801040c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b084      	sub	sp, #16
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8010414:	2300      	movs	r3, #0
 8010416:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801041c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 801041e:	68bb      	ldr	r3, [r7, #8]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	695b      	ldr	r3, [r3, #20]
 8010424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010428:	2b80      	cmp	r3, #128	; 0x80
 801042a:	bf0c      	ite	eq
 801042c:	2301      	moveq	r3, #1
 801042e:	2300      	movne	r3, #0
 8010430:	b2db      	uxtb	r3, r3
 8010432:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801043a:	b2db      	uxtb	r3, r3
 801043c:	2b21      	cmp	r3, #33	; 0x21
 801043e:	d108      	bne.n	8010452 <UART_DMAError+0x46>
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d005      	beq.n	8010452 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	2200      	movs	r2, #0
 801044a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 801044c:	68b8      	ldr	r0, [r7, #8]
 801044e:	f000 f871 	bl	8010534 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010452:	68bb      	ldr	r3, [r7, #8]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	695b      	ldr	r3, [r3, #20]
 8010458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801045c:	2b40      	cmp	r3, #64	; 0x40
 801045e:	bf0c      	ite	eq
 8010460:	2301      	moveq	r3, #1
 8010462:	2300      	movne	r3, #0
 8010464:	b2db      	uxtb	r3, r3
 8010466:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8010468:	68bb      	ldr	r3, [r7, #8]
 801046a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801046e:	b2db      	uxtb	r3, r3
 8010470:	2b22      	cmp	r3, #34	; 0x22
 8010472:	d108      	bne.n	8010486 <UART_DMAError+0x7a>
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d005      	beq.n	8010486 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 801047a:	68bb      	ldr	r3, [r7, #8]
 801047c:	2200      	movs	r2, #0
 801047e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8010480:	68b8      	ldr	r0, [r7, #8]
 8010482:	f000 f86d 	bl	8010560 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010486:	68bb      	ldr	r3, [r7, #8]
 8010488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801048a:	f043 0210 	orr.w	r2, r3, #16
 801048e:	68bb      	ldr	r3, [r7, #8]
 8010490:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010492:	68b8      	ldr	r0, [r7, #8]
 8010494:	f7ff ff6e 	bl	8010374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010498:	bf00      	nop
 801049a:	3710      	adds	r7, #16
 801049c:	46bd      	mov	sp, r7
 801049e:	bd80      	pop	{r7, pc}

080104a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b084      	sub	sp, #16
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	60f8      	str	r0, [r7, #12]
 80104a8:	60b9      	str	r1, [r7, #8]
 80104aa:	603b      	str	r3, [r7, #0]
 80104ac:	4613      	mov	r3, r2
 80104ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80104b0:	e02c      	b.n	801050c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80104b2:	69bb      	ldr	r3, [r7, #24]
 80104b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80104b8:	d028      	beq.n	801050c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80104ba:	69bb      	ldr	r3, [r7, #24]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d007      	beq.n	80104d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80104c0:	f7f9 fb60 	bl	8009b84 <HAL_GetTick>
 80104c4:	4602      	mov	r2, r0
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	1ad3      	subs	r3, r2, r3
 80104ca:	69ba      	ldr	r2, [r7, #24]
 80104cc:	429a      	cmp	r2, r3
 80104ce:	d21d      	bcs.n	801050c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	68da      	ldr	r2, [r3, #12]
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80104de:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	695a      	ldr	r2, [r3, #20]
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	f022 0201 	bic.w	r2, r2, #1
 80104ee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	2220      	movs	r2, #32
 80104f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	2220      	movs	r2, #32
 80104fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	2200      	movs	r2, #0
 8010504:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8010508:	2303      	movs	r3, #3
 801050a:	e00f      	b.n	801052c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	681a      	ldr	r2, [r3, #0]
 8010512:	68bb      	ldr	r3, [r7, #8]
 8010514:	4013      	ands	r3, r2
 8010516:	68ba      	ldr	r2, [r7, #8]
 8010518:	429a      	cmp	r2, r3
 801051a:	bf0c      	ite	eq
 801051c:	2301      	moveq	r3, #1
 801051e:	2300      	movne	r3, #0
 8010520:	b2db      	uxtb	r3, r3
 8010522:	461a      	mov	r2, r3
 8010524:	79fb      	ldrb	r3, [r7, #7]
 8010526:	429a      	cmp	r2, r3
 8010528:	d0c3      	beq.n	80104b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801052a:	2300      	movs	r3, #0
}
 801052c:	4618      	mov	r0, r3
 801052e:	3710      	adds	r7, #16
 8010530:	46bd      	mov	sp, r7
 8010532:	bd80      	pop	{r7, pc}

08010534 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010534:	b480      	push	{r7}
 8010536:	b083      	sub	sp, #12
 8010538:	af00      	add	r7, sp, #0
 801053a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	68da      	ldr	r2, [r3, #12]
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 801054a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2220      	movs	r2, #32
 8010550:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8010554:	bf00      	nop
 8010556:	370c      	adds	r7, #12
 8010558:	46bd      	mov	sp, r7
 801055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055e:	4770      	bx	lr

08010560 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010560:	b480      	push	{r7}
 8010562:	b083      	sub	sp, #12
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	68da      	ldr	r2, [r3, #12]
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8010576:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	695a      	ldr	r2, [r3, #20]
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	f022 0201 	bic.w	r2, r2, #1
 8010586:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2220      	movs	r2, #32
 801058c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8010590:	bf00      	nop
 8010592:	370c      	adds	r7, #12
 8010594:	46bd      	mov	sp, r7
 8010596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059a:	4770      	bx	lr

0801059c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b084      	sub	sp, #16
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80105a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	2200      	movs	r2, #0
 80105ae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	2200      	movs	r2, #0
 80105b4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80105b6:	68f8      	ldr	r0, [r7, #12]
 80105b8:	f7ff fedc 	bl	8010374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80105bc:	bf00      	nop
 80105be:	3710      	adds	r7, #16
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80105c4:	b480      	push	{r7}
 80105c6:	b085      	sub	sp, #20
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80105d2:	b2db      	uxtb	r3, r3
 80105d4:	2b21      	cmp	r3, #33	; 0x21
 80105d6:	d144      	bne.n	8010662 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	689b      	ldr	r3, [r3, #8]
 80105dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80105e0:	d11a      	bne.n	8010618 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	6a1b      	ldr	r3, [r3, #32]
 80105e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	881b      	ldrh	r3, [r3, #0]
 80105ec:	461a      	mov	r2, r3
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80105f6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	691b      	ldr	r3, [r3, #16]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d105      	bne.n	801060c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	6a1b      	ldr	r3, [r3, #32]
 8010604:	1c9a      	adds	r2, r3, #2
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	621a      	str	r2, [r3, #32]
 801060a:	e00e      	b.n	801062a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	6a1b      	ldr	r3, [r3, #32]
 8010610:	1c5a      	adds	r2, r3, #1
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	621a      	str	r2, [r3, #32]
 8010616:	e008      	b.n	801062a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	6a1b      	ldr	r3, [r3, #32]
 801061c:	1c59      	adds	r1, r3, #1
 801061e:	687a      	ldr	r2, [r7, #4]
 8010620:	6211      	str	r1, [r2, #32]
 8010622:	781a      	ldrb	r2, [r3, #0]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801062e:	b29b      	uxth	r3, r3
 8010630:	3b01      	subs	r3, #1
 8010632:	b29b      	uxth	r3, r3
 8010634:	687a      	ldr	r2, [r7, #4]
 8010636:	4619      	mov	r1, r3
 8010638:	84d1      	strh	r1, [r2, #38]	; 0x26
 801063a:	2b00      	cmp	r3, #0
 801063c:	d10f      	bne.n	801065e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	68da      	ldr	r2, [r3, #12]
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801064c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	68da      	ldr	r2, [r3, #12]
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801065c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 801065e:	2300      	movs	r3, #0
 8010660:	e000      	b.n	8010664 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010662:	2302      	movs	r3, #2
  }
}
 8010664:	4618      	mov	r0, r3
 8010666:	3714      	adds	r7, #20
 8010668:	46bd      	mov	sp, r7
 801066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066e:	4770      	bx	lr

08010670 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010670:	b580      	push	{r7, lr}
 8010672:	b082      	sub	sp, #8
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	68da      	ldr	r2, [r3, #12]
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010686:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2220      	movs	r2, #32
 801068c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f7ff fe5b 	bl	801034c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8010696:	2300      	movs	r3, #0
}
 8010698:	4618      	mov	r0, r3
 801069a:	3708      	adds	r7, #8
 801069c:	46bd      	mov	sp, r7
 801069e:	bd80      	pop	{r7, pc}

080106a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80106a0:	b580      	push	{r7, lr}
 80106a2:	b084      	sub	sp, #16
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80106ae:	b2db      	uxtb	r3, r3
 80106b0:	2b22      	cmp	r3, #34	; 0x22
 80106b2:	d171      	bne.n	8010798 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	689b      	ldr	r3, [r3, #8]
 80106b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80106bc:	d123      	bne.n	8010706 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106c2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	691b      	ldr	r3, [r3, #16]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d10e      	bne.n	80106ea <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	685b      	ldr	r3, [r3, #4]
 80106d2:	b29b      	uxth	r3, r3
 80106d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80106d8:	b29a      	uxth	r2, r3
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106e2:	1c9a      	adds	r2, r3, #2
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	629a      	str	r2, [r3, #40]	; 0x28
 80106e8:	e029      	b.n	801073e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	685b      	ldr	r3, [r3, #4]
 80106f0:	b29b      	uxth	r3, r3
 80106f2:	b2db      	uxtb	r3, r3
 80106f4:	b29a      	uxth	r2, r3
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106fe:	1c5a      	adds	r2, r3, #1
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	629a      	str	r2, [r3, #40]	; 0x28
 8010704:	e01b      	b.n	801073e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	691b      	ldr	r3, [r3, #16]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d10a      	bne.n	8010724 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	6858      	ldr	r0, [r3, #4]
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010718:	1c59      	adds	r1, r3, #1
 801071a:	687a      	ldr	r2, [r7, #4]
 801071c:	6291      	str	r1, [r2, #40]	; 0x28
 801071e:	b2c2      	uxtb	r2, r0
 8010720:	701a      	strb	r2, [r3, #0]
 8010722:	e00c      	b.n	801073e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	685b      	ldr	r3, [r3, #4]
 801072a:	b2da      	uxtb	r2, r3
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010730:	1c58      	adds	r0, r3, #1
 8010732:	6879      	ldr	r1, [r7, #4]
 8010734:	6288      	str	r0, [r1, #40]	; 0x28
 8010736:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801073a:	b2d2      	uxtb	r2, r2
 801073c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8010742:	b29b      	uxth	r3, r3
 8010744:	3b01      	subs	r3, #1
 8010746:	b29b      	uxth	r3, r3
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	4619      	mov	r1, r3
 801074c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 801074e:	2b00      	cmp	r3, #0
 8010750:	d120      	bne.n	8010794 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	68da      	ldr	r2, [r3, #12]
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	f022 0220 	bic.w	r2, r2, #32
 8010760:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	68da      	ldr	r2, [r3, #12]
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010770:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	695a      	ldr	r2, [r3, #20]
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	f022 0201 	bic.w	r2, r2, #1
 8010780:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	2220      	movs	r2, #32
 8010786:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 801078a:	6878      	ldr	r0, [r7, #4]
 801078c:	f7f3 fe56 	bl	800443c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8010790:	2300      	movs	r3, #0
 8010792:	e002      	b.n	801079a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8010794:	2300      	movs	r3, #0
 8010796:	e000      	b.n	801079a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8010798:	2302      	movs	r3, #2
  }
}
 801079a:	4618      	mov	r0, r3
 801079c:	3710      	adds	r7, #16
 801079e:	46bd      	mov	sp, r7
 80107a0:	bd80      	pop	{r7, pc}
	...

080107a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80107a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107a8:	b0bd      	sub	sp, #244	; 0xf4
 80107aa:	af00      	add	r7, sp, #0
 80107ac:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80107b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	691b      	ldr	r3, [r3, #16]
 80107b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80107bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107c0:	68d9      	ldr	r1, [r3, #12]
 80107c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107c6:	681a      	ldr	r2, [r3, #0]
 80107c8:	ea40 0301 	orr.w	r3, r0, r1
 80107cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80107ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107d2:	689a      	ldr	r2, [r3, #8]
 80107d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107d8:	691b      	ldr	r3, [r3, #16]
 80107da:	431a      	orrs	r2, r3
 80107dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107e0:	695b      	ldr	r3, [r3, #20]
 80107e2:	431a      	orrs	r2, r3
 80107e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107e8:	69db      	ldr	r3, [r3, #28]
 80107ea:	4313      	orrs	r3, r2
 80107ec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 80107f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	68db      	ldr	r3, [r3, #12]
 80107f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80107fc:	f021 010c 	bic.w	r1, r1, #12
 8010800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010804:	681a      	ldr	r2, [r3, #0]
 8010806:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801080a:	430b      	orrs	r3, r1
 801080c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801080e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	695b      	ldr	r3, [r3, #20]
 8010816:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 801081a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801081e:	6999      	ldr	r1, [r3, #24]
 8010820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010824:	681a      	ldr	r2, [r3, #0]
 8010826:	ea40 0301 	orr.w	r3, r0, r1
 801082a:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801082c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010830:	69db      	ldr	r3, [r3, #28]
 8010832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010836:	f040 81a5 	bne.w	8010b84 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801083a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801083e:	681a      	ldr	r2, [r3, #0]
 8010840:	4bcd      	ldr	r3, [pc, #820]	; (8010b78 <UART_SetConfig+0x3d4>)
 8010842:	429a      	cmp	r2, r3
 8010844:	d006      	beq.n	8010854 <UART_SetConfig+0xb0>
 8010846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801084a:	681a      	ldr	r2, [r3, #0]
 801084c:	4bcb      	ldr	r3, [pc, #812]	; (8010b7c <UART_SetConfig+0x3d8>)
 801084e:	429a      	cmp	r2, r3
 8010850:	f040 80cb 	bne.w	80109ea <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8010854:	f7fd ffe0 	bl	800e818 <HAL_RCC_GetPCLK2Freq>
 8010858:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801085c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010860:	461c      	mov	r4, r3
 8010862:	f04f 0500 	mov.w	r5, #0
 8010866:	4622      	mov	r2, r4
 8010868:	462b      	mov	r3, r5
 801086a:	1891      	adds	r1, r2, r2
 801086c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8010870:	415b      	adcs	r3, r3
 8010872:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8010876:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801087a:	1912      	adds	r2, r2, r4
 801087c:	eb45 0303 	adc.w	r3, r5, r3
 8010880:	f04f 0000 	mov.w	r0, #0
 8010884:	f04f 0100 	mov.w	r1, #0
 8010888:	00d9      	lsls	r1, r3, #3
 801088a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 801088e:	00d0      	lsls	r0, r2, #3
 8010890:	4602      	mov	r2, r0
 8010892:	460b      	mov	r3, r1
 8010894:	1911      	adds	r1, r2, r4
 8010896:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 801089a:	416b      	adcs	r3, r5
 801089c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80108a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80108a4:	685b      	ldr	r3, [r3, #4]
 80108a6:	461a      	mov	r2, r3
 80108a8:	f04f 0300 	mov.w	r3, #0
 80108ac:	1891      	adds	r1, r2, r2
 80108ae:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80108b2:	415b      	adcs	r3, r3
 80108b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80108b8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80108bc:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80108c0:	f7f0 f9e2 	bl	8000c88 <__aeabi_uldivmod>
 80108c4:	4602      	mov	r2, r0
 80108c6:	460b      	mov	r3, r1
 80108c8:	4bad      	ldr	r3, [pc, #692]	; (8010b80 <UART_SetConfig+0x3dc>)
 80108ca:	fba3 2302 	umull	r2, r3, r3, r2
 80108ce:	095b      	lsrs	r3, r3, #5
 80108d0:	011e      	lsls	r6, r3, #4
 80108d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80108d6:	461c      	mov	r4, r3
 80108d8:	f04f 0500 	mov.w	r5, #0
 80108dc:	4622      	mov	r2, r4
 80108de:	462b      	mov	r3, r5
 80108e0:	1891      	adds	r1, r2, r2
 80108e2:	67b9      	str	r1, [r7, #120]	; 0x78
 80108e4:	415b      	adcs	r3, r3
 80108e6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80108e8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80108ec:	1912      	adds	r2, r2, r4
 80108ee:	eb45 0303 	adc.w	r3, r5, r3
 80108f2:	f04f 0000 	mov.w	r0, #0
 80108f6:	f04f 0100 	mov.w	r1, #0
 80108fa:	00d9      	lsls	r1, r3, #3
 80108fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010900:	00d0      	lsls	r0, r2, #3
 8010902:	4602      	mov	r2, r0
 8010904:	460b      	mov	r3, r1
 8010906:	1911      	adds	r1, r2, r4
 8010908:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 801090c:	416b      	adcs	r3, r5
 801090e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8010912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010916:	685b      	ldr	r3, [r3, #4]
 8010918:	461a      	mov	r2, r3
 801091a:	f04f 0300 	mov.w	r3, #0
 801091e:	1891      	adds	r1, r2, r2
 8010920:	6739      	str	r1, [r7, #112]	; 0x70
 8010922:	415b      	adcs	r3, r3
 8010924:	677b      	str	r3, [r7, #116]	; 0x74
 8010926:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 801092a:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 801092e:	f7f0 f9ab 	bl	8000c88 <__aeabi_uldivmod>
 8010932:	4602      	mov	r2, r0
 8010934:	460b      	mov	r3, r1
 8010936:	4b92      	ldr	r3, [pc, #584]	; (8010b80 <UART_SetConfig+0x3dc>)
 8010938:	fba3 1302 	umull	r1, r3, r3, r2
 801093c:	095b      	lsrs	r3, r3, #5
 801093e:	2164      	movs	r1, #100	; 0x64
 8010940:	fb01 f303 	mul.w	r3, r1, r3
 8010944:	1ad3      	subs	r3, r2, r3
 8010946:	00db      	lsls	r3, r3, #3
 8010948:	3332      	adds	r3, #50	; 0x32
 801094a:	4a8d      	ldr	r2, [pc, #564]	; (8010b80 <UART_SetConfig+0x3dc>)
 801094c:	fba2 2303 	umull	r2, r3, r2, r3
 8010950:	095b      	lsrs	r3, r3, #5
 8010952:	005b      	lsls	r3, r3, #1
 8010954:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010958:	441e      	add	r6, r3
 801095a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 801095e:	4618      	mov	r0, r3
 8010960:	f04f 0100 	mov.w	r1, #0
 8010964:	4602      	mov	r2, r0
 8010966:	460b      	mov	r3, r1
 8010968:	1894      	adds	r4, r2, r2
 801096a:	66bc      	str	r4, [r7, #104]	; 0x68
 801096c:	415b      	adcs	r3, r3
 801096e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010970:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8010974:	1812      	adds	r2, r2, r0
 8010976:	eb41 0303 	adc.w	r3, r1, r3
 801097a:	f04f 0400 	mov.w	r4, #0
 801097e:	f04f 0500 	mov.w	r5, #0
 8010982:	00dd      	lsls	r5, r3, #3
 8010984:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010988:	00d4      	lsls	r4, r2, #3
 801098a:	4622      	mov	r2, r4
 801098c:	462b      	mov	r3, r5
 801098e:	1814      	adds	r4, r2, r0
 8010990:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8010994:	414b      	adcs	r3, r1
 8010996:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801099a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801099e:	685b      	ldr	r3, [r3, #4]
 80109a0:	461a      	mov	r2, r3
 80109a2:	f04f 0300 	mov.w	r3, #0
 80109a6:	1891      	adds	r1, r2, r2
 80109a8:	6639      	str	r1, [r7, #96]	; 0x60
 80109aa:	415b      	adcs	r3, r3
 80109ac:	667b      	str	r3, [r7, #100]	; 0x64
 80109ae:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80109b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80109b6:	f7f0 f967 	bl	8000c88 <__aeabi_uldivmod>
 80109ba:	4602      	mov	r2, r0
 80109bc:	460b      	mov	r3, r1
 80109be:	4b70      	ldr	r3, [pc, #448]	; (8010b80 <UART_SetConfig+0x3dc>)
 80109c0:	fba3 1302 	umull	r1, r3, r3, r2
 80109c4:	095b      	lsrs	r3, r3, #5
 80109c6:	2164      	movs	r1, #100	; 0x64
 80109c8:	fb01 f303 	mul.w	r3, r1, r3
 80109cc:	1ad3      	subs	r3, r2, r3
 80109ce:	00db      	lsls	r3, r3, #3
 80109d0:	3332      	adds	r3, #50	; 0x32
 80109d2:	4a6b      	ldr	r2, [pc, #428]	; (8010b80 <UART_SetConfig+0x3dc>)
 80109d4:	fba2 2303 	umull	r2, r3, r2, r3
 80109d8:	095b      	lsrs	r3, r3, #5
 80109da:	f003 0207 	and.w	r2, r3, #7
 80109de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	4432      	add	r2, r6
 80109e6:	609a      	str	r2, [r3, #8]
 80109e8:	e26d      	b.n	8010ec6 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80109ea:	f7fd ff01 	bl	800e7f0 <HAL_RCC_GetPCLK1Freq>
 80109ee:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80109f2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80109f6:	461c      	mov	r4, r3
 80109f8:	f04f 0500 	mov.w	r5, #0
 80109fc:	4622      	mov	r2, r4
 80109fe:	462b      	mov	r3, r5
 8010a00:	1891      	adds	r1, r2, r2
 8010a02:	65b9      	str	r1, [r7, #88]	; 0x58
 8010a04:	415b      	adcs	r3, r3
 8010a06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010a08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8010a0c:	1912      	adds	r2, r2, r4
 8010a0e:	eb45 0303 	adc.w	r3, r5, r3
 8010a12:	f04f 0000 	mov.w	r0, #0
 8010a16:	f04f 0100 	mov.w	r1, #0
 8010a1a:	00d9      	lsls	r1, r3, #3
 8010a1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010a20:	00d0      	lsls	r0, r2, #3
 8010a22:	4602      	mov	r2, r0
 8010a24:	460b      	mov	r3, r1
 8010a26:	1911      	adds	r1, r2, r4
 8010a28:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8010a2c:	416b      	adcs	r3, r5
 8010a2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010a36:	685b      	ldr	r3, [r3, #4]
 8010a38:	461a      	mov	r2, r3
 8010a3a:	f04f 0300 	mov.w	r3, #0
 8010a3e:	1891      	adds	r1, r2, r2
 8010a40:	6539      	str	r1, [r7, #80]	; 0x50
 8010a42:	415b      	adcs	r3, r3
 8010a44:	657b      	str	r3, [r7, #84]	; 0x54
 8010a46:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8010a4a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8010a4e:	f7f0 f91b 	bl	8000c88 <__aeabi_uldivmod>
 8010a52:	4602      	mov	r2, r0
 8010a54:	460b      	mov	r3, r1
 8010a56:	4b4a      	ldr	r3, [pc, #296]	; (8010b80 <UART_SetConfig+0x3dc>)
 8010a58:	fba3 2302 	umull	r2, r3, r3, r2
 8010a5c:	095b      	lsrs	r3, r3, #5
 8010a5e:	011e      	lsls	r6, r3, #4
 8010a60:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010a64:	461c      	mov	r4, r3
 8010a66:	f04f 0500 	mov.w	r5, #0
 8010a6a:	4622      	mov	r2, r4
 8010a6c:	462b      	mov	r3, r5
 8010a6e:	1891      	adds	r1, r2, r2
 8010a70:	64b9      	str	r1, [r7, #72]	; 0x48
 8010a72:	415b      	adcs	r3, r3
 8010a74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010a76:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8010a7a:	1912      	adds	r2, r2, r4
 8010a7c:	eb45 0303 	adc.w	r3, r5, r3
 8010a80:	f04f 0000 	mov.w	r0, #0
 8010a84:	f04f 0100 	mov.w	r1, #0
 8010a88:	00d9      	lsls	r1, r3, #3
 8010a8a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010a8e:	00d0      	lsls	r0, r2, #3
 8010a90:	4602      	mov	r2, r0
 8010a92:	460b      	mov	r3, r1
 8010a94:	1911      	adds	r1, r2, r4
 8010a96:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8010a9a:	416b      	adcs	r3, r5
 8010a9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8010aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010aa4:	685b      	ldr	r3, [r3, #4]
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	f04f 0300 	mov.w	r3, #0
 8010aac:	1891      	adds	r1, r2, r2
 8010aae:	6439      	str	r1, [r7, #64]	; 0x40
 8010ab0:	415b      	adcs	r3, r3
 8010ab2:	647b      	str	r3, [r7, #68]	; 0x44
 8010ab4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8010ab8:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8010abc:	f7f0 f8e4 	bl	8000c88 <__aeabi_uldivmod>
 8010ac0:	4602      	mov	r2, r0
 8010ac2:	460b      	mov	r3, r1
 8010ac4:	4b2e      	ldr	r3, [pc, #184]	; (8010b80 <UART_SetConfig+0x3dc>)
 8010ac6:	fba3 1302 	umull	r1, r3, r3, r2
 8010aca:	095b      	lsrs	r3, r3, #5
 8010acc:	2164      	movs	r1, #100	; 0x64
 8010ace:	fb01 f303 	mul.w	r3, r1, r3
 8010ad2:	1ad3      	subs	r3, r2, r3
 8010ad4:	00db      	lsls	r3, r3, #3
 8010ad6:	3332      	adds	r3, #50	; 0x32
 8010ad8:	4a29      	ldr	r2, [pc, #164]	; (8010b80 <UART_SetConfig+0x3dc>)
 8010ada:	fba2 2303 	umull	r2, r3, r2, r3
 8010ade:	095b      	lsrs	r3, r3, #5
 8010ae0:	005b      	lsls	r3, r3, #1
 8010ae2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010ae6:	441e      	add	r6, r3
 8010ae8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010aec:	4618      	mov	r0, r3
 8010aee:	f04f 0100 	mov.w	r1, #0
 8010af2:	4602      	mov	r2, r0
 8010af4:	460b      	mov	r3, r1
 8010af6:	1894      	adds	r4, r2, r2
 8010af8:	63bc      	str	r4, [r7, #56]	; 0x38
 8010afa:	415b      	adcs	r3, r3
 8010afc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010afe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8010b02:	1812      	adds	r2, r2, r0
 8010b04:	eb41 0303 	adc.w	r3, r1, r3
 8010b08:	f04f 0400 	mov.w	r4, #0
 8010b0c:	f04f 0500 	mov.w	r5, #0
 8010b10:	00dd      	lsls	r5, r3, #3
 8010b12:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010b16:	00d4      	lsls	r4, r2, #3
 8010b18:	4622      	mov	r2, r4
 8010b1a:	462b      	mov	r3, r5
 8010b1c:	1814      	adds	r4, r2, r0
 8010b1e:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8010b22:	414b      	adcs	r3, r1
 8010b24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010b2c:	685b      	ldr	r3, [r3, #4]
 8010b2e:	461a      	mov	r2, r3
 8010b30:	f04f 0300 	mov.w	r3, #0
 8010b34:	1891      	adds	r1, r2, r2
 8010b36:	6339      	str	r1, [r7, #48]	; 0x30
 8010b38:	415b      	adcs	r3, r3
 8010b3a:	637b      	str	r3, [r7, #52]	; 0x34
 8010b3c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8010b40:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8010b44:	f7f0 f8a0 	bl	8000c88 <__aeabi_uldivmod>
 8010b48:	4602      	mov	r2, r0
 8010b4a:	460b      	mov	r3, r1
 8010b4c:	4b0c      	ldr	r3, [pc, #48]	; (8010b80 <UART_SetConfig+0x3dc>)
 8010b4e:	fba3 1302 	umull	r1, r3, r3, r2
 8010b52:	095b      	lsrs	r3, r3, #5
 8010b54:	2164      	movs	r1, #100	; 0x64
 8010b56:	fb01 f303 	mul.w	r3, r1, r3
 8010b5a:	1ad3      	subs	r3, r2, r3
 8010b5c:	00db      	lsls	r3, r3, #3
 8010b5e:	3332      	adds	r3, #50	; 0x32
 8010b60:	4a07      	ldr	r2, [pc, #28]	; (8010b80 <UART_SetConfig+0x3dc>)
 8010b62:	fba2 2303 	umull	r2, r3, r2, r3
 8010b66:	095b      	lsrs	r3, r3, #5
 8010b68:	f003 0207 	and.w	r2, r3, #7
 8010b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	4432      	add	r2, r6
 8010b74:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8010b76:	e1a6      	b.n	8010ec6 <UART_SetConfig+0x722>
 8010b78:	40011000 	.word	0x40011000
 8010b7c:	40011400 	.word	0x40011400
 8010b80:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010b88:	681a      	ldr	r2, [r3, #0]
 8010b8a:	4bd1      	ldr	r3, [pc, #836]	; (8010ed0 <UART_SetConfig+0x72c>)
 8010b8c:	429a      	cmp	r2, r3
 8010b8e:	d006      	beq.n	8010b9e <UART_SetConfig+0x3fa>
 8010b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010b94:	681a      	ldr	r2, [r3, #0]
 8010b96:	4bcf      	ldr	r3, [pc, #828]	; (8010ed4 <UART_SetConfig+0x730>)
 8010b98:	429a      	cmp	r2, r3
 8010b9a:	f040 80ca 	bne.w	8010d32 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8010b9e:	f7fd fe3b 	bl	800e818 <HAL_RCC_GetPCLK2Freq>
 8010ba2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010ba6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010baa:	461c      	mov	r4, r3
 8010bac:	f04f 0500 	mov.w	r5, #0
 8010bb0:	4622      	mov	r2, r4
 8010bb2:	462b      	mov	r3, r5
 8010bb4:	1891      	adds	r1, r2, r2
 8010bb6:	62b9      	str	r1, [r7, #40]	; 0x28
 8010bb8:	415b      	adcs	r3, r3
 8010bba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010bbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8010bc0:	1912      	adds	r2, r2, r4
 8010bc2:	eb45 0303 	adc.w	r3, r5, r3
 8010bc6:	f04f 0000 	mov.w	r0, #0
 8010bca:	f04f 0100 	mov.w	r1, #0
 8010bce:	00d9      	lsls	r1, r3, #3
 8010bd0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010bd4:	00d0      	lsls	r0, r2, #3
 8010bd6:	4602      	mov	r2, r0
 8010bd8:	460b      	mov	r3, r1
 8010bda:	eb12 0a04 	adds.w	sl, r2, r4
 8010bde:	eb43 0b05 	adc.w	fp, r3, r5
 8010be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010be6:	685b      	ldr	r3, [r3, #4]
 8010be8:	4618      	mov	r0, r3
 8010bea:	f04f 0100 	mov.w	r1, #0
 8010bee:	f04f 0200 	mov.w	r2, #0
 8010bf2:	f04f 0300 	mov.w	r3, #0
 8010bf6:	008b      	lsls	r3, r1, #2
 8010bf8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010bfc:	0082      	lsls	r2, r0, #2
 8010bfe:	4650      	mov	r0, sl
 8010c00:	4659      	mov	r1, fp
 8010c02:	f7f0 f841 	bl	8000c88 <__aeabi_uldivmod>
 8010c06:	4602      	mov	r2, r0
 8010c08:	460b      	mov	r3, r1
 8010c0a:	4bb3      	ldr	r3, [pc, #716]	; (8010ed8 <UART_SetConfig+0x734>)
 8010c0c:	fba3 2302 	umull	r2, r3, r3, r2
 8010c10:	095b      	lsrs	r3, r3, #5
 8010c12:	011e      	lsls	r6, r3, #4
 8010c14:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f04f 0100 	mov.w	r1, #0
 8010c1e:	4602      	mov	r2, r0
 8010c20:	460b      	mov	r3, r1
 8010c22:	1894      	adds	r4, r2, r2
 8010c24:	623c      	str	r4, [r7, #32]
 8010c26:	415b      	adcs	r3, r3
 8010c28:	627b      	str	r3, [r7, #36]	; 0x24
 8010c2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8010c2e:	1812      	adds	r2, r2, r0
 8010c30:	eb41 0303 	adc.w	r3, r1, r3
 8010c34:	f04f 0400 	mov.w	r4, #0
 8010c38:	f04f 0500 	mov.w	r5, #0
 8010c3c:	00dd      	lsls	r5, r3, #3
 8010c3e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010c42:	00d4      	lsls	r4, r2, #3
 8010c44:	4622      	mov	r2, r4
 8010c46:	462b      	mov	r3, r5
 8010c48:	1814      	adds	r4, r2, r0
 8010c4a:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8010c4e:	414b      	adcs	r3, r1
 8010c50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8010c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010c58:	685b      	ldr	r3, [r3, #4]
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f04f 0100 	mov.w	r1, #0
 8010c60:	f04f 0200 	mov.w	r2, #0
 8010c64:	f04f 0300 	mov.w	r3, #0
 8010c68:	008b      	lsls	r3, r1, #2
 8010c6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010c6e:	0082      	lsls	r2, r0, #2
 8010c70:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8010c74:	f7f0 f808 	bl	8000c88 <__aeabi_uldivmod>
 8010c78:	4602      	mov	r2, r0
 8010c7a:	460b      	mov	r3, r1
 8010c7c:	4b96      	ldr	r3, [pc, #600]	; (8010ed8 <UART_SetConfig+0x734>)
 8010c7e:	fba3 1302 	umull	r1, r3, r3, r2
 8010c82:	095b      	lsrs	r3, r3, #5
 8010c84:	2164      	movs	r1, #100	; 0x64
 8010c86:	fb01 f303 	mul.w	r3, r1, r3
 8010c8a:	1ad3      	subs	r3, r2, r3
 8010c8c:	011b      	lsls	r3, r3, #4
 8010c8e:	3332      	adds	r3, #50	; 0x32
 8010c90:	4a91      	ldr	r2, [pc, #580]	; (8010ed8 <UART_SetConfig+0x734>)
 8010c92:	fba2 2303 	umull	r2, r3, r2, r3
 8010c96:	095b      	lsrs	r3, r3, #5
 8010c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010c9c:	441e      	add	r6, r3
 8010c9e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	f04f 0100 	mov.w	r1, #0
 8010ca8:	4602      	mov	r2, r0
 8010caa:	460b      	mov	r3, r1
 8010cac:	1894      	adds	r4, r2, r2
 8010cae:	61bc      	str	r4, [r7, #24]
 8010cb0:	415b      	adcs	r3, r3
 8010cb2:	61fb      	str	r3, [r7, #28]
 8010cb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010cb8:	1812      	adds	r2, r2, r0
 8010cba:	eb41 0303 	adc.w	r3, r1, r3
 8010cbe:	f04f 0400 	mov.w	r4, #0
 8010cc2:	f04f 0500 	mov.w	r5, #0
 8010cc6:	00dd      	lsls	r5, r3, #3
 8010cc8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010ccc:	00d4      	lsls	r4, r2, #3
 8010cce:	4622      	mov	r2, r4
 8010cd0:	462b      	mov	r3, r5
 8010cd2:	1814      	adds	r4, r2, r0
 8010cd4:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8010cd8:	414b      	adcs	r3, r1
 8010cda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8010cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010ce2:	685b      	ldr	r3, [r3, #4]
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	f04f 0100 	mov.w	r1, #0
 8010cea:	f04f 0200 	mov.w	r2, #0
 8010cee:	f04f 0300 	mov.w	r3, #0
 8010cf2:	008b      	lsls	r3, r1, #2
 8010cf4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010cf8:	0082      	lsls	r2, r0, #2
 8010cfa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8010cfe:	f7ef ffc3 	bl	8000c88 <__aeabi_uldivmod>
 8010d02:	4602      	mov	r2, r0
 8010d04:	460b      	mov	r3, r1
 8010d06:	4b74      	ldr	r3, [pc, #464]	; (8010ed8 <UART_SetConfig+0x734>)
 8010d08:	fba3 1302 	umull	r1, r3, r3, r2
 8010d0c:	095b      	lsrs	r3, r3, #5
 8010d0e:	2164      	movs	r1, #100	; 0x64
 8010d10:	fb01 f303 	mul.w	r3, r1, r3
 8010d14:	1ad3      	subs	r3, r2, r3
 8010d16:	011b      	lsls	r3, r3, #4
 8010d18:	3332      	adds	r3, #50	; 0x32
 8010d1a:	4a6f      	ldr	r2, [pc, #444]	; (8010ed8 <UART_SetConfig+0x734>)
 8010d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8010d20:	095b      	lsrs	r3, r3, #5
 8010d22:	f003 020f 	and.w	r2, r3, #15
 8010d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	4432      	add	r2, r6
 8010d2e:	609a      	str	r2, [r3, #8]
 8010d30:	e0c9      	b.n	8010ec6 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8010d32:	f7fd fd5d 	bl	800e7f0 <HAL_RCC_GetPCLK1Freq>
 8010d36:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010d3a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010d3e:	461c      	mov	r4, r3
 8010d40:	f04f 0500 	mov.w	r5, #0
 8010d44:	4622      	mov	r2, r4
 8010d46:	462b      	mov	r3, r5
 8010d48:	1891      	adds	r1, r2, r2
 8010d4a:	6139      	str	r1, [r7, #16]
 8010d4c:	415b      	adcs	r3, r3
 8010d4e:	617b      	str	r3, [r7, #20]
 8010d50:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010d54:	1912      	adds	r2, r2, r4
 8010d56:	eb45 0303 	adc.w	r3, r5, r3
 8010d5a:	f04f 0000 	mov.w	r0, #0
 8010d5e:	f04f 0100 	mov.w	r1, #0
 8010d62:	00d9      	lsls	r1, r3, #3
 8010d64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010d68:	00d0      	lsls	r0, r2, #3
 8010d6a:	4602      	mov	r2, r0
 8010d6c:	460b      	mov	r3, r1
 8010d6e:	eb12 0804 	adds.w	r8, r2, r4
 8010d72:	eb43 0905 	adc.w	r9, r3, r5
 8010d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010d7a:	685b      	ldr	r3, [r3, #4]
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	f04f 0100 	mov.w	r1, #0
 8010d82:	f04f 0200 	mov.w	r2, #0
 8010d86:	f04f 0300 	mov.w	r3, #0
 8010d8a:	008b      	lsls	r3, r1, #2
 8010d8c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010d90:	0082      	lsls	r2, r0, #2
 8010d92:	4640      	mov	r0, r8
 8010d94:	4649      	mov	r1, r9
 8010d96:	f7ef ff77 	bl	8000c88 <__aeabi_uldivmod>
 8010d9a:	4602      	mov	r2, r0
 8010d9c:	460b      	mov	r3, r1
 8010d9e:	4b4e      	ldr	r3, [pc, #312]	; (8010ed8 <UART_SetConfig+0x734>)
 8010da0:	fba3 2302 	umull	r2, r3, r3, r2
 8010da4:	095b      	lsrs	r3, r3, #5
 8010da6:	011e      	lsls	r6, r3, #4
 8010da8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010dac:	4618      	mov	r0, r3
 8010dae:	f04f 0100 	mov.w	r1, #0
 8010db2:	4602      	mov	r2, r0
 8010db4:	460b      	mov	r3, r1
 8010db6:	1894      	adds	r4, r2, r2
 8010db8:	60bc      	str	r4, [r7, #8]
 8010dba:	415b      	adcs	r3, r3
 8010dbc:	60fb      	str	r3, [r7, #12]
 8010dbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010dc2:	1812      	adds	r2, r2, r0
 8010dc4:	eb41 0303 	adc.w	r3, r1, r3
 8010dc8:	f04f 0400 	mov.w	r4, #0
 8010dcc:	f04f 0500 	mov.w	r5, #0
 8010dd0:	00dd      	lsls	r5, r3, #3
 8010dd2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010dd6:	00d4      	lsls	r4, r2, #3
 8010dd8:	4622      	mov	r2, r4
 8010dda:	462b      	mov	r3, r5
 8010ddc:	1814      	adds	r4, r2, r0
 8010dde:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8010de2:	414b      	adcs	r3, r1
 8010de4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8010de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	4618      	mov	r0, r3
 8010df0:	f04f 0100 	mov.w	r1, #0
 8010df4:	f04f 0200 	mov.w	r2, #0
 8010df8:	f04f 0300 	mov.w	r3, #0
 8010dfc:	008b      	lsls	r3, r1, #2
 8010dfe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010e02:	0082      	lsls	r2, r0, #2
 8010e04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8010e08:	f7ef ff3e 	bl	8000c88 <__aeabi_uldivmod>
 8010e0c:	4602      	mov	r2, r0
 8010e0e:	460b      	mov	r3, r1
 8010e10:	4b31      	ldr	r3, [pc, #196]	; (8010ed8 <UART_SetConfig+0x734>)
 8010e12:	fba3 1302 	umull	r1, r3, r3, r2
 8010e16:	095b      	lsrs	r3, r3, #5
 8010e18:	2164      	movs	r1, #100	; 0x64
 8010e1a:	fb01 f303 	mul.w	r3, r1, r3
 8010e1e:	1ad3      	subs	r3, r2, r3
 8010e20:	011b      	lsls	r3, r3, #4
 8010e22:	3332      	adds	r3, #50	; 0x32
 8010e24:	4a2c      	ldr	r2, [pc, #176]	; (8010ed8 <UART_SetConfig+0x734>)
 8010e26:	fba2 2303 	umull	r2, r3, r2, r3
 8010e2a:	095b      	lsrs	r3, r3, #5
 8010e2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010e30:	441e      	add	r6, r3
 8010e32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010e36:	4618      	mov	r0, r3
 8010e38:	f04f 0100 	mov.w	r1, #0
 8010e3c:	4602      	mov	r2, r0
 8010e3e:	460b      	mov	r3, r1
 8010e40:	1894      	adds	r4, r2, r2
 8010e42:	603c      	str	r4, [r7, #0]
 8010e44:	415b      	adcs	r3, r3
 8010e46:	607b      	str	r3, [r7, #4]
 8010e48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e4c:	1812      	adds	r2, r2, r0
 8010e4e:	eb41 0303 	adc.w	r3, r1, r3
 8010e52:	f04f 0400 	mov.w	r4, #0
 8010e56:	f04f 0500 	mov.w	r5, #0
 8010e5a:	00dd      	lsls	r5, r3, #3
 8010e5c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010e60:	00d4      	lsls	r4, r2, #3
 8010e62:	4622      	mov	r2, r4
 8010e64:	462b      	mov	r3, r5
 8010e66:	1814      	adds	r4, r2, r0
 8010e68:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8010e6c:	414b      	adcs	r3, r1
 8010e6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8010e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010e76:	685b      	ldr	r3, [r3, #4]
 8010e78:	4618      	mov	r0, r3
 8010e7a:	f04f 0100 	mov.w	r1, #0
 8010e7e:	f04f 0200 	mov.w	r2, #0
 8010e82:	f04f 0300 	mov.w	r3, #0
 8010e86:	008b      	lsls	r3, r1, #2
 8010e88:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010e8c:	0082      	lsls	r2, r0, #2
 8010e8e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8010e92:	f7ef fef9 	bl	8000c88 <__aeabi_uldivmod>
 8010e96:	4602      	mov	r2, r0
 8010e98:	460b      	mov	r3, r1
 8010e9a:	4b0f      	ldr	r3, [pc, #60]	; (8010ed8 <UART_SetConfig+0x734>)
 8010e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8010ea0:	095b      	lsrs	r3, r3, #5
 8010ea2:	2164      	movs	r1, #100	; 0x64
 8010ea4:	fb01 f303 	mul.w	r3, r1, r3
 8010ea8:	1ad3      	subs	r3, r2, r3
 8010eaa:	011b      	lsls	r3, r3, #4
 8010eac:	3332      	adds	r3, #50	; 0x32
 8010eae:	4a0a      	ldr	r2, [pc, #40]	; (8010ed8 <UART_SetConfig+0x734>)
 8010eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8010eb4:	095b      	lsrs	r3, r3, #5
 8010eb6:	f003 020f 	and.w	r2, r3, #15
 8010eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	4432      	add	r2, r6
 8010ec2:	609a      	str	r2, [r3, #8]
}
 8010ec4:	e7ff      	b.n	8010ec6 <UART_SetConfig+0x722>
 8010ec6:	bf00      	nop
 8010ec8:	37f4      	adds	r7, #244	; 0xf4
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ed0:	40011000 	.word	0x40011000
 8010ed4:	40011400 	.word	0x40011400
 8010ed8:	51eb851f 	.word	0x51eb851f

08010edc <__NVIC_SetPriority>:
{
 8010edc:	b480      	push	{r7}
 8010ede:	b083      	sub	sp, #12
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	6039      	str	r1, [r7, #0]
 8010ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	db0a      	blt.n	8010f06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	b2da      	uxtb	r2, r3
 8010ef4:	490c      	ldr	r1, [pc, #48]	; (8010f28 <__NVIC_SetPriority+0x4c>)
 8010ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010efa:	0112      	lsls	r2, r2, #4
 8010efc:	b2d2      	uxtb	r2, r2
 8010efe:	440b      	add	r3, r1
 8010f00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010f04:	e00a      	b.n	8010f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010f06:	683b      	ldr	r3, [r7, #0]
 8010f08:	b2da      	uxtb	r2, r3
 8010f0a:	4908      	ldr	r1, [pc, #32]	; (8010f2c <__NVIC_SetPriority+0x50>)
 8010f0c:	79fb      	ldrb	r3, [r7, #7]
 8010f0e:	f003 030f 	and.w	r3, r3, #15
 8010f12:	3b04      	subs	r3, #4
 8010f14:	0112      	lsls	r2, r2, #4
 8010f16:	b2d2      	uxtb	r2, r2
 8010f18:	440b      	add	r3, r1
 8010f1a:	761a      	strb	r2, [r3, #24]
}
 8010f1c:	bf00      	nop
 8010f1e:	370c      	adds	r7, #12
 8010f20:	46bd      	mov	sp, r7
 8010f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f26:	4770      	bx	lr
 8010f28:	e000e100 	.word	0xe000e100
 8010f2c:	e000ed00 	.word	0xe000ed00

08010f30 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010f30:	b580      	push	{r7, lr}
 8010f32:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010f34:	4b05      	ldr	r3, [pc, #20]	; (8010f4c <SysTick_Handler+0x1c>)
 8010f36:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010f38:	f002 fada 	bl	80134f0 <xTaskGetSchedulerState>
 8010f3c:	4603      	mov	r3, r0
 8010f3e:	2b01      	cmp	r3, #1
 8010f40:	d001      	beq.n	8010f46 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010f42:	f003 f9c1 	bl	80142c8 <xPortSysTickHandler>
  }
}
 8010f46:	bf00      	nop
 8010f48:	bd80      	pop	{r7, pc}
 8010f4a:	bf00      	nop
 8010f4c:	e000e010 	.word	0xe000e010

08010f50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010f50:	b580      	push	{r7, lr}
 8010f52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010f54:	2100      	movs	r1, #0
 8010f56:	f06f 0004 	mvn.w	r0, #4
 8010f5a:	f7ff ffbf 	bl	8010edc <__NVIC_SetPriority>
#endif
}
 8010f5e:	bf00      	nop
 8010f60:	bd80      	pop	{r7, pc}
	...

08010f64 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010f64:	b480      	push	{r7}
 8010f66:	b083      	sub	sp, #12
 8010f68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f6a:	f3ef 8305 	mrs	r3, IPSR
 8010f6e:	603b      	str	r3, [r7, #0]
  return(result);
 8010f70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d003      	beq.n	8010f7e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010f76:	f06f 0305 	mvn.w	r3, #5
 8010f7a:	607b      	str	r3, [r7, #4]
 8010f7c:	e00c      	b.n	8010f98 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010f7e:	4b0a      	ldr	r3, [pc, #40]	; (8010fa8 <osKernelInitialize+0x44>)
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d105      	bne.n	8010f92 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010f86:	4b08      	ldr	r3, [pc, #32]	; (8010fa8 <osKernelInitialize+0x44>)
 8010f88:	2201      	movs	r2, #1
 8010f8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010f8c:	2300      	movs	r3, #0
 8010f8e:	607b      	str	r3, [r7, #4]
 8010f90:	e002      	b.n	8010f98 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010f92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010f98:	687b      	ldr	r3, [r7, #4]
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	370c      	adds	r7, #12
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa4:	4770      	bx	lr
 8010fa6:	bf00      	nop
 8010fa8:	20001824 	.word	0x20001824

08010fac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b082      	sub	sp, #8
 8010fb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010fb2:	f3ef 8305 	mrs	r3, IPSR
 8010fb6:	603b      	str	r3, [r7, #0]
  return(result);
 8010fb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d003      	beq.n	8010fc6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8010fbe:	f06f 0305 	mvn.w	r3, #5
 8010fc2:	607b      	str	r3, [r7, #4]
 8010fc4:	e010      	b.n	8010fe8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010fc6:	4b0b      	ldr	r3, [pc, #44]	; (8010ff4 <osKernelStart+0x48>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	2b01      	cmp	r3, #1
 8010fcc:	d109      	bne.n	8010fe2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010fce:	f7ff ffbf 	bl	8010f50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010fd2:	4b08      	ldr	r3, [pc, #32]	; (8010ff4 <osKernelStart+0x48>)
 8010fd4:	2202      	movs	r2, #2
 8010fd6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010fd8:	f001 fe42 	bl	8012c60 <vTaskStartScheduler>
      stat = osOK;
 8010fdc:	2300      	movs	r3, #0
 8010fde:	607b      	str	r3, [r7, #4]
 8010fe0:	e002      	b.n	8010fe8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010fe2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010fe6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010fe8:	687b      	ldr	r3, [r7, #4]
}
 8010fea:	4618      	mov	r0, r3
 8010fec:	3708      	adds	r7, #8
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	bd80      	pop	{r7, pc}
 8010ff2:	bf00      	nop
 8010ff4:	20001824 	.word	0x20001824

08010ff8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b08e      	sub	sp, #56	; 0x38
 8010ffc:	af04      	add	r7, sp, #16
 8010ffe:	60f8      	str	r0, [r7, #12]
 8011000:	60b9      	str	r1, [r7, #8]
 8011002:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8011004:	2300      	movs	r3, #0
 8011006:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011008:	f3ef 8305 	mrs	r3, IPSR
 801100c:	617b      	str	r3, [r7, #20]
  return(result);
 801100e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011010:	2b00      	cmp	r3, #0
 8011012:	d17e      	bne.n	8011112 <osThreadNew+0x11a>
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	2b00      	cmp	r3, #0
 8011018:	d07b      	beq.n	8011112 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801101a:	2380      	movs	r3, #128	; 0x80
 801101c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801101e:	2318      	movs	r3, #24
 8011020:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8011022:	2300      	movs	r3, #0
 8011024:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8011026:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801102a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d045      	beq.n	80110be <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d002      	beq.n	8011040 <osThreadNew+0x48>
        name = attr->name;
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	699b      	ldr	r3, [r3, #24]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d002      	beq.n	801104e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	699b      	ldr	r3, [r3, #24]
 801104c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801104e:	69fb      	ldr	r3, [r7, #28]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d008      	beq.n	8011066 <osThreadNew+0x6e>
 8011054:	69fb      	ldr	r3, [r7, #28]
 8011056:	2b38      	cmp	r3, #56	; 0x38
 8011058:	d805      	bhi.n	8011066 <osThreadNew+0x6e>
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	685b      	ldr	r3, [r3, #4]
 801105e:	f003 0301 	and.w	r3, r3, #1
 8011062:	2b00      	cmp	r3, #0
 8011064:	d001      	beq.n	801106a <osThreadNew+0x72>
        return (NULL);
 8011066:	2300      	movs	r3, #0
 8011068:	e054      	b.n	8011114 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	695b      	ldr	r3, [r3, #20]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d003      	beq.n	801107a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	695b      	ldr	r3, [r3, #20]
 8011076:	089b      	lsrs	r3, r3, #2
 8011078:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	689b      	ldr	r3, [r3, #8]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d00e      	beq.n	80110a0 <osThreadNew+0xa8>
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	68db      	ldr	r3, [r3, #12]
 8011086:	2b5b      	cmp	r3, #91	; 0x5b
 8011088:	d90a      	bls.n	80110a0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801108e:	2b00      	cmp	r3, #0
 8011090:	d006      	beq.n	80110a0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	695b      	ldr	r3, [r3, #20]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d002      	beq.n	80110a0 <osThreadNew+0xa8>
        mem = 1;
 801109a:	2301      	movs	r3, #1
 801109c:	61bb      	str	r3, [r7, #24]
 801109e:	e010      	b.n	80110c2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	689b      	ldr	r3, [r3, #8]
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d10c      	bne.n	80110c2 <osThreadNew+0xca>
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	68db      	ldr	r3, [r3, #12]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d108      	bne.n	80110c2 <osThreadNew+0xca>
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	691b      	ldr	r3, [r3, #16]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d104      	bne.n	80110c2 <osThreadNew+0xca>
          mem = 0;
 80110b8:	2300      	movs	r3, #0
 80110ba:	61bb      	str	r3, [r7, #24]
 80110bc:	e001      	b.n	80110c2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80110be:	2300      	movs	r3, #0
 80110c0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80110c2:	69bb      	ldr	r3, [r7, #24]
 80110c4:	2b01      	cmp	r3, #1
 80110c6:	d110      	bne.n	80110ea <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80110cc:	687a      	ldr	r2, [r7, #4]
 80110ce:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80110d0:	9202      	str	r2, [sp, #8]
 80110d2:	9301      	str	r3, [sp, #4]
 80110d4:	69fb      	ldr	r3, [r7, #28]
 80110d6:	9300      	str	r3, [sp, #0]
 80110d8:	68bb      	ldr	r3, [r7, #8]
 80110da:	6a3a      	ldr	r2, [r7, #32]
 80110dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80110de:	68f8      	ldr	r0, [r7, #12]
 80110e0:	f001 fa9a 	bl	8012618 <xTaskCreateStatic>
 80110e4:	4603      	mov	r3, r0
 80110e6:	613b      	str	r3, [r7, #16]
 80110e8:	e013      	b.n	8011112 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80110ea:	69bb      	ldr	r3, [r7, #24]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d110      	bne.n	8011112 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80110f0:	6a3b      	ldr	r3, [r7, #32]
 80110f2:	b29a      	uxth	r2, r3
 80110f4:	f107 0310 	add.w	r3, r7, #16
 80110f8:	9301      	str	r3, [sp, #4]
 80110fa:	69fb      	ldr	r3, [r7, #28]
 80110fc:	9300      	str	r3, [sp, #0]
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011102:	68f8      	ldr	r0, [r7, #12]
 8011104:	f001 fae5 	bl	80126d2 <xTaskCreate>
 8011108:	4603      	mov	r3, r0
 801110a:	2b01      	cmp	r3, #1
 801110c:	d001      	beq.n	8011112 <osThreadNew+0x11a>
            hTask = NULL;
 801110e:	2300      	movs	r3, #0
 8011110:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011112:	693b      	ldr	r3, [r7, #16]
}
 8011114:	4618      	mov	r0, r3
 8011116:	3728      	adds	r7, #40	; 0x28
 8011118:	46bd      	mov	sp, r7
 801111a:	bd80      	pop	{r7, pc}

0801111c <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 801111c:	b580      	push	{r7, lr}
 801111e:	b086      	sub	sp, #24
 8011120:	af00      	add	r7, sp, #0
 8011122:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011128:	f3ef 8305 	mrs	r3, IPSR
 801112c:	60fb      	str	r3, [r7, #12]
  return(result);
 801112e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011130:	2b00      	cmp	r3, #0
 8011132:	d003      	beq.n	801113c <osThreadSuspend+0x20>
    stat = osErrorISR;
 8011134:	f06f 0305 	mvn.w	r3, #5
 8011138:	617b      	str	r3, [r7, #20]
 801113a:	e00b      	b.n	8011154 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 801113c:	693b      	ldr	r3, [r7, #16]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d103      	bne.n	801114a <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8011142:	f06f 0303 	mvn.w	r3, #3
 8011146:	617b      	str	r3, [r7, #20]
 8011148:	e004      	b.n	8011154 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 801114a:	2300      	movs	r3, #0
 801114c:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 801114e:	6938      	ldr	r0, [r7, #16]
 8011150:	f001 fd10 	bl	8012b74 <vTaskSuspend>
  }

  return (stat);
 8011154:	697b      	ldr	r3, [r7, #20]
}
 8011156:	4618      	mov	r0, r3
 8011158:	3718      	adds	r7, #24
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}

0801115e <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 801115e:	b580      	push	{r7, lr}
 8011160:	b086      	sub	sp, #24
 8011162:	af00      	add	r7, sp, #0
 8011164:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801116a:	f3ef 8305 	mrs	r3, IPSR
 801116e:	60bb      	str	r3, [r7, #8]
  return(result);
 8011170:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8011172:	2b00      	cmp	r3, #0
 8011174:	d003      	beq.n	801117e <osThreadTerminate+0x20>
    stat = osErrorISR;
 8011176:	f06f 0305 	mvn.w	r3, #5
 801117a:	617b      	str	r3, [r7, #20]
 801117c:	e017      	b.n	80111ae <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 801117e:	693b      	ldr	r3, [r7, #16]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d103      	bne.n	801118c <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8011184:	f06f 0303 	mvn.w	r3, #3
 8011188:	617b      	str	r3, [r7, #20]
 801118a:	e010      	b.n	80111ae <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 801118c:	6938      	ldr	r0, [r7, #16]
 801118e:	f001 fc8b 	bl	8012aa8 <eTaskGetState>
 8011192:	4603      	mov	r3, r0
 8011194:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8011196:	7bfb      	ldrb	r3, [r7, #15]
 8011198:	2b04      	cmp	r3, #4
 801119a:	d005      	beq.n	80111a8 <osThreadTerminate+0x4a>
      stat = osOK;
 801119c:	2300      	movs	r3, #0
 801119e:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 80111a0:	6938      	ldr	r0, [r7, #16]
 80111a2:	f001 fbdb 	bl	801295c <vTaskDelete>
 80111a6:	e002      	b.n	80111ae <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 80111a8:	f06f 0302 	mvn.w	r3, #2
 80111ac:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 80111ae:	697b      	ldr	r3, [r7, #20]
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	3718      	adds	r7, #24
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}

080111b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b084      	sub	sp, #16
 80111bc:	af00      	add	r7, sp, #0
 80111be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80111c0:	f3ef 8305 	mrs	r3, IPSR
 80111c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80111c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d003      	beq.n	80111d4 <osDelay+0x1c>
    stat = osErrorISR;
 80111cc:	f06f 0305 	mvn.w	r3, #5
 80111d0:	60fb      	str	r3, [r7, #12]
 80111d2:	e007      	b.n	80111e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80111d4:	2300      	movs	r3, #0
 80111d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d002      	beq.n	80111e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80111de:	6878      	ldr	r0, [r7, #4]
 80111e0:	f001 fc2e 	bl	8012a40 <vTaskDelay>
    }
  }

  return (stat);
 80111e4:	68fb      	ldr	r3, [r7, #12]
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	3710      	adds	r7, #16
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd80      	pop	{r7, pc}

080111ee <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80111ee:	b580      	push	{r7, lr}
 80111f0:	b08a      	sub	sp, #40	; 0x28
 80111f2:	af02      	add	r7, sp, #8
 80111f4:	60f8      	str	r0, [r7, #12]
 80111f6:	60b9      	str	r1, [r7, #8]
 80111f8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80111fa:	2300      	movs	r3, #0
 80111fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80111fe:	f3ef 8305 	mrs	r3, IPSR
 8011202:	613b      	str	r3, [r7, #16]
  return(result);
 8011204:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8011206:	2b00      	cmp	r3, #0
 8011208:	d175      	bne.n	80112f6 <osSemaphoreNew+0x108>
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	2b00      	cmp	r3, #0
 801120e:	d072      	beq.n	80112f6 <osSemaphoreNew+0x108>
 8011210:	68ba      	ldr	r2, [r7, #8]
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	429a      	cmp	r2, r3
 8011216:	d86e      	bhi.n	80112f6 <osSemaphoreNew+0x108>
    mem = -1;
 8011218:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801121c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d015      	beq.n	8011250 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	689b      	ldr	r3, [r3, #8]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d006      	beq.n	801123a <osSemaphoreNew+0x4c>
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	68db      	ldr	r3, [r3, #12]
 8011230:	2b4f      	cmp	r3, #79	; 0x4f
 8011232:	d902      	bls.n	801123a <osSemaphoreNew+0x4c>
        mem = 1;
 8011234:	2301      	movs	r3, #1
 8011236:	61bb      	str	r3, [r7, #24]
 8011238:	e00c      	b.n	8011254 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	689b      	ldr	r3, [r3, #8]
 801123e:	2b00      	cmp	r3, #0
 8011240:	d108      	bne.n	8011254 <osSemaphoreNew+0x66>
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	68db      	ldr	r3, [r3, #12]
 8011246:	2b00      	cmp	r3, #0
 8011248:	d104      	bne.n	8011254 <osSemaphoreNew+0x66>
          mem = 0;
 801124a:	2300      	movs	r3, #0
 801124c:	61bb      	str	r3, [r7, #24]
 801124e:	e001      	b.n	8011254 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8011250:	2300      	movs	r3, #0
 8011252:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8011254:	69bb      	ldr	r3, [r7, #24]
 8011256:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801125a:	d04c      	beq.n	80112f6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	2b01      	cmp	r3, #1
 8011260:	d128      	bne.n	80112b4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8011262:	69bb      	ldr	r3, [r7, #24]
 8011264:	2b01      	cmp	r3, #1
 8011266:	d10a      	bne.n	801127e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	689b      	ldr	r3, [r3, #8]
 801126c:	2203      	movs	r2, #3
 801126e:	9200      	str	r2, [sp, #0]
 8011270:	2200      	movs	r2, #0
 8011272:	2100      	movs	r1, #0
 8011274:	2001      	movs	r0, #1
 8011276:	f000 fa29 	bl	80116cc <xQueueGenericCreateStatic>
 801127a:	61f8      	str	r0, [r7, #28]
 801127c:	e005      	b.n	801128a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 801127e:	2203      	movs	r2, #3
 8011280:	2100      	movs	r1, #0
 8011282:	2001      	movs	r0, #1
 8011284:	f000 fa9a 	bl	80117bc <xQueueGenericCreate>
 8011288:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801128a:	69fb      	ldr	r3, [r7, #28]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d022      	beq.n	80112d6 <osSemaphoreNew+0xe8>
 8011290:	68bb      	ldr	r3, [r7, #8]
 8011292:	2b00      	cmp	r3, #0
 8011294:	d01f      	beq.n	80112d6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011296:	2300      	movs	r3, #0
 8011298:	2200      	movs	r2, #0
 801129a:	2100      	movs	r1, #0
 801129c:	69f8      	ldr	r0, [r7, #28]
 801129e:	f000 fb55 	bl	801194c <xQueueGenericSend>
 80112a2:	4603      	mov	r3, r0
 80112a4:	2b01      	cmp	r3, #1
 80112a6:	d016      	beq.n	80112d6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80112a8:	69f8      	ldr	r0, [r7, #28]
 80112aa:	f000 ffe1 	bl	8012270 <vQueueDelete>
            hSemaphore = NULL;
 80112ae:	2300      	movs	r3, #0
 80112b0:	61fb      	str	r3, [r7, #28]
 80112b2:	e010      	b.n	80112d6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80112b4:	69bb      	ldr	r3, [r7, #24]
 80112b6:	2b01      	cmp	r3, #1
 80112b8:	d108      	bne.n	80112cc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	689b      	ldr	r3, [r3, #8]
 80112be:	461a      	mov	r2, r3
 80112c0:	68b9      	ldr	r1, [r7, #8]
 80112c2:	68f8      	ldr	r0, [r7, #12]
 80112c4:	f000 fad7 	bl	8011876 <xQueueCreateCountingSemaphoreStatic>
 80112c8:	61f8      	str	r0, [r7, #28]
 80112ca:	e004      	b.n	80112d6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80112cc:	68b9      	ldr	r1, [r7, #8]
 80112ce:	68f8      	ldr	r0, [r7, #12]
 80112d0:	f000 fb08 	bl	80118e4 <xQueueCreateCountingSemaphore>
 80112d4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80112d6:	69fb      	ldr	r3, [r7, #28]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d00c      	beq.n	80112f6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d003      	beq.n	80112ea <osSemaphoreNew+0xfc>
          name = attr->name;
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	617b      	str	r3, [r7, #20]
 80112e8:	e001      	b.n	80112ee <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80112ea:	2300      	movs	r3, #0
 80112ec:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80112ee:	6979      	ldr	r1, [r7, #20]
 80112f0:	69f8      	ldr	r0, [r7, #28]
 80112f2:	f001 f909 	bl	8012508 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80112f6:	69fb      	ldr	r3, [r7, #28]
}
 80112f8:	4618      	mov	r0, r3
 80112fa:	3720      	adds	r7, #32
 80112fc:	46bd      	mov	sp, r7
 80112fe:	bd80      	pop	{r7, pc}

08011300 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8011300:	b580      	push	{r7, lr}
 8011302:	b086      	sub	sp, #24
 8011304:	af00      	add	r7, sp, #0
 8011306:	6078      	str	r0, [r7, #4]
 8011308:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801130e:	2300      	movs	r3, #0
 8011310:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8011312:	693b      	ldr	r3, [r7, #16]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d103      	bne.n	8011320 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8011318:	f06f 0303 	mvn.w	r3, #3
 801131c:	617b      	str	r3, [r7, #20]
 801131e:	e039      	b.n	8011394 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011320:	f3ef 8305 	mrs	r3, IPSR
 8011324:	60fb      	str	r3, [r7, #12]
  return(result);
 8011326:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011328:	2b00      	cmp	r3, #0
 801132a:	d022      	beq.n	8011372 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d003      	beq.n	801133a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8011332:	f06f 0303 	mvn.w	r3, #3
 8011336:	617b      	str	r3, [r7, #20]
 8011338:	e02c      	b.n	8011394 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 801133a:	2300      	movs	r3, #0
 801133c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 801133e:	f107 0308 	add.w	r3, r7, #8
 8011342:	461a      	mov	r2, r3
 8011344:	2100      	movs	r1, #0
 8011346:	6938      	ldr	r0, [r7, #16]
 8011348:	f000 ff12 	bl	8012170 <xQueueReceiveFromISR>
 801134c:	4603      	mov	r3, r0
 801134e:	2b01      	cmp	r3, #1
 8011350:	d003      	beq.n	801135a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8011352:	f06f 0302 	mvn.w	r3, #2
 8011356:	617b      	str	r3, [r7, #20]
 8011358:	e01c      	b.n	8011394 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 801135a:	68bb      	ldr	r3, [r7, #8]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d019      	beq.n	8011394 <osSemaphoreAcquire+0x94>
 8011360:	4b0f      	ldr	r3, [pc, #60]	; (80113a0 <osSemaphoreAcquire+0xa0>)
 8011362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011366:	601a      	str	r2, [r3, #0]
 8011368:	f3bf 8f4f 	dsb	sy
 801136c:	f3bf 8f6f 	isb	sy
 8011370:	e010      	b.n	8011394 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8011372:	6839      	ldr	r1, [r7, #0]
 8011374:	6938      	ldr	r0, [r7, #16]
 8011376:	f000 fdef 	bl	8011f58 <xQueueSemaphoreTake>
 801137a:	4603      	mov	r3, r0
 801137c:	2b01      	cmp	r3, #1
 801137e:	d009      	beq.n	8011394 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	2b00      	cmp	r3, #0
 8011384:	d003      	beq.n	801138e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8011386:	f06f 0301 	mvn.w	r3, #1
 801138a:	617b      	str	r3, [r7, #20]
 801138c:	e002      	b.n	8011394 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 801138e:	f06f 0302 	mvn.w	r3, #2
 8011392:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8011394:	697b      	ldr	r3, [r7, #20]
}
 8011396:	4618      	mov	r0, r3
 8011398:	3718      	adds	r7, #24
 801139a:	46bd      	mov	sp, r7
 801139c:	bd80      	pop	{r7, pc}
 801139e:	bf00      	nop
 80113a0:	e000ed04 	.word	0xe000ed04

080113a4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b086      	sub	sp, #24
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80113b0:	2300      	movs	r3, #0
 80113b2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80113b4:	693b      	ldr	r3, [r7, #16]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d103      	bne.n	80113c2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80113ba:	f06f 0303 	mvn.w	r3, #3
 80113be:	617b      	str	r3, [r7, #20]
 80113c0:	e02c      	b.n	801141c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80113c2:	f3ef 8305 	mrs	r3, IPSR
 80113c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80113c8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d01a      	beq.n	8011404 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80113ce:	2300      	movs	r3, #0
 80113d0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80113d2:	f107 0308 	add.w	r3, r7, #8
 80113d6:	4619      	mov	r1, r3
 80113d8:	6938      	ldr	r0, [r7, #16]
 80113da:	f000 fc50 	bl	8011c7e <xQueueGiveFromISR>
 80113de:	4603      	mov	r3, r0
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	d003      	beq.n	80113ec <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80113e4:	f06f 0302 	mvn.w	r3, #2
 80113e8:	617b      	str	r3, [r7, #20]
 80113ea:	e017      	b.n	801141c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80113ec:	68bb      	ldr	r3, [r7, #8]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d014      	beq.n	801141c <osSemaphoreRelease+0x78>
 80113f2:	4b0d      	ldr	r3, [pc, #52]	; (8011428 <osSemaphoreRelease+0x84>)
 80113f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80113f8:	601a      	str	r2, [r3, #0]
 80113fa:	f3bf 8f4f 	dsb	sy
 80113fe:	f3bf 8f6f 	isb	sy
 8011402:	e00b      	b.n	801141c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011404:	2300      	movs	r3, #0
 8011406:	2200      	movs	r2, #0
 8011408:	2100      	movs	r1, #0
 801140a:	6938      	ldr	r0, [r7, #16]
 801140c:	f000 fa9e 	bl	801194c <xQueueGenericSend>
 8011410:	4603      	mov	r3, r0
 8011412:	2b01      	cmp	r3, #1
 8011414:	d002      	beq.n	801141c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8011416:	f06f 0302 	mvn.w	r3, #2
 801141a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 801141c:	697b      	ldr	r3, [r7, #20]
}
 801141e:	4618      	mov	r0, r3
 8011420:	3718      	adds	r7, #24
 8011422:	46bd      	mov	sp, r7
 8011424:	bd80      	pop	{r7, pc}
 8011426:	bf00      	nop
 8011428:	e000ed04 	.word	0xe000ed04

0801142c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801142c:	b480      	push	{r7}
 801142e:	b085      	sub	sp, #20
 8011430:	af00      	add	r7, sp, #0
 8011432:	60f8      	str	r0, [r7, #12]
 8011434:	60b9      	str	r1, [r7, #8]
 8011436:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	4a07      	ldr	r2, [pc, #28]	; (8011458 <vApplicationGetIdleTaskMemory+0x2c>)
 801143c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801143e:	68bb      	ldr	r3, [r7, #8]
 8011440:	4a06      	ldr	r2, [pc, #24]	; (801145c <vApplicationGetIdleTaskMemory+0x30>)
 8011442:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	2280      	movs	r2, #128	; 0x80
 8011448:	601a      	str	r2, [r3, #0]
}
 801144a:	bf00      	nop
 801144c:	3714      	adds	r7, #20
 801144e:	46bd      	mov	sp, r7
 8011450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011454:	4770      	bx	lr
 8011456:	bf00      	nop
 8011458:	20001828 	.word	0x20001828
 801145c:	20001884 	.word	0x20001884

08011460 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011460:	b480      	push	{r7}
 8011462:	b085      	sub	sp, #20
 8011464:	af00      	add	r7, sp, #0
 8011466:	60f8      	str	r0, [r7, #12]
 8011468:	60b9      	str	r1, [r7, #8]
 801146a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	4a07      	ldr	r2, [pc, #28]	; (801148c <vApplicationGetTimerTaskMemory+0x2c>)
 8011470:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011472:	68bb      	ldr	r3, [r7, #8]
 8011474:	4a06      	ldr	r2, [pc, #24]	; (8011490 <vApplicationGetTimerTaskMemory+0x30>)
 8011476:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	f44f 7280 	mov.w	r2, #256	; 0x100
 801147e:	601a      	str	r2, [r3, #0]
}
 8011480:	bf00      	nop
 8011482:	3714      	adds	r7, #20
 8011484:	46bd      	mov	sp, r7
 8011486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148a:	4770      	bx	lr
 801148c:	20001a84 	.word	0x20001a84
 8011490:	20001ae0 	.word	0x20001ae0

08011494 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011494:	b480      	push	{r7}
 8011496:	b083      	sub	sp, #12
 8011498:	af00      	add	r7, sp, #0
 801149a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	f103 0208 	add.w	r2, r3, #8
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80114ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	f103 0208 	add.w	r2, r3, #8
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	f103 0208 	add.w	r2, r3, #8
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	2200      	movs	r2, #0
 80114c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80114c8:	bf00      	nop
 80114ca:	370c      	adds	r7, #12
 80114cc:	46bd      	mov	sp, r7
 80114ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d2:	4770      	bx	lr

080114d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80114d4:	b480      	push	{r7}
 80114d6:	b083      	sub	sp, #12
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	2200      	movs	r2, #0
 80114e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80114e2:	bf00      	nop
 80114e4:	370c      	adds	r7, #12
 80114e6:	46bd      	mov	sp, r7
 80114e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ec:	4770      	bx	lr

080114ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80114ee:	b480      	push	{r7}
 80114f0:	b085      	sub	sp, #20
 80114f2:	af00      	add	r7, sp, #0
 80114f4:	6078      	str	r0, [r7, #4]
 80114f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	685b      	ldr	r3, [r3, #4]
 80114fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	68fa      	ldr	r2, [r7, #12]
 8011502:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	689a      	ldr	r2, [r3, #8]
 8011508:	683b      	ldr	r3, [r7, #0]
 801150a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	689b      	ldr	r3, [r3, #8]
 8011510:	683a      	ldr	r2, [r7, #0]
 8011512:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	683a      	ldr	r2, [r7, #0]
 8011518:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	687a      	ldr	r2, [r7, #4]
 801151e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	1c5a      	adds	r2, r3, #1
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	601a      	str	r2, [r3, #0]
}
 801152a:	bf00      	nop
 801152c:	3714      	adds	r7, #20
 801152e:	46bd      	mov	sp, r7
 8011530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011534:	4770      	bx	lr

08011536 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011536:	b480      	push	{r7}
 8011538:	b085      	sub	sp, #20
 801153a:	af00      	add	r7, sp, #0
 801153c:	6078      	str	r0, [r7, #4]
 801153e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011540:	683b      	ldr	r3, [r7, #0]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011546:	68bb      	ldr	r3, [r7, #8]
 8011548:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801154c:	d103      	bne.n	8011556 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	691b      	ldr	r3, [r3, #16]
 8011552:	60fb      	str	r3, [r7, #12]
 8011554:	e00c      	b.n	8011570 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	3308      	adds	r3, #8
 801155a:	60fb      	str	r3, [r7, #12]
 801155c:	e002      	b.n	8011564 <vListInsert+0x2e>
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	685b      	ldr	r3, [r3, #4]
 8011562:	60fb      	str	r3, [r7, #12]
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	685b      	ldr	r3, [r3, #4]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	68ba      	ldr	r2, [r7, #8]
 801156c:	429a      	cmp	r2, r3
 801156e:	d2f6      	bcs.n	801155e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	685a      	ldr	r2, [r3, #4]
 8011574:	683b      	ldr	r3, [r7, #0]
 8011576:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	685b      	ldr	r3, [r3, #4]
 801157c:	683a      	ldr	r2, [r7, #0]
 801157e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	68fa      	ldr	r2, [r7, #12]
 8011584:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	683a      	ldr	r2, [r7, #0]
 801158a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801158c:	683b      	ldr	r3, [r7, #0]
 801158e:	687a      	ldr	r2, [r7, #4]
 8011590:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	1c5a      	adds	r2, r3, #1
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	601a      	str	r2, [r3, #0]
}
 801159c:	bf00      	nop
 801159e:	3714      	adds	r7, #20
 80115a0:	46bd      	mov	sp, r7
 80115a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a6:	4770      	bx	lr

080115a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80115a8:	b480      	push	{r7}
 80115aa:	b085      	sub	sp, #20
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	691b      	ldr	r3, [r3, #16]
 80115b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	685b      	ldr	r3, [r3, #4]
 80115ba:	687a      	ldr	r2, [r7, #4]
 80115bc:	6892      	ldr	r2, [r2, #8]
 80115be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	689b      	ldr	r3, [r3, #8]
 80115c4:	687a      	ldr	r2, [r7, #4]
 80115c6:	6852      	ldr	r2, [r2, #4]
 80115c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	685b      	ldr	r3, [r3, #4]
 80115ce:	687a      	ldr	r2, [r7, #4]
 80115d0:	429a      	cmp	r2, r3
 80115d2:	d103      	bne.n	80115dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	689a      	ldr	r2, [r3, #8]
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	2200      	movs	r2, #0
 80115e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	1e5a      	subs	r2, r3, #1
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	681b      	ldr	r3, [r3, #0]
}
 80115f0:	4618      	mov	r0, r3
 80115f2:	3714      	adds	r7, #20
 80115f4:	46bd      	mov	sp, r7
 80115f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115fa:	4770      	bx	lr

080115fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80115fc:	b580      	push	{r7, lr}
 80115fe:	b084      	sub	sp, #16
 8011600:	af00      	add	r7, sp, #0
 8011602:	6078      	str	r0, [r7, #4]
 8011604:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d10a      	bne.n	8011626 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011614:	f383 8811 	msr	BASEPRI, r3
 8011618:	f3bf 8f6f 	isb	sy
 801161c:	f3bf 8f4f 	dsb	sy
 8011620:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011622:	bf00      	nop
 8011624:	e7fe      	b.n	8011624 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011626:	f002 fdbd 	bl	80141a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011632:	68f9      	ldr	r1, [r7, #12]
 8011634:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011636:	fb01 f303 	mul.w	r3, r1, r3
 801163a:	441a      	add	r2, r3
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	2200      	movs	r2, #0
 8011644:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	681a      	ldr	r2, [r3, #0]
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	681a      	ldr	r2, [r3, #0]
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011656:	3b01      	subs	r3, #1
 8011658:	68f9      	ldr	r1, [r7, #12]
 801165a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801165c:	fb01 f303 	mul.w	r3, r1, r3
 8011660:	441a      	add	r2, r3
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	22ff      	movs	r2, #255	; 0xff
 801166a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	22ff      	movs	r2, #255	; 0xff
 8011672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011676:	683b      	ldr	r3, [r7, #0]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d114      	bne.n	80116a6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	691b      	ldr	r3, [r3, #16]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d01a      	beq.n	80116ba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	3310      	adds	r3, #16
 8011688:	4618      	mov	r0, r3
 801168a:	f001 fd73 	bl	8013174 <xTaskRemoveFromEventList>
 801168e:	4603      	mov	r3, r0
 8011690:	2b00      	cmp	r3, #0
 8011692:	d012      	beq.n	80116ba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011694:	4b0c      	ldr	r3, [pc, #48]	; (80116c8 <xQueueGenericReset+0xcc>)
 8011696:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801169a:	601a      	str	r2, [r3, #0]
 801169c:	f3bf 8f4f 	dsb	sy
 80116a0:	f3bf 8f6f 	isb	sy
 80116a4:	e009      	b.n	80116ba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	3310      	adds	r3, #16
 80116aa:	4618      	mov	r0, r3
 80116ac:	f7ff fef2 	bl	8011494 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	3324      	adds	r3, #36	; 0x24
 80116b4:	4618      	mov	r0, r3
 80116b6:	f7ff feed 	bl	8011494 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80116ba:	f002 fda3 	bl	8014204 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80116be:	2301      	movs	r3, #1
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3710      	adds	r7, #16
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bd80      	pop	{r7, pc}
 80116c8:	e000ed04 	.word	0xe000ed04

080116cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b08e      	sub	sp, #56	; 0x38
 80116d0:	af02      	add	r7, sp, #8
 80116d2:	60f8      	str	r0, [r7, #12]
 80116d4:	60b9      	str	r1, [r7, #8]
 80116d6:	607a      	str	r2, [r7, #4]
 80116d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d10a      	bne.n	80116f6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80116e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116e4:	f383 8811 	msr	BASEPRI, r3
 80116e8:	f3bf 8f6f 	isb	sy
 80116ec:	f3bf 8f4f 	dsb	sy
 80116f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80116f2:	bf00      	nop
 80116f4:	e7fe      	b.n	80116f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80116f6:	683b      	ldr	r3, [r7, #0]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d10a      	bne.n	8011712 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80116fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011700:	f383 8811 	msr	BASEPRI, r3
 8011704:	f3bf 8f6f 	isb	sy
 8011708:	f3bf 8f4f 	dsb	sy
 801170c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801170e:	bf00      	nop
 8011710:	e7fe      	b.n	8011710 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d002      	beq.n	801171e <xQueueGenericCreateStatic+0x52>
 8011718:	68bb      	ldr	r3, [r7, #8]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d001      	beq.n	8011722 <xQueueGenericCreateStatic+0x56>
 801171e:	2301      	movs	r3, #1
 8011720:	e000      	b.n	8011724 <xQueueGenericCreateStatic+0x58>
 8011722:	2300      	movs	r3, #0
 8011724:	2b00      	cmp	r3, #0
 8011726:	d10a      	bne.n	801173e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011728:	f04f 0350 	mov.w	r3, #80	; 0x50
 801172c:	f383 8811 	msr	BASEPRI, r3
 8011730:	f3bf 8f6f 	isb	sy
 8011734:	f3bf 8f4f 	dsb	sy
 8011738:	623b      	str	r3, [r7, #32]
}
 801173a:	bf00      	nop
 801173c:	e7fe      	b.n	801173c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	2b00      	cmp	r3, #0
 8011742:	d102      	bne.n	801174a <xQueueGenericCreateStatic+0x7e>
 8011744:	68bb      	ldr	r3, [r7, #8]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d101      	bne.n	801174e <xQueueGenericCreateStatic+0x82>
 801174a:	2301      	movs	r3, #1
 801174c:	e000      	b.n	8011750 <xQueueGenericCreateStatic+0x84>
 801174e:	2300      	movs	r3, #0
 8011750:	2b00      	cmp	r3, #0
 8011752:	d10a      	bne.n	801176a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011758:	f383 8811 	msr	BASEPRI, r3
 801175c:	f3bf 8f6f 	isb	sy
 8011760:	f3bf 8f4f 	dsb	sy
 8011764:	61fb      	str	r3, [r7, #28]
}
 8011766:	bf00      	nop
 8011768:	e7fe      	b.n	8011768 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801176a:	2350      	movs	r3, #80	; 0x50
 801176c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801176e:	697b      	ldr	r3, [r7, #20]
 8011770:	2b50      	cmp	r3, #80	; 0x50
 8011772:	d00a      	beq.n	801178a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8011774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011778:	f383 8811 	msr	BASEPRI, r3
 801177c:	f3bf 8f6f 	isb	sy
 8011780:	f3bf 8f4f 	dsb	sy
 8011784:	61bb      	str	r3, [r7, #24]
}
 8011786:	bf00      	nop
 8011788:	e7fe      	b.n	8011788 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801178a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801178c:	683b      	ldr	r3, [r7, #0]
 801178e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8011790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011792:	2b00      	cmp	r3, #0
 8011794:	d00d      	beq.n	80117b2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011798:	2201      	movs	r2, #1
 801179a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801179e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80117a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117a4:	9300      	str	r3, [sp, #0]
 80117a6:	4613      	mov	r3, r2
 80117a8:	687a      	ldr	r2, [r7, #4]
 80117aa:	68b9      	ldr	r1, [r7, #8]
 80117ac:	68f8      	ldr	r0, [r7, #12]
 80117ae:	f000 f83f 	bl	8011830 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80117b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80117b4:	4618      	mov	r0, r3
 80117b6:	3730      	adds	r7, #48	; 0x30
 80117b8:	46bd      	mov	sp, r7
 80117ba:	bd80      	pop	{r7, pc}

080117bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80117bc:	b580      	push	{r7, lr}
 80117be:	b08a      	sub	sp, #40	; 0x28
 80117c0:	af02      	add	r7, sp, #8
 80117c2:	60f8      	str	r0, [r7, #12]
 80117c4:	60b9      	str	r1, [r7, #8]
 80117c6:	4613      	mov	r3, r2
 80117c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d10a      	bne.n	80117e6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80117d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117d4:	f383 8811 	msr	BASEPRI, r3
 80117d8:	f3bf 8f6f 	isb	sy
 80117dc:	f3bf 8f4f 	dsb	sy
 80117e0:	613b      	str	r3, [r7, #16]
}
 80117e2:	bf00      	nop
 80117e4:	e7fe      	b.n	80117e4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	68ba      	ldr	r2, [r7, #8]
 80117ea:	fb02 f303 	mul.w	r3, r2, r3
 80117ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80117f0:	69fb      	ldr	r3, [r7, #28]
 80117f2:	3350      	adds	r3, #80	; 0x50
 80117f4:	4618      	mov	r0, r3
 80117f6:	f002 fdf7 	bl	80143e8 <pvPortMalloc>
 80117fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80117fc:	69bb      	ldr	r3, [r7, #24]
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d011      	beq.n	8011826 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011802:	69bb      	ldr	r3, [r7, #24]
 8011804:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011806:	697b      	ldr	r3, [r7, #20]
 8011808:	3350      	adds	r3, #80	; 0x50
 801180a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801180c:	69bb      	ldr	r3, [r7, #24]
 801180e:	2200      	movs	r2, #0
 8011810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011814:	79fa      	ldrb	r2, [r7, #7]
 8011816:	69bb      	ldr	r3, [r7, #24]
 8011818:	9300      	str	r3, [sp, #0]
 801181a:	4613      	mov	r3, r2
 801181c:	697a      	ldr	r2, [r7, #20]
 801181e:	68b9      	ldr	r1, [r7, #8]
 8011820:	68f8      	ldr	r0, [r7, #12]
 8011822:	f000 f805 	bl	8011830 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011826:	69bb      	ldr	r3, [r7, #24]
	}
 8011828:	4618      	mov	r0, r3
 801182a:	3720      	adds	r7, #32
 801182c:	46bd      	mov	sp, r7
 801182e:	bd80      	pop	{r7, pc}

08011830 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b084      	sub	sp, #16
 8011834:	af00      	add	r7, sp, #0
 8011836:	60f8      	str	r0, [r7, #12]
 8011838:	60b9      	str	r1, [r7, #8]
 801183a:	607a      	str	r2, [r7, #4]
 801183c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801183e:	68bb      	ldr	r3, [r7, #8]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d103      	bne.n	801184c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011844:	69bb      	ldr	r3, [r7, #24]
 8011846:	69ba      	ldr	r2, [r7, #24]
 8011848:	601a      	str	r2, [r3, #0]
 801184a:	e002      	b.n	8011852 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801184c:	69bb      	ldr	r3, [r7, #24]
 801184e:	687a      	ldr	r2, [r7, #4]
 8011850:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011852:	69bb      	ldr	r3, [r7, #24]
 8011854:	68fa      	ldr	r2, [r7, #12]
 8011856:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011858:	69bb      	ldr	r3, [r7, #24]
 801185a:	68ba      	ldr	r2, [r7, #8]
 801185c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801185e:	2101      	movs	r1, #1
 8011860:	69b8      	ldr	r0, [r7, #24]
 8011862:	f7ff fecb 	bl	80115fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011866:	69bb      	ldr	r3, [r7, #24]
 8011868:	78fa      	ldrb	r2, [r7, #3]
 801186a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801186e:	bf00      	nop
 8011870:	3710      	adds	r7, #16
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}

08011876 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011876:	b580      	push	{r7, lr}
 8011878:	b08a      	sub	sp, #40	; 0x28
 801187a:	af02      	add	r7, sp, #8
 801187c:	60f8      	str	r0, [r7, #12]
 801187e:	60b9      	str	r1, [r7, #8]
 8011880:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d10a      	bne.n	801189e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8011888:	f04f 0350 	mov.w	r3, #80	; 0x50
 801188c:	f383 8811 	msr	BASEPRI, r3
 8011890:	f3bf 8f6f 	isb	sy
 8011894:	f3bf 8f4f 	dsb	sy
 8011898:	61bb      	str	r3, [r7, #24]
}
 801189a:	bf00      	nop
 801189c:	e7fe      	b.n	801189c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801189e:	68ba      	ldr	r2, [r7, #8]
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	429a      	cmp	r2, r3
 80118a4:	d90a      	bls.n	80118bc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80118a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118aa:	f383 8811 	msr	BASEPRI, r3
 80118ae:	f3bf 8f6f 	isb	sy
 80118b2:	f3bf 8f4f 	dsb	sy
 80118b6:	617b      	str	r3, [r7, #20]
}
 80118b8:	bf00      	nop
 80118ba:	e7fe      	b.n	80118ba <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80118bc:	2302      	movs	r3, #2
 80118be:	9300      	str	r3, [sp, #0]
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	2200      	movs	r2, #0
 80118c4:	2100      	movs	r1, #0
 80118c6:	68f8      	ldr	r0, [r7, #12]
 80118c8:	f7ff ff00 	bl	80116cc <xQueueGenericCreateStatic>
 80118cc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80118ce:	69fb      	ldr	r3, [r7, #28]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d002      	beq.n	80118da <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80118d4:	69fb      	ldr	r3, [r7, #28]
 80118d6:	68ba      	ldr	r2, [r7, #8]
 80118d8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80118da:	69fb      	ldr	r3, [r7, #28]
	}
 80118dc:	4618      	mov	r0, r3
 80118de:	3720      	adds	r7, #32
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}

080118e4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b086      	sub	sp, #24
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	6078      	str	r0, [r7, #4]
 80118ec:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d10a      	bne.n	801190a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80118f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118f8:	f383 8811 	msr	BASEPRI, r3
 80118fc:	f3bf 8f6f 	isb	sy
 8011900:	f3bf 8f4f 	dsb	sy
 8011904:	613b      	str	r3, [r7, #16]
}
 8011906:	bf00      	nop
 8011908:	e7fe      	b.n	8011908 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 801190a:	683a      	ldr	r2, [r7, #0]
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	429a      	cmp	r2, r3
 8011910:	d90a      	bls.n	8011928 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8011912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011916:	f383 8811 	msr	BASEPRI, r3
 801191a:	f3bf 8f6f 	isb	sy
 801191e:	f3bf 8f4f 	dsb	sy
 8011922:	60fb      	str	r3, [r7, #12]
}
 8011924:	bf00      	nop
 8011926:	e7fe      	b.n	8011926 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011928:	2202      	movs	r2, #2
 801192a:	2100      	movs	r1, #0
 801192c:	6878      	ldr	r0, [r7, #4]
 801192e:	f7ff ff45 	bl	80117bc <xQueueGenericCreate>
 8011932:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011934:	697b      	ldr	r3, [r7, #20]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d002      	beq.n	8011940 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801193a:	697b      	ldr	r3, [r7, #20]
 801193c:	683a      	ldr	r2, [r7, #0]
 801193e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011940:	697b      	ldr	r3, [r7, #20]
	}
 8011942:	4618      	mov	r0, r3
 8011944:	3718      	adds	r7, #24
 8011946:	46bd      	mov	sp, r7
 8011948:	bd80      	pop	{r7, pc}
	...

0801194c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801194c:	b580      	push	{r7, lr}
 801194e:	b08e      	sub	sp, #56	; 0x38
 8011950:	af00      	add	r7, sp, #0
 8011952:	60f8      	str	r0, [r7, #12]
 8011954:	60b9      	str	r1, [r7, #8]
 8011956:	607a      	str	r2, [r7, #4]
 8011958:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801195a:	2300      	movs	r3, #0
 801195c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011964:	2b00      	cmp	r3, #0
 8011966:	d10a      	bne.n	801197e <xQueueGenericSend+0x32>
	__asm volatile
 8011968:	f04f 0350 	mov.w	r3, #80	; 0x50
 801196c:	f383 8811 	msr	BASEPRI, r3
 8011970:	f3bf 8f6f 	isb	sy
 8011974:	f3bf 8f4f 	dsb	sy
 8011978:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801197a:	bf00      	nop
 801197c:	e7fe      	b.n	801197c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801197e:	68bb      	ldr	r3, [r7, #8]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d103      	bne.n	801198c <xQueueGenericSend+0x40>
 8011984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011988:	2b00      	cmp	r3, #0
 801198a:	d101      	bne.n	8011990 <xQueueGenericSend+0x44>
 801198c:	2301      	movs	r3, #1
 801198e:	e000      	b.n	8011992 <xQueueGenericSend+0x46>
 8011990:	2300      	movs	r3, #0
 8011992:	2b00      	cmp	r3, #0
 8011994:	d10a      	bne.n	80119ac <xQueueGenericSend+0x60>
	__asm volatile
 8011996:	f04f 0350 	mov.w	r3, #80	; 0x50
 801199a:	f383 8811 	msr	BASEPRI, r3
 801199e:	f3bf 8f6f 	isb	sy
 80119a2:	f3bf 8f4f 	dsb	sy
 80119a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80119a8:	bf00      	nop
 80119aa:	e7fe      	b.n	80119aa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80119ac:	683b      	ldr	r3, [r7, #0]
 80119ae:	2b02      	cmp	r3, #2
 80119b0:	d103      	bne.n	80119ba <xQueueGenericSend+0x6e>
 80119b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80119b6:	2b01      	cmp	r3, #1
 80119b8:	d101      	bne.n	80119be <xQueueGenericSend+0x72>
 80119ba:	2301      	movs	r3, #1
 80119bc:	e000      	b.n	80119c0 <xQueueGenericSend+0x74>
 80119be:	2300      	movs	r3, #0
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d10a      	bne.n	80119da <xQueueGenericSend+0x8e>
	__asm volatile
 80119c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119c8:	f383 8811 	msr	BASEPRI, r3
 80119cc:	f3bf 8f6f 	isb	sy
 80119d0:	f3bf 8f4f 	dsb	sy
 80119d4:	623b      	str	r3, [r7, #32]
}
 80119d6:	bf00      	nop
 80119d8:	e7fe      	b.n	80119d8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80119da:	f001 fd89 	bl	80134f0 <xTaskGetSchedulerState>
 80119de:	4603      	mov	r3, r0
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d102      	bne.n	80119ea <xQueueGenericSend+0x9e>
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d101      	bne.n	80119ee <xQueueGenericSend+0xa2>
 80119ea:	2301      	movs	r3, #1
 80119ec:	e000      	b.n	80119f0 <xQueueGenericSend+0xa4>
 80119ee:	2300      	movs	r3, #0
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d10a      	bne.n	8011a0a <xQueueGenericSend+0xbe>
	__asm volatile
 80119f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119f8:	f383 8811 	msr	BASEPRI, r3
 80119fc:	f3bf 8f6f 	isb	sy
 8011a00:	f3bf 8f4f 	dsb	sy
 8011a04:	61fb      	str	r3, [r7, #28]
}
 8011a06:	bf00      	nop
 8011a08:	e7fe      	b.n	8011a08 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011a0a:	f002 fbcb 	bl	80141a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a16:	429a      	cmp	r2, r3
 8011a18:	d302      	bcc.n	8011a20 <xQueueGenericSend+0xd4>
 8011a1a:	683b      	ldr	r3, [r7, #0]
 8011a1c:	2b02      	cmp	r3, #2
 8011a1e:	d129      	bne.n	8011a74 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011a20:	683a      	ldr	r2, [r7, #0]
 8011a22:	68b9      	ldr	r1, [r7, #8]
 8011a24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011a26:	f000 fc5e 	bl	80122e6 <prvCopyDataToQueue>
 8011a2a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d010      	beq.n	8011a56 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a36:	3324      	adds	r3, #36	; 0x24
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f001 fb9b 	bl	8013174 <xTaskRemoveFromEventList>
 8011a3e:	4603      	mov	r3, r0
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d013      	beq.n	8011a6c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011a44:	4b3f      	ldr	r3, [pc, #252]	; (8011b44 <xQueueGenericSend+0x1f8>)
 8011a46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011a4a:	601a      	str	r2, [r3, #0]
 8011a4c:	f3bf 8f4f 	dsb	sy
 8011a50:	f3bf 8f6f 	isb	sy
 8011a54:	e00a      	b.n	8011a6c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d007      	beq.n	8011a6c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011a5c:	4b39      	ldr	r3, [pc, #228]	; (8011b44 <xQueueGenericSend+0x1f8>)
 8011a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011a62:	601a      	str	r2, [r3, #0]
 8011a64:	f3bf 8f4f 	dsb	sy
 8011a68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011a6c:	f002 fbca 	bl	8014204 <vPortExitCritical>
				return pdPASS;
 8011a70:	2301      	movs	r3, #1
 8011a72:	e063      	b.n	8011b3c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d103      	bne.n	8011a82 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011a7a:	f002 fbc3 	bl	8014204 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011a7e:	2300      	movs	r3, #0
 8011a80:	e05c      	b.n	8011b3c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d106      	bne.n	8011a96 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011a88:	f107 0314 	add.w	r3, r7, #20
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	f001 fbd5 	bl	801323c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011a92:	2301      	movs	r3, #1
 8011a94:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011a96:	f002 fbb5 	bl	8014204 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011a9a:	f001 f947 	bl	8012d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011a9e:	f002 fb81 	bl	80141a4 <vPortEnterCritical>
 8011aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011aa8:	b25b      	sxtb	r3, r3
 8011aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011aae:	d103      	bne.n	8011ab8 <xQueueGenericSend+0x16c>
 8011ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011abe:	b25b      	sxtb	r3, r3
 8011ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011ac4:	d103      	bne.n	8011ace <xQueueGenericSend+0x182>
 8011ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ac8:	2200      	movs	r2, #0
 8011aca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011ace:	f002 fb99 	bl	8014204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011ad2:	1d3a      	adds	r2, r7, #4
 8011ad4:	f107 0314 	add.w	r3, r7, #20
 8011ad8:	4611      	mov	r1, r2
 8011ada:	4618      	mov	r0, r3
 8011adc:	f001 fbc4 	bl	8013268 <xTaskCheckForTimeOut>
 8011ae0:	4603      	mov	r3, r0
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d124      	bne.n	8011b30 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011ae6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011ae8:	f000 fcf5 	bl	80124d6 <prvIsQueueFull>
 8011aec:	4603      	mov	r3, r0
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d018      	beq.n	8011b24 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af4:	3310      	adds	r3, #16
 8011af6:	687a      	ldr	r2, [r7, #4]
 8011af8:	4611      	mov	r1, r2
 8011afa:	4618      	mov	r0, r3
 8011afc:	f001 faea 	bl	80130d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011b02:	f000 fc80 	bl	8012406 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011b06:	f001 f91f 	bl	8012d48 <xTaskResumeAll>
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	f47f af7c 	bne.w	8011a0a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8011b12:	4b0c      	ldr	r3, [pc, #48]	; (8011b44 <xQueueGenericSend+0x1f8>)
 8011b14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b18:	601a      	str	r2, [r3, #0]
 8011b1a:	f3bf 8f4f 	dsb	sy
 8011b1e:	f3bf 8f6f 	isb	sy
 8011b22:	e772      	b.n	8011a0a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011b24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011b26:	f000 fc6e 	bl	8012406 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011b2a:	f001 f90d 	bl	8012d48 <xTaskResumeAll>
 8011b2e:	e76c      	b.n	8011a0a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011b30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011b32:	f000 fc68 	bl	8012406 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011b36:	f001 f907 	bl	8012d48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011b3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	3738      	adds	r7, #56	; 0x38
 8011b40:	46bd      	mov	sp, r7
 8011b42:	bd80      	pop	{r7, pc}
 8011b44:	e000ed04 	.word	0xe000ed04

08011b48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b090      	sub	sp, #64	; 0x40
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	60f8      	str	r0, [r7, #12]
 8011b50:	60b9      	str	r1, [r7, #8]
 8011b52:	607a      	str	r2, [r7, #4]
 8011b54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011b56:	68fb      	ldr	r3, [r7, #12]
 8011b58:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8011b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d10a      	bne.n	8011b76 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8011b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b64:	f383 8811 	msr	BASEPRI, r3
 8011b68:	f3bf 8f6f 	isb	sy
 8011b6c:	f3bf 8f4f 	dsb	sy
 8011b70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011b72:	bf00      	nop
 8011b74:	e7fe      	b.n	8011b74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b76:	68bb      	ldr	r3, [r7, #8]
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d103      	bne.n	8011b84 <xQueueGenericSendFromISR+0x3c>
 8011b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d101      	bne.n	8011b88 <xQueueGenericSendFromISR+0x40>
 8011b84:	2301      	movs	r3, #1
 8011b86:	e000      	b.n	8011b8a <xQueueGenericSendFromISR+0x42>
 8011b88:	2300      	movs	r3, #0
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d10a      	bne.n	8011ba4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8011b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b92:	f383 8811 	msr	BASEPRI, r3
 8011b96:	f3bf 8f6f 	isb	sy
 8011b9a:	f3bf 8f4f 	dsb	sy
 8011b9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011ba0:	bf00      	nop
 8011ba2:	e7fe      	b.n	8011ba2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	2b02      	cmp	r3, #2
 8011ba8:	d103      	bne.n	8011bb2 <xQueueGenericSendFromISR+0x6a>
 8011baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011bae:	2b01      	cmp	r3, #1
 8011bb0:	d101      	bne.n	8011bb6 <xQueueGenericSendFromISR+0x6e>
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	e000      	b.n	8011bb8 <xQueueGenericSendFromISR+0x70>
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d10a      	bne.n	8011bd2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bc0:	f383 8811 	msr	BASEPRI, r3
 8011bc4:	f3bf 8f6f 	isb	sy
 8011bc8:	f3bf 8f4f 	dsb	sy
 8011bcc:	623b      	str	r3, [r7, #32]
}
 8011bce:	bf00      	nop
 8011bd0:	e7fe      	b.n	8011bd0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011bd2:	f002 fbc9 	bl	8014368 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011bd6:	f3ef 8211 	mrs	r2, BASEPRI
 8011bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bde:	f383 8811 	msr	BASEPRI, r3
 8011be2:	f3bf 8f6f 	isb	sy
 8011be6:	f3bf 8f4f 	dsb	sy
 8011bea:	61fa      	str	r2, [r7, #28]
 8011bec:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011bee:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011bf0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011bfa:	429a      	cmp	r2, r3
 8011bfc:	d302      	bcc.n	8011c04 <xQueueGenericSendFromISR+0xbc>
 8011bfe:	683b      	ldr	r3, [r7, #0]
 8011c00:	2b02      	cmp	r3, #2
 8011c02:	d12f      	bne.n	8011c64 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c12:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011c14:	683a      	ldr	r2, [r7, #0]
 8011c16:	68b9      	ldr	r1, [r7, #8]
 8011c18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011c1a:	f000 fb64 	bl	80122e6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011c1e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8011c22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011c26:	d112      	bne.n	8011c4e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d016      	beq.n	8011c5e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c32:	3324      	adds	r3, #36	; 0x24
 8011c34:	4618      	mov	r0, r3
 8011c36:	f001 fa9d 	bl	8013174 <xTaskRemoveFromEventList>
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d00e      	beq.n	8011c5e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d00b      	beq.n	8011c5e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	2201      	movs	r2, #1
 8011c4a:	601a      	str	r2, [r3, #0]
 8011c4c:	e007      	b.n	8011c5e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011c4e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011c52:	3301      	adds	r3, #1
 8011c54:	b2db      	uxtb	r3, r3
 8011c56:	b25a      	sxtb	r2, r3
 8011c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011c5e:	2301      	movs	r3, #1
 8011c60:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8011c62:	e001      	b.n	8011c68 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011c64:	2300      	movs	r3, #0
 8011c66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c6a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011c6c:	697b      	ldr	r3, [r7, #20]
 8011c6e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011c72:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011c74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3740      	adds	r7, #64	; 0x40
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}

08011c7e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011c7e:	b580      	push	{r7, lr}
 8011c80:	b08e      	sub	sp, #56	; 0x38
 8011c82:	af00      	add	r7, sp, #0
 8011c84:	6078      	str	r0, [r7, #4]
 8011c86:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d10a      	bne.n	8011ca8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8011c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c96:	f383 8811 	msr	BASEPRI, r3
 8011c9a:	f3bf 8f6f 	isb	sy
 8011c9e:	f3bf 8f4f 	dsb	sy
 8011ca2:	623b      	str	r3, [r7, #32]
}
 8011ca4:	bf00      	nop
 8011ca6:	e7fe      	b.n	8011ca6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d00a      	beq.n	8011cc6 <xQueueGiveFromISR+0x48>
	__asm volatile
 8011cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cb4:	f383 8811 	msr	BASEPRI, r3
 8011cb8:	f3bf 8f6f 	isb	sy
 8011cbc:	f3bf 8f4f 	dsb	sy
 8011cc0:	61fb      	str	r3, [r7, #28]
}
 8011cc2:	bf00      	nop
 8011cc4:	e7fe      	b.n	8011cc4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d103      	bne.n	8011cd6 <xQueueGiveFromISR+0x58>
 8011cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cd0:	689b      	ldr	r3, [r3, #8]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d101      	bne.n	8011cda <xQueueGiveFromISR+0x5c>
 8011cd6:	2301      	movs	r3, #1
 8011cd8:	e000      	b.n	8011cdc <xQueueGiveFromISR+0x5e>
 8011cda:	2300      	movs	r3, #0
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d10a      	bne.n	8011cf6 <xQueueGiveFromISR+0x78>
	__asm volatile
 8011ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ce4:	f383 8811 	msr	BASEPRI, r3
 8011ce8:	f3bf 8f6f 	isb	sy
 8011cec:	f3bf 8f4f 	dsb	sy
 8011cf0:	61bb      	str	r3, [r7, #24]
}
 8011cf2:	bf00      	nop
 8011cf4:	e7fe      	b.n	8011cf4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011cf6:	f002 fb37 	bl	8014368 <vPortValidateInterruptPriority>
	__asm volatile
 8011cfa:	f3ef 8211 	mrs	r2, BASEPRI
 8011cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d02:	f383 8811 	msr	BASEPRI, r3
 8011d06:	f3bf 8f6f 	isb	sy
 8011d0a:	f3bf 8f4f 	dsb	sy
 8011d0e:	617a      	str	r2, [r7, #20]
 8011d10:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8011d12:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011d14:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d1a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011d20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d22:	429a      	cmp	r2, r3
 8011d24:	d22b      	bcs.n	8011d7e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011d2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d32:	1c5a      	adds	r2, r3, #1
 8011d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d36:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011d38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011d3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011d40:	d112      	bne.n	8011d68 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d016      	beq.n	8011d78 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d4c:	3324      	adds	r3, #36	; 0x24
 8011d4e:	4618      	mov	r0, r3
 8011d50:	f001 fa10 	bl	8013174 <xTaskRemoveFromEventList>
 8011d54:	4603      	mov	r3, r0
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d00e      	beq.n	8011d78 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011d5a:	683b      	ldr	r3, [r7, #0]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d00b      	beq.n	8011d78 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011d60:	683b      	ldr	r3, [r7, #0]
 8011d62:	2201      	movs	r2, #1
 8011d64:	601a      	str	r2, [r3, #0]
 8011d66:	e007      	b.n	8011d78 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011d68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d6c:	3301      	adds	r3, #1
 8011d6e:	b2db      	uxtb	r3, r3
 8011d70:	b25a      	sxtb	r2, r3
 8011d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011d78:	2301      	movs	r3, #1
 8011d7a:	637b      	str	r3, [r7, #52]	; 0x34
 8011d7c:	e001      	b.n	8011d82 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	637b      	str	r3, [r7, #52]	; 0x34
 8011d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d84:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	f383 8811 	msr	BASEPRI, r3
}
 8011d8c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8011d90:	4618      	mov	r0, r3
 8011d92:	3738      	adds	r7, #56	; 0x38
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}

08011d98 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011d98:	b580      	push	{r7, lr}
 8011d9a:	b08c      	sub	sp, #48	; 0x30
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	60f8      	str	r0, [r7, #12]
 8011da0:	60b9      	str	r1, [r7, #8]
 8011da2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011da4:	2300      	movs	r3, #0
 8011da6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d10a      	bne.n	8011dc8 <xQueueReceive+0x30>
	__asm volatile
 8011db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011db6:	f383 8811 	msr	BASEPRI, r3
 8011dba:	f3bf 8f6f 	isb	sy
 8011dbe:	f3bf 8f4f 	dsb	sy
 8011dc2:	623b      	str	r3, [r7, #32]
}
 8011dc4:	bf00      	nop
 8011dc6:	e7fe      	b.n	8011dc6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011dc8:	68bb      	ldr	r3, [r7, #8]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d103      	bne.n	8011dd6 <xQueueReceive+0x3e>
 8011dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d101      	bne.n	8011dda <xQueueReceive+0x42>
 8011dd6:	2301      	movs	r3, #1
 8011dd8:	e000      	b.n	8011ddc <xQueueReceive+0x44>
 8011dda:	2300      	movs	r3, #0
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d10a      	bne.n	8011df6 <xQueueReceive+0x5e>
	__asm volatile
 8011de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011de4:	f383 8811 	msr	BASEPRI, r3
 8011de8:	f3bf 8f6f 	isb	sy
 8011dec:	f3bf 8f4f 	dsb	sy
 8011df0:	61fb      	str	r3, [r7, #28]
}
 8011df2:	bf00      	nop
 8011df4:	e7fe      	b.n	8011df4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011df6:	f001 fb7b 	bl	80134f0 <xTaskGetSchedulerState>
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d102      	bne.n	8011e06 <xQueueReceive+0x6e>
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d101      	bne.n	8011e0a <xQueueReceive+0x72>
 8011e06:	2301      	movs	r3, #1
 8011e08:	e000      	b.n	8011e0c <xQueueReceive+0x74>
 8011e0a:	2300      	movs	r3, #0
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d10a      	bne.n	8011e26 <xQueueReceive+0x8e>
	__asm volatile
 8011e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e14:	f383 8811 	msr	BASEPRI, r3
 8011e18:	f3bf 8f6f 	isb	sy
 8011e1c:	f3bf 8f4f 	dsb	sy
 8011e20:	61bb      	str	r3, [r7, #24]
}
 8011e22:	bf00      	nop
 8011e24:	e7fe      	b.n	8011e24 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011e26:	f002 f9bd 	bl	80141a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e2e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d01f      	beq.n	8011e76 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011e36:	68b9      	ldr	r1, [r7, #8]
 8011e38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e3a:	f000 fabe 	bl	80123ba <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e40:	1e5a      	subs	r2, r3, #1
 8011e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e44:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e48:	691b      	ldr	r3, [r3, #16]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d00f      	beq.n	8011e6e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e50:	3310      	adds	r3, #16
 8011e52:	4618      	mov	r0, r3
 8011e54:	f001 f98e 	bl	8013174 <xTaskRemoveFromEventList>
 8011e58:	4603      	mov	r3, r0
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d007      	beq.n	8011e6e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011e5e:	4b3d      	ldr	r3, [pc, #244]	; (8011f54 <xQueueReceive+0x1bc>)
 8011e60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e64:	601a      	str	r2, [r3, #0]
 8011e66:	f3bf 8f4f 	dsb	sy
 8011e6a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011e6e:	f002 f9c9 	bl	8014204 <vPortExitCritical>
				return pdPASS;
 8011e72:	2301      	movs	r3, #1
 8011e74:	e069      	b.n	8011f4a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d103      	bne.n	8011e84 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011e7c:	f002 f9c2 	bl	8014204 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011e80:	2300      	movs	r3, #0
 8011e82:	e062      	b.n	8011f4a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d106      	bne.n	8011e98 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011e8a:	f107 0310 	add.w	r3, r7, #16
 8011e8e:	4618      	mov	r0, r3
 8011e90:	f001 f9d4 	bl	801323c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011e94:	2301      	movs	r3, #1
 8011e96:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011e98:	f002 f9b4 	bl	8014204 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011e9c:	f000 ff46 	bl	8012d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011ea0:	f002 f980 	bl	80141a4 <vPortEnterCritical>
 8011ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ea6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011eaa:	b25b      	sxtb	r3, r3
 8011eac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011eb0:	d103      	bne.n	8011eba <xQueueReceive+0x122>
 8011eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011eb4:	2200      	movs	r2, #0
 8011eb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ebc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011ec0:	b25b      	sxtb	r3, r3
 8011ec2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011ec6:	d103      	bne.n	8011ed0 <xQueueReceive+0x138>
 8011ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011eca:	2200      	movs	r2, #0
 8011ecc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011ed0:	f002 f998 	bl	8014204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011ed4:	1d3a      	adds	r2, r7, #4
 8011ed6:	f107 0310 	add.w	r3, r7, #16
 8011eda:	4611      	mov	r1, r2
 8011edc:	4618      	mov	r0, r3
 8011ede:	f001 f9c3 	bl	8013268 <xTaskCheckForTimeOut>
 8011ee2:	4603      	mov	r3, r0
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d123      	bne.n	8011f30 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011ee8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011eea:	f000 fade 	bl	80124aa <prvIsQueueEmpty>
 8011eee:	4603      	mov	r3, r0
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d017      	beq.n	8011f24 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ef6:	3324      	adds	r3, #36	; 0x24
 8011ef8:	687a      	ldr	r2, [r7, #4]
 8011efa:	4611      	mov	r1, r2
 8011efc:	4618      	mov	r0, r3
 8011efe:	f001 f8e9 	bl	80130d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011f02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f04:	f000 fa7f 	bl	8012406 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011f08:	f000 ff1e 	bl	8012d48 <xTaskResumeAll>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d189      	bne.n	8011e26 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8011f12:	4b10      	ldr	r3, [pc, #64]	; (8011f54 <xQueueReceive+0x1bc>)
 8011f14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f18:	601a      	str	r2, [r3, #0]
 8011f1a:	f3bf 8f4f 	dsb	sy
 8011f1e:	f3bf 8f6f 	isb	sy
 8011f22:	e780      	b.n	8011e26 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011f24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f26:	f000 fa6e 	bl	8012406 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011f2a:	f000 ff0d 	bl	8012d48 <xTaskResumeAll>
 8011f2e:	e77a      	b.n	8011e26 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011f30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f32:	f000 fa68 	bl	8012406 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011f36:	f000 ff07 	bl	8012d48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011f3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f3c:	f000 fab5 	bl	80124aa <prvIsQueueEmpty>
 8011f40:	4603      	mov	r3, r0
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	f43f af6f 	beq.w	8011e26 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011f48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	3730      	adds	r7, #48	; 0x30
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}
 8011f52:	bf00      	nop
 8011f54:	e000ed04 	.word	0xe000ed04

08011f58 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b08e      	sub	sp, #56	; 0x38
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
 8011f60:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011f62:	2300      	movs	r3, #0
 8011f64:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d10a      	bne.n	8011f8a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8011f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f78:	f383 8811 	msr	BASEPRI, r3
 8011f7c:	f3bf 8f6f 	isb	sy
 8011f80:	f3bf 8f4f 	dsb	sy
 8011f84:	623b      	str	r3, [r7, #32]
}
 8011f86:	bf00      	nop
 8011f88:	e7fe      	b.n	8011f88 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d00a      	beq.n	8011fa8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8011f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f96:	f383 8811 	msr	BASEPRI, r3
 8011f9a:	f3bf 8f6f 	isb	sy
 8011f9e:	f3bf 8f4f 	dsb	sy
 8011fa2:	61fb      	str	r3, [r7, #28]
}
 8011fa4:	bf00      	nop
 8011fa6:	e7fe      	b.n	8011fa6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011fa8:	f001 faa2 	bl	80134f0 <xTaskGetSchedulerState>
 8011fac:	4603      	mov	r3, r0
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d102      	bne.n	8011fb8 <xQueueSemaphoreTake+0x60>
 8011fb2:	683b      	ldr	r3, [r7, #0]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d101      	bne.n	8011fbc <xQueueSemaphoreTake+0x64>
 8011fb8:	2301      	movs	r3, #1
 8011fba:	e000      	b.n	8011fbe <xQueueSemaphoreTake+0x66>
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d10a      	bne.n	8011fd8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8011fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fc6:	f383 8811 	msr	BASEPRI, r3
 8011fca:	f3bf 8f6f 	isb	sy
 8011fce:	f3bf 8f4f 	dsb	sy
 8011fd2:	61bb      	str	r3, [r7, #24]
}
 8011fd4:	bf00      	nop
 8011fd6:	e7fe      	b.n	8011fd6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011fd8:	f002 f8e4 	bl	80141a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011fe0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d024      	beq.n	8012032 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fea:	1e5a      	subs	r2, r3, #1
 8011fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fee:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d104      	bne.n	8012002 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011ff8:	f001 fbf0 	bl	80137dc <pvTaskIncrementMutexHeldCount>
 8011ffc:	4602      	mov	r2, r0
 8011ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012000:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012004:	691b      	ldr	r3, [r3, #16]
 8012006:	2b00      	cmp	r3, #0
 8012008:	d00f      	beq.n	801202a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801200a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801200c:	3310      	adds	r3, #16
 801200e:	4618      	mov	r0, r3
 8012010:	f001 f8b0 	bl	8013174 <xTaskRemoveFromEventList>
 8012014:	4603      	mov	r3, r0
 8012016:	2b00      	cmp	r3, #0
 8012018:	d007      	beq.n	801202a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801201a:	4b54      	ldr	r3, [pc, #336]	; (801216c <xQueueSemaphoreTake+0x214>)
 801201c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012020:	601a      	str	r2, [r3, #0]
 8012022:	f3bf 8f4f 	dsb	sy
 8012026:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801202a:	f002 f8eb 	bl	8014204 <vPortExitCritical>
				return pdPASS;
 801202e:	2301      	movs	r3, #1
 8012030:	e097      	b.n	8012162 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012032:	683b      	ldr	r3, [r7, #0]
 8012034:	2b00      	cmp	r3, #0
 8012036:	d111      	bne.n	801205c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801203a:	2b00      	cmp	r3, #0
 801203c:	d00a      	beq.n	8012054 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 801203e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012042:	f383 8811 	msr	BASEPRI, r3
 8012046:	f3bf 8f6f 	isb	sy
 801204a:	f3bf 8f4f 	dsb	sy
 801204e:	617b      	str	r3, [r7, #20]
}
 8012050:	bf00      	nop
 8012052:	e7fe      	b.n	8012052 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012054:	f002 f8d6 	bl	8014204 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012058:	2300      	movs	r3, #0
 801205a:	e082      	b.n	8012162 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 801205c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801205e:	2b00      	cmp	r3, #0
 8012060:	d106      	bne.n	8012070 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012062:	f107 030c 	add.w	r3, r7, #12
 8012066:	4618      	mov	r0, r3
 8012068:	f001 f8e8 	bl	801323c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801206c:	2301      	movs	r3, #1
 801206e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012070:	f002 f8c8 	bl	8014204 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012074:	f000 fe5a 	bl	8012d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012078:	f002 f894 	bl	80141a4 <vPortEnterCritical>
 801207c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801207e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012082:	b25b      	sxtb	r3, r3
 8012084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012088:	d103      	bne.n	8012092 <xQueueSemaphoreTake+0x13a>
 801208a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801208c:	2200      	movs	r2, #0
 801208e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012094:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012098:	b25b      	sxtb	r3, r3
 801209a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801209e:	d103      	bne.n	80120a8 <xQueueSemaphoreTake+0x150>
 80120a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120a2:	2200      	movs	r2, #0
 80120a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80120a8:	f002 f8ac 	bl	8014204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80120ac:	463a      	mov	r2, r7
 80120ae:	f107 030c 	add.w	r3, r7, #12
 80120b2:	4611      	mov	r1, r2
 80120b4:	4618      	mov	r0, r3
 80120b6:	f001 f8d7 	bl	8013268 <xTaskCheckForTimeOut>
 80120ba:	4603      	mov	r3, r0
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d132      	bne.n	8012126 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80120c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80120c2:	f000 f9f2 	bl	80124aa <prvIsQueueEmpty>
 80120c6:	4603      	mov	r3, r0
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d026      	beq.n	801211a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80120cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d109      	bne.n	80120e8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80120d4:	f002 f866 	bl	80141a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80120d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120da:	689b      	ldr	r3, [r3, #8]
 80120dc:	4618      	mov	r0, r3
 80120de:	f001 fa25 	bl	801352c <xTaskPriorityInherit>
 80120e2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80120e4:	f002 f88e 	bl	8014204 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80120e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120ea:	3324      	adds	r3, #36	; 0x24
 80120ec:	683a      	ldr	r2, [r7, #0]
 80120ee:	4611      	mov	r1, r2
 80120f0:	4618      	mov	r0, r3
 80120f2:	f000 ffef 	bl	80130d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80120f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80120f8:	f000 f985 	bl	8012406 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80120fc:	f000 fe24 	bl	8012d48 <xTaskResumeAll>
 8012100:	4603      	mov	r3, r0
 8012102:	2b00      	cmp	r3, #0
 8012104:	f47f af68 	bne.w	8011fd8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8012108:	4b18      	ldr	r3, [pc, #96]	; (801216c <xQueueSemaphoreTake+0x214>)
 801210a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801210e:	601a      	str	r2, [r3, #0]
 8012110:	f3bf 8f4f 	dsb	sy
 8012114:	f3bf 8f6f 	isb	sy
 8012118:	e75e      	b.n	8011fd8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801211a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801211c:	f000 f973 	bl	8012406 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012120:	f000 fe12 	bl	8012d48 <xTaskResumeAll>
 8012124:	e758      	b.n	8011fd8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012126:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012128:	f000 f96d 	bl	8012406 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801212c:	f000 fe0c 	bl	8012d48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012130:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012132:	f000 f9ba 	bl	80124aa <prvIsQueueEmpty>
 8012136:	4603      	mov	r3, r0
 8012138:	2b00      	cmp	r3, #0
 801213a:	f43f af4d 	beq.w	8011fd8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801213e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012140:	2b00      	cmp	r3, #0
 8012142:	d00d      	beq.n	8012160 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8012144:	f002 f82e 	bl	80141a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012148:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801214a:	f000 f8b4 	bl	80122b6 <prvGetDisinheritPriorityAfterTimeout>
 801214e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012152:	689b      	ldr	r3, [r3, #8]
 8012154:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012156:	4618      	mov	r0, r3
 8012158:	f001 fabe 	bl	80136d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801215c:	f002 f852 	bl	8014204 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012160:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012162:	4618      	mov	r0, r3
 8012164:	3738      	adds	r7, #56	; 0x38
 8012166:	46bd      	mov	sp, r7
 8012168:	bd80      	pop	{r7, pc}
 801216a:	bf00      	nop
 801216c:	e000ed04 	.word	0xe000ed04

08012170 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b08e      	sub	sp, #56	; 0x38
 8012174:	af00      	add	r7, sp, #0
 8012176:	60f8      	str	r0, [r7, #12]
 8012178:	60b9      	str	r1, [r7, #8]
 801217a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012182:	2b00      	cmp	r3, #0
 8012184:	d10a      	bne.n	801219c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8012186:	f04f 0350 	mov.w	r3, #80	; 0x50
 801218a:	f383 8811 	msr	BASEPRI, r3
 801218e:	f3bf 8f6f 	isb	sy
 8012192:	f3bf 8f4f 	dsb	sy
 8012196:	623b      	str	r3, [r7, #32]
}
 8012198:	bf00      	nop
 801219a:	e7fe      	b.n	801219a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d103      	bne.n	80121aa <xQueueReceiveFromISR+0x3a>
 80121a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d101      	bne.n	80121ae <xQueueReceiveFromISR+0x3e>
 80121aa:	2301      	movs	r3, #1
 80121ac:	e000      	b.n	80121b0 <xQueueReceiveFromISR+0x40>
 80121ae:	2300      	movs	r3, #0
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d10a      	bne.n	80121ca <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80121b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121b8:	f383 8811 	msr	BASEPRI, r3
 80121bc:	f3bf 8f6f 	isb	sy
 80121c0:	f3bf 8f4f 	dsb	sy
 80121c4:	61fb      	str	r3, [r7, #28]
}
 80121c6:	bf00      	nop
 80121c8:	e7fe      	b.n	80121c8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80121ca:	f002 f8cd 	bl	8014368 <vPortValidateInterruptPriority>
	__asm volatile
 80121ce:	f3ef 8211 	mrs	r2, BASEPRI
 80121d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121d6:	f383 8811 	msr	BASEPRI, r3
 80121da:	f3bf 8f6f 	isb	sy
 80121de:	f3bf 8f4f 	dsb	sy
 80121e2:	61ba      	str	r2, [r7, #24]
 80121e4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80121e6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80121e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80121ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121ee:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80121f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d02f      	beq.n	8012256 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80121f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80121fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012200:	68b9      	ldr	r1, [r7, #8]
 8012202:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012204:	f000 f8d9 	bl	80123ba <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801220a:	1e5a      	subs	r2, r3, #1
 801220c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801220e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012210:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012214:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012218:	d112      	bne.n	8012240 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801221a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801221c:	691b      	ldr	r3, [r3, #16]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d016      	beq.n	8012250 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012224:	3310      	adds	r3, #16
 8012226:	4618      	mov	r0, r3
 8012228:	f000 ffa4 	bl	8013174 <xTaskRemoveFromEventList>
 801222c:	4603      	mov	r3, r0
 801222e:	2b00      	cmp	r3, #0
 8012230:	d00e      	beq.n	8012250 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d00b      	beq.n	8012250 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	2201      	movs	r2, #1
 801223c:	601a      	str	r2, [r3, #0]
 801223e:	e007      	b.n	8012250 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012240:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012244:	3301      	adds	r3, #1
 8012246:	b2db      	uxtb	r3, r3
 8012248:	b25a      	sxtb	r2, r3
 801224a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801224c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8012250:	2301      	movs	r3, #1
 8012252:	637b      	str	r3, [r7, #52]	; 0x34
 8012254:	e001      	b.n	801225a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8012256:	2300      	movs	r3, #0
 8012258:	637b      	str	r3, [r7, #52]	; 0x34
 801225a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801225c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801225e:	693b      	ldr	r3, [r7, #16]
 8012260:	f383 8811 	msr	BASEPRI, r3
}
 8012264:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012268:	4618      	mov	r0, r3
 801226a:	3738      	adds	r7, #56	; 0x38
 801226c:	46bd      	mov	sp, r7
 801226e:	bd80      	pop	{r7, pc}

08012270 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8012270:	b580      	push	{r7, lr}
 8012272:	b084      	sub	sp, #16
 8012274:	af00      	add	r7, sp, #0
 8012276:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d10a      	bne.n	8012298 <vQueueDelete+0x28>
	__asm volatile
 8012282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012286:	f383 8811 	msr	BASEPRI, r3
 801228a:	f3bf 8f6f 	isb	sy
 801228e:	f3bf 8f4f 	dsb	sy
 8012292:	60bb      	str	r3, [r7, #8]
}
 8012294:	bf00      	nop
 8012296:	e7fe      	b.n	8012296 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8012298:	68f8      	ldr	r0, [r7, #12]
 801229a:	f000 f95f 	bl	801255c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d102      	bne.n	80122ae <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80122a8:	68f8      	ldr	r0, [r7, #12]
 80122aa:	f002 f969 	bl	8014580 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80122ae:	bf00      	nop
 80122b0:	3710      	adds	r7, #16
 80122b2:	46bd      	mov	sp, r7
 80122b4:	bd80      	pop	{r7, pc}

080122b6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80122b6:	b480      	push	{r7}
 80122b8:	b085      	sub	sp, #20
 80122ba:	af00      	add	r7, sp, #0
 80122bc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d006      	beq.n	80122d4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80122d0:	60fb      	str	r3, [r7, #12]
 80122d2:	e001      	b.n	80122d8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80122d4:	2300      	movs	r3, #0
 80122d6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80122d8:	68fb      	ldr	r3, [r7, #12]
	}
 80122da:	4618      	mov	r0, r3
 80122dc:	3714      	adds	r7, #20
 80122de:	46bd      	mov	sp, r7
 80122e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e4:	4770      	bx	lr

080122e6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80122e6:	b580      	push	{r7, lr}
 80122e8:	b086      	sub	sp, #24
 80122ea:	af00      	add	r7, sp, #0
 80122ec:	60f8      	str	r0, [r7, #12]
 80122ee:	60b9      	str	r1, [r7, #8]
 80122f0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80122f2:	2300      	movs	r3, #0
 80122f4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80122fa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012300:	2b00      	cmp	r3, #0
 8012302:	d10d      	bne.n	8012320 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	2b00      	cmp	r3, #0
 801230a:	d14d      	bne.n	80123a8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	689b      	ldr	r3, [r3, #8]
 8012310:	4618      	mov	r0, r3
 8012312:	f001 f973 	bl	80135fc <xTaskPriorityDisinherit>
 8012316:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	2200      	movs	r2, #0
 801231c:	609a      	str	r2, [r3, #8]
 801231e:	e043      	b.n	80123a8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d119      	bne.n	801235a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	6858      	ldr	r0, [r3, #4]
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801232e:	461a      	mov	r2, r3
 8012330:	68b9      	ldr	r1, [r7, #8]
 8012332:	f002 fa75 	bl	8014820 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	685a      	ldr	r2, [r3, #4]
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801233e:	441a      	add	r2, r3
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	685a      	ldr	r2, [r3, #4]
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	689b      	ldr	r3, [r3, #8]
 801234c:	429a      	cmp	r2, r3
 801234e:	d32b      	bcc.n	80123a8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	681a      	ldr	r2, [r3, #0]
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	605a      	str	r2, [r3, #4]
 8012358:	e026      	b.n	80123a8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	68d8      	ldr	r0, [r3, #12]
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012362:	461a      	mov	r2, r3
 8012364:	68b9      	ldr	r1, [r7, #8]
 8012366:	f002 fa5b 	bl	8014820 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	68da      	ldr	r2, [r3, #12]
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012372:	425b      	negs	r3, r3
 8012374:	441a      	add	r2, r3
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	68da      	ldr	r2, [r3, #12]
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	429a      	cmp	r2, r3
 8012384:	d207      	bcs.n	8012396 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	689a      	ldr	r2, [r3, #8]
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801238e:	425b      	negs	r3, r3
 8012390:	441a      	add	r2, r3
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	2b02      	cmp	r3, #2
 801239a:	d105      	bne.n	80123a8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801239c:	693b      	ldr	r3, [r7, #16]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d002      	beq.n	80123a8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80123a2:	693b      	ldr	r3, [r7, #16]
 80123a4:	3b01      	subs	r3, #1
 80123a6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80123a8:	693b      	ldr	r3, [r7, #16]
 80123aa:	1c5a      	adds	r2, r3, #1
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80123b0:	697b      	ldr	r3, [r7, #20]
}
 80123b2:	4618      	mov	r0, r3
 80123b4:	3718      	adds	r7, #24
 80123b6:	46bd      	mov	sp, r7
 80123b8:	bd80      	pop	{r7, pc}

080123ba <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80123ba:	b580      	push	{r7, lr}
 80123bc:	b082      	sub	sp, #8
 80123be:	af00      	add	r7, sp, #0
 80123c0:	6078      	str	r0, [r7, #4]
 80123c2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d018      	beq.n	80123fe <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	68da      	ldr	r2, [r3, #12]
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123d4:	441a      	add	r2, r3
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	68da      	ldr	r2, [r3, #12]
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	689b      	ldr	r3, [r3, #8]
 80123e2:	429a      	cmp	r2, r3
 80123e4:	d303      	bcc.n	80123ee <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	681a      	ldr	r2, [r3, #0]
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	68d9      	ldr	r1, [r3, #12]
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123f6:	461a      	mov	r2, r3
 80123f8:	6838      	ldr	r0, [r7, #0]
 80123fa:	f002 fa11 	bl	8014820 <memcpy>
	}
}
 80123fe:	bf00      	nop
 8012400:	3708      	adds	r7, #8
 8012402:	46bd      	mov	sp, r7
 8012404:	bd80      	pop	{r7, pc}

08012406 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012406:	b580      	push	{r7, lr}
 8012408:	b084      	sub	sp, #16
 801240a:	af00      	add	r7, sp, #0
 801240c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801240e:	f001 fec9 	bl	80141a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012418:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801241a:	e011      	b.n	8012440 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012420:	2b00      	cmp	r3, #0
 8012422:	d012      	beq.n	801244a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	3324      	adds	r3, #36	; 0x24
 8012428:	4618      	mov	r0, r3
 801242a:	f000 fea3 	bl	8013174 <xTaskRemoveFromEventList>
 801242e:	4603      	mov	r3, r0
 8012430:	2b00      	cmp	r3, #0
 8012432:	d001      	beq.n	8012438 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012434:	f000 ff7a 	bl	801332c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012438:	7bfb      	ldrb	r3, [r7, #15]
 801243a:	3b01      	subs	r3, #1
 801243c:	b2db      	uxtb	r3, r3
 801243e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012440:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012444:	2b00      	cmp	r3, #0
 8012446:	dce9      	bgt.n	801241c <prvUnlockQueue+0x16>
 8012448:	e000      	b.n	801244c <prvUnlockQueue+0x46>
					break;
 801244a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	22ff      	movs	r2, #255	; 0xff
 8012450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8012454:	f001 fed6 	bl	8014204 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012458:	f001 fea4 	bl	80141a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012462:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012464:	e011      	b.n	801248a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	691b      	ldr	r3, [r3, #16]
 801246a:	2b00      	cmp	r3, #0
 801246c:	d012      	beq.n	8012494 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	3310      	adds	r3, #16
 8012472:	4618      	mov	r0, r3
 8012474:	f000 fe7e 	bl	8013174 <xTaskRemoveFromEventList>
 8012478:	4603      	mov	r3, r0
 801247a:	2b00      	cmp	r3, #0
 801247c:	d001      	beq.n	8012482 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801247e:	f000 ff55 	bl	801332c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012482:	7bbb      	ldrb	r3, [r7, #14]
 8012484:	3b01      	subs	r3, #1
 8012486:	b2db      	uxtb	r3, r3
 8012488:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801248a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801248e:	2b00      	cmp	r3, #0
 8012490:	dce9      	bgt.n	8012466 <prvUnlockQueue+0x60>
 8012492:	e000      	b.n	8012496 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012494:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	22ff      	movs	r2, #255	; 0xff
 801249a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801249e:	f001 feb1 	bl	8014204 <vPortExitCritical>
}
 80124a2:	bf00      	nop
 80124a4:	3710      	adds	r7, #16
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd80      	pop	{r7, pc}

080124aa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80124aa:	b580      	push	{r7, lr}
 80124ac:	b084      	sub	sp, #16
 80124ae:	af00      	add	r7, sp, #0
 80124b0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80124b2:	f001 fe77 	bl	80141a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d102      	bne.n	80124c4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80124be:	2301      	movs	r3, #1
 80124c0:	60fb      	str	r3, [r7, #12]
 80124c2:	e001      	b.n	80124c8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80124c4:	2300      	movs	r3, #0
 80124c6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80124c8:	f001 fe9c 	bl	8014204 <vPortExitCritical>

	return xReturn;
 80124cc:	68fb      	ldr	r3, [r7, #12]
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3710      	adds	r7, #16
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd80      	pop	{r7, pc}

080124d6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80124d6:	b580      	push	{r7, lr}
 80124d8:	b084      	sub	sp, #16
 80124da:	af00      	add	r7, sp, #0
 80124dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80124de:	f001 fe61 	bl	80141a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d102      	bne.n	80124f4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80124ee:	2301      	movs	r3, #1
 80124f0:	60fb      	str	r3, [r7, #12]
 80124f2:	e001      	b.n	80124f8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80124f4:	2300      	movs	r3, #0
 80124f6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80124f8:	f001 fe84 	bl	8014204 <vPortExitCritical>

	return xReturn;
 80124fc:	68fb      	ldr	r3, [r7, #12]
}
 80124fe:	4618      	mov	r0, r3
 8012500:	3710      	adds	r7, #16
 8012502:	46bd      	mov	sp, r7
 8012504:	bd80      	pop	{r7, pc}
	...

08012508 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012508:	b480      	push	{r7}
 801250a:	b085      	sub	sp, #20
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012512:	2300      	movs	r3, #0
 8012514:	60fb      	str	r3, [r7, #12]
 8012516:	e014      	b.n	8012542 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012518:	4a0f      	ldr	r2, [pc, #60]	; (8012558 <vQueueAddToRegistry+0x50>)
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d10b      	bne.n	801253c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012524:	490c      	ldr	r1, [pc, #48]	; (8012558 <vQueueAddToRegistry+0x50>)
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	683a      	ldr	r2, [r7, #0]
 801252a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801252e:	4a0a      	ldr	r2, [pc, #40]	; (8012558 <vQueueAddToRegistry+0x50>)
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	00db      	lsls	r3, r3, #3
 8012534:	4413      	add	r3, r2
 8012536:	687a      	ldr	r2, [r7, #4]
 8012538:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801253a:	e006      	b.n	801254a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	3301      	adds	r3, #1
 8012540:	60fb      	str	r3, [r7, #12]
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	2b07      	cmp	r3, #7
 8012546:	d9e7      	bls.n	8012518 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012548:	bf00      	nop
 801254a:	bf00      	nop
 801254c:	3714      	adds	r7, #20
 801254e:	46bd      	mov	sp, r7
 8012550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012554:	4770      	bx	lr
 8012556:	bf00      	nop
 8012558:	20009ff8 	.word	0x20009ff8

0801255c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 801255c:	b480      	push	{r7}
 801255e:	b085      	sub	sp, #20
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012564:	2300      	movs	r3, #0
 8012566:	60fb      	str	r3, [r7, #12]
 8012568:	e016      	b.n	8012598 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801256a:	4a10      	ldr	r2, [pc, #64]	; (80125ac <vQueueUnregisterQueue+0x50>)
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	00db      	lsls	r3, r3, #3
 8012570:	4413      	add	r3, r2
 8012572:	685b      	ldr	r3, [r3, #4]
 8012574:	687a      	ldr	r2, [r7, #4]
 8012576:	429a      	cmp	r2, r3
 8012578:	d10b      	bne.n	8012592 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801257a:	4a0c      	ldr	r2, [pc, #48]	; (80125ac <vQueueUnregisterQueue+0x50>)
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	2100      	movs	r1, #0
 8012580:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8012584:	4a09      	ldr	r2, [pc, #36]	; (80125ac <vQueueUnregisterQueue+0x50>)
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	00db      	lsls	r3, r3, #3
 801258a:	4413      	add	r3, r2
 801258c:	2200      	movs	r2, #0
 801258e:	605a      	str	r2, [r3, #4]
				break;
 8012590:	e006      	b.n	80125a0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	3301      	adds	r3, #1
 8012596:	60fb      	str	r3, [r7, #12]
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	2b07      	cmp	r3, #7
 801259c:	d9e5      	bls.n	801256a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801259e:	bf00      	nop
 80125a0:	bf00      	nop
 80125a2:	3714      	adds	r7, #20
 80125a4:	46bd      	mov	sp, r7
 80125a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125aa:	4770      	bx	lr
 80125ac:	20009ff8 	.word	0x20009ff8

080125b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80125b0:	b580      	push	{r7, lr}
 80125b2:	b086      	sub	sp, #24
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	60f8      	str	r0, [r7, #12]
 80125b8:	60b9      	str	r1, [r7, #8]
 80125ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80125c0:	f001 fdf0 	bl	80141a4 <vPortEnterCritical>
 80125c4:	697b      	ldr	r3, [r7, #20]
 80125c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80125ca:	b25b      	sxtb	r3, r3
 80125cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80125d0:	d103      	bne.n	80125da <vQueueWaitForMessageRestricted+0x2a>
 80125d2:	697b      	ldr	r3, [r7, #20]
 80125d4:	2200      	movs	r2, #0
 80125d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80125da:	697b      	ldr	r3, [r7, #20]
 80125dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80125e0:	b25b      	sxtb	r3, r3
 80125e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80125e6:	d103      	bne.n	80125f0 <vQueueWaitForMessageRestricted+0x40>
 80125e8:	697b      	ldr	r3, [r7, #20]
 80125ea:	2200      	movs	r2, #0
 80125ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80125f0:	f001 fe08 	bl	8014204 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80125f4:	697b      	ldr	r3, [r7, #20]
 80125f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d106      	bne.n	801260a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80125fc:	697b      	ldr	r3, [r7, #20]
 80125fe:	3324      	adds	r3, #36	; 0x24
 8012600:	687a      	ldr	r2, [r7, #4]
 8012602:	68b9      	ldr	r1, [r7, #8]
 8012604:	4618      	mov	r0, r3
 8012606:	f000 fd89 	bl	801311c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801260a:	6978      	ldr	r0, [r7, #20]
 801260c:	f7ff fefb 	bl	8012406 <prvUnlockQueue>
	}
 8012610:	bf00      	nop
 8012612:	3718      	adds	r7, #24
 8012614:	46bd      	mov	sp, r7
 8012616:	bd80      	pop	{r7, pc}

08012618 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012618:	b580      	push	{r7, lr}
 801261a:	b08e      	sub	sp, #56	; 0x38
 801261c:	af04      	add	r7, sp, #16
 801261e:	60f8      	str	r0, [r7, #12]
 8012620:	60b9      	str	r1, [r7, #8]
 8012622:	607a      	str	r2, [r7, #4]
 8012624:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012628:	2b00      	cmp	r3, #0
 801262a:	d10a      	bne.n	8012642 <xTaskCreateStatic+0x2a>
	__asm volatile
 801262c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012630:	f383 8811 	msr	BASEPRI, r3
 8012634:	f3bf 8f6f 	isb	sy
 8012638:	f3bf 8f4f 	dsb	sy
 801263c:	623b      	str	r3, [r7, #32]
}
 801263e:	bf00      	nop
 8012640:	e7fe      	b.n	8012640 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012644:	2b00      	cmp	r3, #0
 8012646:	d10a      	bne.n	801265e <xTaskCreateStatic+0x46>
	__asm volatile
 8012648:	f04f 0350 	mov.w	r3, #80	; 0x50
 801264c:	f383 8811 	msr	BASEPRI, r3
 8012650:	f3bf 8f6f 	isb	sy
 8012654:	f3bf 8f4f 	dsb	sy
 8012658:	61fb      	str	r3, [r7, #28]
}
 801265a:	bf00      	nop
 801265c:	e7fe      	b.n	801265c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801265e:	235c      	movs	r3, #92	; 0x5c
 8012660:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012662:	693b      	ldr	r3, [r7, #16]
 8012664:	2b5c      	cmp	r3, #92	; 0x5c
 8012666:	d00a      	beq.n	801267e <xTaskCreateStatic+0x66>
	__asm volatile
 8012668:	f04f 0350 	mov.w	r3, #80	; 0x50
 801266c:	f383 8811 	msr	BASEPRI, r3
 8012670:	f3bf 8f6f 	isb	sy
 8012674:	f3bf 8f4f 	dsb	sy
 8012678:	61bb      	str	r3, [r7, #24]
}
 801267a:	bf00      	nop
 801267c:	e7fe      	b.n	801267c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801267e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012682:	2b00      	cmp	r3, #0
 8012684:	d01e      	beq.n	80126c4 <xTaskCreateStatic+0xac>
 8012686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012688:	2b00      	cmp	r3, #0
 801268a:	d01b      	beq.n	80126c4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801268c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801268e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012694:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012698:	2202      	movs	r2, #2
 801269a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801269e:	2300      	movs	r3, #0
 80126a0:	9303      	str	r3, [sp, #12]
 80126a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126a4:	9302      	str	r3, [sp, #8]
 80126a6:	f107 0314 	add.w	r3, r7, #20
 80126aa:	9301      	str	r3, [sp, #4]
 80126ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126ae:	9300      	str	r3, [sp, #0]
 80126b0:	683b      	ldr	r3, [r7, #0]
 80126b2:	687a      	ldr	r2, [r7, #4]
 80126b4:	68b9      	ldr	r1, [r7, #8]
 80126b6:	68f8      	ldr	r0, [r7, #12]
 80126b8:	f000 f850 	bl	801275c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80126bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80126be:	f000 f8dd 	bl	801287c <prvAddNewTaskToReadyList>
 80126c2:	e001      	b.n	80126c8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80126c4:	2300      	movs	r3, #0
 80126c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80126c8:	697b      	ldr	r3, [r7, #20]
	}
 80126ca:	4618      	mov	r0, r3
 80126cc:	3728      	adds	r7, #40	; 0x28
 80126ce:	46bd      	mov	sp, r7
 80126d0:	bd80      	pop	{r7, pc}

080126d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80126d2:	b580      	push	{r7, lr}
 80126d4:	b08c      	sub	sp, #48	; 0x30
 80126d6:	af04      	add	r7, sp, #16
 80126d8:	60f8      	str	r0, [r7, #12]
 80126da:	60b9      	str	r1, [r7, #8]
 80126dc:	603b      	str	r3, [r7, #0]
 80126de:	4613      	mov	r3, r2
 80126e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80126e2:	88fb      	ldrh	r3, [r7, #6]
 80126e4:	009b      	lsls	r3, r3, #2
 80126e6:	4618      	mov	r0, r3
 80126e8:	f001 fe7e 	bl	80143e8 <pvPortMalloc>
 80126ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d00e      	beq.n	8012712 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80126f4:	205c      	movs	r0, #92	; 0x5c
 80126f6:	f001 fe77 	bl	80143e8 <pvPortMalloc>
 80126fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80126fc:	69fb      	ldr	r3, [r7, #28]
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d003      	beq.n	801270a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012702:	69fb      	ldr	r3, [r7, #28]
 8012704:	697a      	ldr	r2, [r7, #20]
 8012706:	631a      	str	r2, [r3, #48]	; 0x30
 8012708:	e005      	b.n	8012716 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801270a:	6978      	ldr	r0, [r7, #20]
 801270c:	f001 ff38 	bl	8014580 <vPortFree>
 8012710:	e001      	b.n	8012716 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012712:	2300      	movs	r3, #0
 8012714:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012716:	69fb      	ldr	r3, [r7, #28]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d017      	beq.n	801274c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801271c:	69fb      	ldr	r3, [r7, #28]
 801271e:	2200      	movs	r2, #0
 8012720:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012724:	88fa      	ldrh	r2, [r7, #6]
 8012726:	2300      	movs	r3, #0
 8012728:	9303      	str	r3, [sp, #12]
 801272a:	69fb      	ldr	r3, [r7, #28]
 801272c:	9302      	str	r3, [sp, #8]
 801272e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012730:	9301      	str	r3, [sp, #4]
 8012732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012734:	9300      	str	r3, [sp, #0]
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	68b9      	ldr	r1, [r7, #8]
 801273a:	68f8      	ldr	r0, [r7, #12]
 801273c:	f000 f80e 	bl	801275c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012740:	69f8      	ldr	r0, [r7, #28]
 8012742:	f000 f89b 	bl	801287c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012746:	2301      	movs	r3, #1
 8012748:	61bb      	str	r3, [r7, #24]
 801274a:	e002      	b.n	8012752 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801274c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012750:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012752:	69bb      	ldr	r3, [r7, #24]
	}
 8012754:	4618      	mov	r0, r3
 8012756:	3720      	adds	r7, #32
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}

0801275c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b088      	sub	sp, #32
 8012760:	af00      	add	r7, sp, #0
 8012762:	60f8      	str	r0, [r7, #12]
 8012764:	60b9      	str	r1, [r7, #8]
 8012766:	607a      	str	r2, [r7, #4]
 8012768:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801276a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801276c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	009b      	lsls	r3, r3, #2
 8012772:	461a      	mov	r2, r3
 8012774:	21a5      	movs	r1, #165	; 0xa5
 8012776:	f002 f861 	bl	801483c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801277a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801277c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8012784:	3b01      	subs	r3, #1
 8012786:	009b      	lsls	r3, r3, #2
 8012788:	4413      	add	r3, r2
 801278a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801278c:	69bb      	ldr	r3, [r7, #24]
 801278e:	f023 0307 	bic.w	r3, r3, #7
 8012792:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012794:	69bb      	ldr	r3, [r7, #24]
 8012796:	f003 0307 	and.w	r3, r3, #7
 801279a:	2b00      	cmp	r3, #0
 801279c:	d00a      	beq.n	80127b4 <prvInitialiseNewTask+0x58>
	__asm volatile
 801279e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127a2:	f383 8811 	msr	BASEPRI, r3
 80127a6:	f3bf 8f6f 	isb	sy
 80127aa:	f3bf 8f4f 	dsb	sy
 80127ae:	617b      	str	r3, [r7, #20]
}
 80127b0:	bf00      	nop
 80127b2:	e7fe      	b.n	80127b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80127b4:	68bb      	ldr	r3, [r7, #8]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d01f      	beq.n	80127fa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80127ba:	2300      	movs	r3, #0
 80127bc:	61fb      	str	r3, [r7, #28]
 80127be:	e012      	b.n	80127e6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80127c0:	68ba      	ldr	r2, [r7, #8]
 80127c2:	69fb      	ldr	r3, [r7, #28]
 80127c4:	4413      	add	r3, r2
 80127c6:	7819      	ldrb	r1, [r3, #0]
 80127c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80127ca:	69fb      	ldr	r3, [r7, #28]
 80127cc:	4413      	add	r3, r2
 80127ce:	3334      	adds	r3, #52	; 0x34
 80127d0:	460a      	mov	r2, r1
 80127d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80127d4:	68ba      	ldr	r2, [r7, #8]
 80127d6:	69fb      	ldr	r3, [r7, #28]
 80127d8:	4413      	add	r3, r2
 80127da:	781b      	ldrb	r3, [r3, #0]
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d006      	beq.n	80127ee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80127e0:	69fb      	ldr	r3, [r7, #28]
 80127e2:	3301      	adds	r3, #1
 80127e4:	61fb      	str	r3, [r7, #28]
 80127e6:	69fb      	ldr	r3, [r7, #28]
 80127e8:	2b0f      	cmp	r3, #15
 80127ea:	d9e9      	bls.n	80127c0 <prvInitialiseNewTask+0x64>
 80127ec:	e000      	b.n	80127f0 <prvInitialiseNewTask+0x94>
			{
				break;
 80127ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80127f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127f2:	2200      	movs	r2, #0
 80127f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80127f8:	e003      	b.n	8012802 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80127fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127fc:	2200      	movs	r2, #0
 80127fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012804:	2b37      	cmp	r3, #55	; 0x37
 8012806:	d901      	bls.n	801280c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012808:	2337      	movs	r3, #55	; 0x37
 801280a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801280c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801280e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012810:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012814:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012816:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801281a:	2200      	movs	r2, #0
 801281c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801281e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012820:	3304      	adds	r3, #4
 8012822:	4618      	mov	r0, r3
 8012824:	f7fe fe56 	bl	80114d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801282a:	3318      	adds	r3, #24
 801282c:	4618      	mov	r0, r3
 801282e:	f7fe fe51 	bl	80114d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012834:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012836:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801283a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801283e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012840:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012846:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801284a:	2200      	movs	r2, #0
 801284c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801284e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012850:	2200      	movs	r2, #0
 8012852:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012856:	683a      	ldr	r2, [r7, #0]
 8012858:	68f9      	ldr	r1, [r7, #12]
 801285a:	69b8      	ldr	r0, [r7, #24]
 801285c:	f001 fb74 	bl	8013f48 <pxPortInitialiseStack>
 8012860:	4602      	mov	r2, r0
 8012862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012864:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012868:	2b00      	cmp	r3, #0
 801286a:	d002      	beq.n	8012872 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801286c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801286e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012870:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012872:	bf00      	nop
 8012874:	3720      	adds	r7, #32
 8012876:	46bd      	mov	sp, r7
 8012878:	bd80      	pop	{r7, pc}
	...

0801287c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801287c:	b580      	push	{r7, lr}
 801287e:	b082      	sub	sp, #8
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012884:	f001 fc8e 	bl	80141a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012888:	4b2d      	ldr	r3, [pc, #180]	; (8012940 <prvAddNewTaskToReadyList+0xc4>)
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	3301      	adds	r3, #1
 801288e:	4a2c      	ldr	r2, [pc, #176]	; (8012940 <prvAddNewTaskToReadyList+0xc4>)
 8012890:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012892:	4b2c      	ldr	r3, [pc, #176]	; (8012944 <prvAddNewTaskToReadyList+0xc8>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d109      	bne.n	80128ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801289a:	4a2a      	ldr	r2, [pc, #168]	; (8012944 <prvAddNewTaskToReadyList+0xc8>)
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80128a0:	4b27      	ldr	r3, [pc, #156]	; (8012940 <prvAddNewTaskToReadyList+0xc4>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	2b01      	cmp	r3, #1
 80128a6:	d110      	bne.n	80128ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80128a8:	f000 fd64 	bl	8013374 <prvInitialiseTaskLists>
 80128ac:	e00d      	b.n	80128ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80128ae:	4b26      	ldr	r3, [pc, #152]	; (8012948 <prvAddNewTaskToReadyList+0xcc>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d109      	bne.n	80128ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80128b6:	4b23      	ldr	r3, [pc, #140]	; (8012944 <prvAddNewTaskToReadyList+0xc8>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128c0:	429a      	cmp	r2, r3
 80128c2:	d802      	bhi.n	80128ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80128c4:	4a1f      	ldr	r2, [pc, #124]	; (8012944 <prvAddNewTaskToReadyList+0xc8>)
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80128ca:	4b20      	ldr	r3, [pc, #128]	; (801294c <prvAddNewTaskToReadyList+0xd0>)
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	3301      	adds	r3, #1
 80128d0:	4a1e      	ldr	r2, [pc, #120]	; (801294c <prvAddNewTaskToReadyList+0xd0>)
 80128d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80128d4:	4b1d      	ldr	r3, [pc, #116]	; (801294c <prvAddNewTaskToReadyList+0xd0>)
 80128d6:	681a      	ldr	r2, [r3, #0]
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128e0:	4b1b      	ldr	r3, [pc, #108]	; (8012950 <prvAddNewTaskToReadyList+0xd4>)
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	429a      	cmp	r2, r3
 80128e6:	d903      	bls.n	80128f0 <prvAddNewTaskToReadyList+0x74>
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128ec:	4a18      	ldr	r2, [pc, #96]	; (8012950 <prvAddNewTaskToReadyList+0xd4>)
 80128ee:	6013      	str	r3, [r2, #0]
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128f4:	4613      	mov	r3, r2
 80128f6:	009b      	lsls	r3, r3, #2
 80128f8:	4413      	add	r3, r2
 80128fa:	009b      	lsls	r3, r3, #2
 80128fc:	4a15      	ldr	r2, [pc, #84]	; (8012954 <prvAddNewTaskToReadyList+0xd8>)
 80128fe:	441a      	add	r2, r3
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	3304      	adds	r3, #4
 8012904:	4619      	mov	r1, r3
 8012906:	4610      	mov	r0, r2
 8012908:	f7fe fdf1 	bl	80114ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801290c:	f001 fc7a 	bl	8014204 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012910:	4b0d      	ldr	r3, [pc, #52]	; (8012948 <prvAddNewTaskToReadyList+0xcc>)
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d00e      	beq.n	8012936 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012918:	4b0a      	ldr	r3, [pc, #40]	; (8012944 <prvAddNewTaskToReadyList+0xc8>)
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012922:	429a      	cmp	r2, r3
 8012924:	d207      	bcs.n	8012936 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012926:	4b0c      	ldr	r3, [pc, #48]	; (8012958 <prvAddNewTaskToReadyList+0xdc>)
 8012928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801292c:	601a      	str	r2, [r3, #0]
 801292e:	f3bf 8f4f 	dsb	sy
 8012932:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012936:	bf00      	nop
 8012938:	3708      	adds	r7, #8
 801293a:	46bd      	mov	sp, r7
 801293c:	bd80      	pop	{r7, pc}
 801293e:	bf00      	nop
 8012940:	200023b4 	.word	0x200023b4
 8012944:	20001ee0 	.word	0x20001ee0
 8012948:	200023c0 	.word	0x200023c0
 801294c:	200023d0 	.word	0x200023d0
 8012950:	200023bc 	.word	0x200023bc
 8012954:	20001ee4 	.word	0x20001ee4
 8012958:	e000ed04 	.word	0xe000ed04

0801295c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 801295c:	b580      	push	{r7, lr}
 801295e:	b084      	sub	sp, #16
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012964:	f001 fc1e 	bl	80141a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d102      	bne.n	8012974 <vTaskDelete+0x18>
 801296e:	4b2c      	ldr	r3, [pc, #176]	; (8012a20 <vTaskDelete+0xc4>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	e000      	b.n	8012976 <vTaskDelete+0x1a>
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	3304      	adds	r3, #4
 801297c:	4618      	mov	r0, r3
 801297e:	f7fe fe13 	bl	80115a8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012986:	2b00      	cmp	r3, #0
 8012988:	d004      	beq.n	8012994 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	3318      	adds	r3, #24
 801298e:	4618      	mov	r0, r3
 8012990:	f7fe fe0a 	bl	80115a8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8012994:	4b23      	ldr	r3, [pc, #140]	; (8012a24 <vTaskDelete+0xc8>)
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	3301      	adds	r3, #1
 801299a:	4a22      	ldr	r2, [pc, #136]	; (8012a24 <vTaskDelete+0xc8>)
 801299c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 801299e:	4b20      	ldr	r3, [pc, #128]	; (8012a20 <vTaskDelete+0xc4>)
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	68fa      	ldr	r2, [r7, #12]
 80129a4:	429a      	cmp	r2, r3
 80129a6:	d10b      	bne.n	80129c0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	3304      	adds	r3, #4
 80129ac:	4619      	mov	r1, r3
 80129ae:	481e      	ldr	r0, [pc, #120]	; (8012a28 <vTaskDelete+0xcc>)
 80129b0:	f7fe fd9d 	bl	80114ee <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80129b4:	4b1d      	ldr	r3, [pc, #116]	; (8012a2c <vTaskDelete+0xd0>)
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	3301      	adds	r3, #1
 80129ba:	4a1c      	ldr	r2, [pc, #112]	; (8012a2c <vTaskDelete+0xd0>)
 80129bc:	6013      	str	r3, [r2, #0]
 80129be:	e009      	b.n	80129d4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80129c0:	4b1b      	ldr	r3, [pc, #108]	; (8012a30 <vTaskDelete+0xd4>)
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	3b01      	subs	r3, #1
 80129c6:	4a1a      	ldr	r2, [pc, #104]	; (8012a30 <vTaskDelete+0xd4>)
 80129c8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80129ca:	68f8      	ldr	r0, [r7, #12]
 80129cc:	f000 fd40 	bl	8013450 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80129d0:	f000 fd6e 	bl	80134b0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80129d4:	f001 fc16 	bl	8014204 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80129d8:	4b16      	ldr	r3, [pc, #88]	; (8012a34 <vTaskDelete+0xd8>)
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d01b      	beq.n	8012a18 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 80129e0:	4b0f      	ldr	r3, [pc, #60]	; (8012a20 <vTaskDelete+0xc4>)
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	68fa      	ldr	r2, [r7, #12]
 80129e6:	429a      	cmp	r2, r3
 80129e8:	d116      	bne.n	8012a18 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80129ea:	4b13      	ldr	r3, [pc, #76]	; (8012a38 <vTaskDelete+0xdc>)
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d00a      	beq.n	8012a08 <vTaskDelete+0xac>
	__asm volatile
 80129f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129f6:	f383 8811 	msr	BASEPRI, r3
 80129fa:	f3bf 8f6f 	isb	sy
 80129fe:	f3bf 8f4f 	dsb	sy
 8012a02:	60bb      	str	r3, [r7, #8]
}
 8012a04:	bf00      	nop
 8012a06:	e7fe      	b.n	8012a06 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8012a08:	4b0c      	ldr	r3, [pc, #48]	; (8012a3c <vTaskDelete+0xe0>)
 8012a0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a0e:	601a      	str	r2, [r3, #0]
 8012a10:	f3bf 8f4f 	dsb	sy
 8012a14:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012a18:	bf00      	nop
 8012a1a:	3710      	adds	r7, #16
 8012a1c:	46bd      	mov	sp, r7
 8012a1e:	bd80      	pop	{r7, pc}
 8012a20:	20001ee0 	.word	0x20001ee0
 8012a24:	200023d0 	.word	0x200023d0
 8012a28:	20002388 	.word	0x20002388
 8012a2c:	2000239c 	.word	0x2000239c
 8012a30:	200023b4 	.word	0x200023b4
 8012a34:	200023c0 	.word	0x200023c0
 8012a38:	200023dc 	.word	0x200023dc
 8012a3c:	e000ed04 	.word	0xe000ed04

08012a40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012a40:	b580      	push	{r7, lr}
 8012a42:	b084      	sub	sp, #16
 8012a44:	af00      	add	r7, sp, #0
 8012a46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012a48:	2300      	movs	r3, #0
 8012a4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d017      	beq.n	8012a82 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012a52:	4b13      	ldr	r3, [pc, #76]	; (8012aa0 <vTaskDelay+0x60>)
 8012a54:	681b      	ldr	r3, [r3, #0]
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d00a      	beq.n	8012a70 <vTaskDelay+0x30>
	__asm volatile
 8012a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a5e:	f383 8811 	msr	BASEPRI, r3
 8012a62:	f3bf 8f6f 	isb	sy
 8012a66:	f3bf 8f4f 	dsb	sy
 8012a6a:	60bb      	str	r3, [r7, #8]
}
 8012a6c:	bf00      	nop
 8012a6e:	e7fe      	b.n	8012a6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012a70:	f000 f95c 	bl	8012d2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012a74:	2100      	movs	r1, #0
 8012a76:	6878      	ldr	r0, [r7, #4]
 8012a78:	f000 fec4 	bl	8013804 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012a7c:	f000 f964 	bl	8012d48 <xTaskResumeAll>
 8012a80:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d107      	bne.n	8012a98 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012a88:	4b06      	ldr	r3, [pc, #24]	; (8012aa4 <vTaskDelay+0x64>)
 8012a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a8e:	601a      	str	r2, [r3, #0]
 8012a90:	f3bf 8f4f 	dsb	sy
 8012a94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012a98:	bf00      	nop
 8012a9a:	3710      	adds	r7, #16
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}
 8012aa0:	200023dc 	.word	0x200023dc
 8012aa4:	e000ed04 	.word	0xe000ed04

08012aa8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b088      	sub	sp, #32
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8012ab4:	69bb      	ldr	r3, [r7, #24]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d10a      	bne.n	8012ad0 <eTaskGetState+0x28>
	__asm volatile
 8012aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012abe:	f383 8811 	msr	BASEPRI, r3
 8012ac2:	f3bf 8f6f 	isb	sy
 8012ac6:	f3bf 8f4f 	dsb	sy
 8012aca:	60bb      	str	r3, [r7, #8]
}
 8012acc:	bf00      	nop
 8012ace:	e7fe      	b.n	8012ace <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8012ad0:	4b23      	ldr	r3, [pc, #140]	; (8012b60 <eTaskGetState+0xb8>)
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	69ba      	ldr	r2, [r7, #24]
 8012ad6:	429a      	cmp	r2, r3
 8012ad8:	d102      	bne.n	8012ae0 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8012ada:	2300      	movs	r3, #0
 8012adc:	77fb      	strb	r3, [r7, #31]
 8012ade:	e03a      	b.n	8012b56 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8012ae0:	f001 fb60 	bl	80141a4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8012ae4:	69bb      	ldr	r3, [r7, #24]
 8012ae6:	695b      	ldr	r3, [r3, #20]
 8012ae8:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8012aea:	4b1e      	ldr	r3, [pc, #120]	; (8012b64 <eTaskGetState+0xbc>)
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8012af0:	4b1d      	ldr	r3, [pc, #116]	; (8012b68 <eTaskGetState+0xc0>)
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8012af6:	f001 fb85 	bl	8014204 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8012afa:	697a      	ldr	r2, [r7, #20]
 8012afc:	693b      	ldr	r3, [r7, #16]
 8012afe:	429a      	cmp	r2, r3
 8012b00:	d003      	beq.n	8012b0a <eTaskGetState+0x62>
 8012b02:	697a      	ldr	r2, [r7, #20]
 8012b04:	68fb      	ldr	r3, [r7, #12]
 8012b06:	429a      	cmp	r2, r3
 8012b08:	d102      	bne.n	8012b10 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8012b0a:	2302      	movs	r3, #2
 8012b0c:	77fb      	strb	r3, [r7, #31]
 8012b0e:	e022      	b.n	8012b56 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8012b10:	697b      	ldr	r3, [r7, #20]
 8012b12:	4a16      	ldr	r2, [pc, #88]	; (8012b6c <eTaskGetState+0xc4>)
 8012b14:	4293      	cmp	r3, r2
 8012b16:	d112      	bne.n	8012b3e <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8012b18:	69bb      	ldr	r3, [r7, #24]
 8012b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d10b      	bne.n	8012b38 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012b20:	69bb      	ldr	r3, [r7, #24]
 8012b22:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012b26:	b2db      	uxtb	r3, r3
 8012b28:	2b01      	cmp	r3, #1
 8012b2a:	d102      	bne.n	8012b32 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8012b2c:	2302      	movs	r3, #2
 8012b2e:	77fb      	strb	r3, [r7, #31]
 8012b30:	e011      	b.n	8012b56 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8012b32:	2303      	movs	r3, #3
 8012b34:	77fb      	strb	r3, [r7, #31]
 8012b36:	e00e      	b.n	8012b56 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8012b38:	2302      	movs	r3, #2
 8012b3a:	77fb      	strb	r3, [r7, #31]
 8012b3c:	e00b      	b.n	8012b56 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8012b3e:	697b      	ldr	r3, [r7, #20]
 8012b40:	4a0b      	ldr	r2, [pc, #44]	; (8012b70 <eTaskGetState+0xc8>)
 8012b42:	4293      	cmp	r3, r2
 8012b44:	d002      	beq.n	8012b4c <eTaskGetState+0xa4>
 8012b46:	697b      	ldr	r3, [r7, #20]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d102      	bne.n	8012b52 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8012b4c:	2304      	movs	r3, #4
 8012b4e:	77fb      	strb	r3, [r7, #31]
 8012b50:	e001      	b.n	8012b56 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012b52:	2301      	movs	r3, #1
 8012b54:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8012b56:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012b58:	4618      	mov	r0, r3
 8012b5a:	3720      	adds	r7, #32
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}
 8012b60:	20001ee0 	.word	0x20001ee0
 8012b64:	2000236c 	.word	0x2000236c
 8012b68:	20002370 	.word	0x20002370
 8012b6c:	200023a0 	.word	0x200023a0
 8012b70:	20002388 	.word	0x20002388

08012b74 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b084      	sub	sp, #16
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012b7c:	f001 fb12 	bl	80141a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d102      	bne.n	8012b8c <vTaskSuspend+0x18>
 8012b86:	4b30      	ldr	r3, [pc, #192]	; (8012c48 <vTaskSuspend+0xd4>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	e000      	b.n	8012b8e <vTaskSuspend+0x1a>
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	3304      	adds	r3, #4
 8012b94:	4618      	mov	r0, r3
 8012b96:	f7fe fd07 	bl	80115a8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d004      	beq.n	8012bac <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012ba2:	68fb      	ldr	r3, [r7, #12]
 8012ba4:	3318      	adds	r3, #24
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	f7fe fcfe 	bl	80115a8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	3304      	adds	r3, #4
 8012bb0:	4619      	mov	r1, r3
 8012bb2:	4826      	ldr	r0, [pc, #152]	; (8012c4c <vTaskSuspend+0xd8>)
 8012bb4:	f7fe fc9b 	bl	80114ee <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012bbe:	b2db      	uxtb	r3, r3
 8012bc0:	2b01      	cmp	r3, #1
 8012bc2:	d103      	bne.n	8012bcc <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	2200      	movs	r2, #0
 8012bc8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8012bcc:	f001 fb1a 	bl	8014204 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8012bd0:	4b1f      	ldr	r3, [pc, #124]	; (8012c50 <vTaskSuspend+0xdc>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d005      	beq.n	8012be4 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8012bd8:	f001 fae4 	bl	80141a4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8012bdc:	f000 fc68 	bl	80134b0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8012be0:	f001 fb10 	bl	8014204 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8012be4:	4b18      	ldr	r3, [pc, #96]	; (8012c48 <vTaskSuspend+0xd4>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	68fa      	ldr	r2, [r7, #12]
 8012bea:	429a      	cmp	r2, r3
 8012bec:	d127      	bne.n	8012c3e <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8012bee:	4b18      	ldr	r3, [pc, #96]	; (8012c50 <vTaskSuspend+0xdc>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d017      	beq.n	8012c26 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8012bf6:	4b17      	ldr	r3, [pc, #92]	; (8012c54 <vTaskSuspend+0xe0>)
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d00a      	beq.n	8012c14 <vTaskSuspend+0xa0>
	__asm volatile
 8012bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c02:	f383 8811 	msr	BASEPRI, r3
 8012c06:	f3bf 8f6f 	isb	sy
 8012c0a:	f3bf 8f4f 	dsb	sy
 8012c0e:	60bb      	str	r3, [r7, #8]
}
 8012c10:	bf00      	nop
 8012c12:	e7fe      	b.n	8012c12 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8012c14:	4b10      	ldr	r3, [pc, #64]	; (8012c58 <vTaskSuspend+0xe4>)
 8012c16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c1a:	601a      	str	r2, [r3, #0]
 8012c1c:	f3bf 8f4f 	dsb	sy
 8012c20:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012c24:	e00b      	b.n	8012c3e <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8012c26:	4b09      	ldr	r3, [pc, #36]	; (8012c4c <vTaskSuspend+0xd8>)
 8012c28:	681a      	ldr	r2, [r3, #0]
 8012c2a:	4b0c      	ldr	r3, [pc, #48]	; (8012c5c <vTaskSuspend+0xe8>)
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	429a      	cmp	r2, r3
 8012c30:	d103      	bne.n	8012c3a <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8012c32:	4b05      	ldr	r3, [pc, #20]	; (8012c48 <vTaskSuspend+0xd4>)
 8012c34:	2200      	movs	r2, #0
 8012c36:	601a      	str	r2, [r3, #0]
	}
 8012c38:	e001      	b.n	8012c3e <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8012c3a:	f000 f9ed 	bl	8013018 <vTaskSwitchContext>
	}
 8012c3e:	bf00      	nop
 8012c40:	3710      	adds	r7, #16
 8012c42:	46bd      	mov	sp, r7
 8012c44:	bd80      	pop	{r7, pc}
 8012c46:	bf00      	nop
 8012c48:	20001ee0 	.word	0x20001ee0
 8012c4c:	200023a0 	.word	0x200023a0
 8012c50:	200023c0 	.word	0x200023c0
 8012c54:	200023dc 	.word	0x200023dc
 8012c58:	e000ed04 	.word	0xe000ed04
 8012c5c:	200023b4 	.word	0x200023b4

08012c60 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012c60:	b580      	push	{r7, lr}
 8012c62:	b08a      	sub	sp, #40	; 0x28
 8012c64:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012c66:	2300      	movs	r3, #0
 8012c68:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012c6e:	463a      	mov	r2, r7
 8012c70:	1d39      	adds	r1, r7, #4
 8012c72:	f107 0308 	add.w	r3, r7, #8
 8012c76:	4618      	mov	r0, r3
 8012c78:	f7fe fbd8 	bl	801142c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012c7c:	6839      	ldr	r1, [r7, #0]
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	68ba      	ldr	r2, [r7, #8]
 8012c82:	9202      	str	r2, [sp, #8]
 8012c84:	9301      	str	r3, [sp, #4]
 8012c86:	2300      	movs	r3, #0
 8012c88:	9300      	str	r3, [sp, #0]
 8012c8a:	2300      	movs	r3, #0
 8012c8c:	460a      	mov	r2, r1
 8012c8e:	4921      	ldr	r1, [pc, #132]	; (8012d14 <vTaskStartScheduler+0xb4>)
 8012c90:	4821      	ldr	r0, [pc, #132]	; (8012d18 <vTaskStartScheduler+0xb8>)
 8012c92:	f7ff fcc1 	bl	8012618 <xTaskCreateStatic>
 8012c96:	4603      	mov	r3, r0
 8012c98:	4a20      	ldr	r2, [pc, #128]	; (8012d1c <vTaskStartScheduler+0xbc>)
 8012c9a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012c9c:	4b1f      	ldr	r3, [pc, #124]	; (8012d1c <vTaskStartScheduler+0xbc>)
 8012c9e:	681b      	ldr	r3, [r3, #0]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d002      	beq.n	8012caa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012ca4:	2301      	movs	r3, #1
 8012ca6:	617b      	str	r3, [r7, #20]
 8012ca8:	e001      	b.n	8012cae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012caa:	2300      	movs	r3, #0
 8012cac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012cae:	697b      	ldr	r3, [r7, #20]
 8012cb0:	2b01      	cmp	r3, #1
 8012cb2:	d102      	bne.n	8012cba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012cb4:	f000 fdfa 	bl	80138ac <xTimerCreateTimerTask>
 8012cb8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012cba:	697b      	ldr	r3, [r7, #20]
 8012cbc:	2b01      	cmp	r3, #1
 8012cbe:	d116      	bne.n	8012cee <vTaskStartScheduler+0x8e>
	__asm volatile
 8012cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cc4:	f383 8811 	msr	BASEPRI, r3
 8012cc8:	f3bf 8f6f 	isb	sy
 8012ccc:	f3bf 8f4f 	dsb	sy
 8012cd0:	613b      	str	r3, [r7, #16]
}
 8012cd2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012cd4:	4b12      	ldr	r3, [pc, #72]	; (8012d20 <vTaskStartScheduler+0xc0>)
 8012cd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012cda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012cdc:	4b11      	ldr	r3, [pc, #68]	; (8012d24 <vTaskStartScheduler+0xc4>)
 8012cde:	2201      	movs	r2, #1
 8012ce0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012ce2:	4b11      	ldr	r3, [pc, #68]	; (8012d28 <vTaskStartScheduler+0xc8>)
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012ce8:	f001 f9ba 	bl	8014060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012cec:	e00e      	b.n	8012d0c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012cee:	697b      	ldr	r3, [r7, #20]
 8012cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012cf4:	d10a      	bne.n	8012d0c <vTaskStartScheduler+0xac>
	__asm volatile
 8012cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cfa:	f383 8811 	msr	BASEPRI, r3
 8012cfe:	f3bf 8f6f 	isb	sy
 8012d02:	f3bf 8f4f 	dsb	sy
 8012d06:	60fb      	str	r3, [r7, #12]
}
 8012d08:	bf00      	nop
 8012d0a:	e7fe      	b.n	8012d0a <vTaskStartScheduler+0xaa>
}
 8012d0c:	bf00      	nop
 8012d0e:	3718      	adds	r7, #24
 8012d10:	46bd      	mov	sp, r7
 8012d12:	bd80      	pop	{r7, pc}
 8012d14:	08019d84 	.word	0x08019d84
 8012d18:	08013345 	.word	0x08013345
 8012d1c:	200023d8 	.word	0x200023d8
 8012d20:	200023d4 	.word	0x200023d4
 8012d24:	200023c0 	.word	0x200023c0
 8012d28:	200023b8 	.word	0x200023b8

08012d2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012d2c:	b480      	push	{r7}
 8012d2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012d30:	4b04      	ldr	r3, [pc, #16]	; (8012d44 <vTaskSuspendAll+0x18>)
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	3301      	adds	r3, #1
 8012d36:	4a03      	ldr	r2, [pc, #12]	; (8012d44 <vTaskSuspendAll+0x18>)
 8012d38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012d3a:	bf00      	nop
 8012d3c:	46bd      	mov	sp, r7
 8012d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d42:	4770      	bx	lr
 8012d44:	200023dc 	.word	0x200023dc

08012d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012d48:	b580      	push	{r7, lr}
 8012d4a:	b084      	sub	sp, #16
 8012d4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012d4e:	2300      	movs	r3, #0
 8012d50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012d52:	2300      	movs	r3, #0
 8012d54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012d56:	4b42      	ldr	r3, [pc, #264]	; (8012e60 <xTaskResumeAll+0x118>)
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d10a      	bne.n	8012d74 <xTaskResumeAll+0x2c>
	__asm volatile
 8012d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d62:	f383 8811 	msr	BASEPRI, r3
 8012d66:	f3bf 8f6f 	isb	sy
 8012d6a:	f3bf 8f4f 	dsb	sy
 8012d6e:	603b      	str	r3, [r7, #0]
}
 8012d70:	bf00      	nop
 8012d72:	e7fe      	b.n	8012d72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012d74:	f001 fa16 	bl	80141a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012d78:	4b39      	ldr	r3, [pc, #228]	; (8012e60 <xTaskResumeAll+0x118>)
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	3b01      	subs	r3, #1
 8012d7e:	4a38      	ldr	r2, [pc, #224]	; (8012e60 <xTaskResumeAll+0x118>)
 8012d80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d82:	4b37      	ldr	r3, [pc, #220]	; (8012e60 <xTaskResumeAll+0x118>)
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d162      	bne.n	8012e50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012d8a:	4b36      	ldr	r3, [pc, #216]	; (8012e64 <xTaskResumeAll+0x11c>)
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d05e      	beq.n	8012e50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012d92:	e02f      	b.n	8012df4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d94:	4b34      	ldr	r3, [pc, #208]	; (8012e68 <xTaskResumeAll+0x120>)
 8012d96:	68db      	ldr	r3, [r3, #12]
 8012d98:	68db      	ldr	r3, [r3, #12]
 8012d9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	3318      	adds	r3, #24
 8012da0:	4618      	mov	r0, r3
 8012da2:	f7fe fc01 	bl	80115a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	3304      	adds	r3, #4
 8012daa:	4618      	mov	r0, r3
 8012dac:	f7fe fbfc 	bl	80115a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012db4:	4b2d      	ldr	r3, [pc, #180]	; (8012e6c <xTaskResumeAll+0x124>)
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	429a      	cmp	r2, r3
 8012dba:	d903      	bls.n	8012dc4 <xTaskResumeAll+0x7c>
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012dc0:	4a2a      	ldr	r2, [pc, #168]	; (8012e6c <xTaskResumeAll+0x124>)
 8012dc2:	6013      	str	r3, [r2, #0]
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012dc8:	4613      	mov	r3, r2
 8012dca:	009b      	lsls	r3, r3, #2
 8012dcc:	4413      	add	r3, r2
 8012dce:	009b      	lsls	r3, r3, #2
 8012dd0:	4a27      	ldr	r2, [pc, #156]	; (8012e70 <xTaskResumeAll+0x128>)
 8012dd2:	441a      	add	r2, r3
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	3304      	adds	r3, #4
 8012dd8:	4619      	mov	r1, r3
 8012dda:	4610      	mov	r0, r2
 8012ddc:	f7fe fb87 	bl	80114ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012de4:	4b23      	ldr	r3, [pc, #140]	; (8012e74 <xTaskResumeAll+0x12c>)
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012dea:	429a      	cmp	r2, r3
 8012dec:	d302      	bcc.n	8012df4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012dee:	4b22      	ldr	r3, [pc, #136]	; (8012e78 <xTaskResumeAll+0x130>)
 8012df0:	2201      	movs	r2, #1
 8012df2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012df4:	4b1c      	ldr	r3, [pc, #112]	; (8012e68 <xTaskResumeAll+0x120>)
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d1cb      	bne.n	8012d94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d001      	beq.n	8012e06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012e02:	f000 fb55 	bl	80134b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012e06:	4b1d      	ldr	r3, [pc, #116]	; (8012e7c <xTaskResumeAll+0x134>)
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d010      	beq.n	8012e34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012e12:	f000 f847 	bl	8012ea4 <xTaskIncrementTick>
 8012e16:	4603      	mov	r3, r0
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d002      	beq.n	8012e22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012e1c:	4b16      	ldr	r3, [pc, #88]	; (8012e78 <xTaskResumeAll+0x130>)
 8012e1e:	2201      	movs	r2, #1
 8012e20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	3b01      	subs	r3, #1
 8012e26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d1f1      	bne.n	8012e12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012e2e:	4b13      	ldr	r3, [pc, #76]	; (8012e7c <xTaskResumeAll+0x134>)
 8012e30:	2200      	movs	r2, #0
 8012e32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012e34:	4b10      	ldr	r3, [pc, #64]	; (8012e78 <xTaskResumeAll+0x130>)
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d009      	beq.n	8012e50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012e3c:	2301      	movs	r3, #1
 8012e3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012e40:	4b0f      	ldr	r3, [pc, #60]	; (8012e80 <xTaskResumeAll+0x138>)
 8012e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e46:	601a      	str	r2, [r3, #0]
 8012e48:	f3bf 8f4f 	dsb	sy
 8012e4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012e50:	f001 f9d8 	bl	8014204 <vPortExitCritical>

	return xAlreadyYielded;
 8012e54:	68bb      	ldr	r3, [r7, #8]
}
 8012e56:	4618      	mov	r0, r3
 8012e58:	3710      	adds	r7, #16
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	bd80      	pop	{r7, pc}
 8012e5e:	bf00      	nop
 8012e60:	200023dc 	.word	0x200023dc
 8012e64:	200023b4 	.word	0x200023b4
 8012e68:	20002374 	.word	0x20002374
 8012e6c:	200023bc 	.word	0x200023bc
 8012e70:	20001ee4 	.word	0x20001ee4
 8012e74:	20001ee0 	.word	0x20001ee0
 8012e78:	200023c8 	.word	0x200023c8
 8012e7c:	200023c4 	.word	0x200023c4
 8012e80:	e000ed04 	.word	0xe000ed04

08012e84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012e84:	b480      	push	{r7}
 8012e86:	b083      	sub	sp, #12
 8012e88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012e8a:	4b05      	ldr	r3, [pc, #20]	; (8012ea0 <xTaskGetTickCount+0x1c>)
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012e90:	687b      	ldr	r3, [r7, #4]
}
 8012e92:	4618      	mov	r0, r3
 8012e94:	370c      	adds	r7, #12
 8012e96:	46bd      	mov	sp, r7
 8012e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e9c:	4770      	bx	lr
 8012e9e:	bf00      	nop
 8012ea0:	200023b8 	.word	0x200023b8

08012ea4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b086      	sub	sp, #24
 8012ea8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012eaa:	2300      	movs	r3, #0
 8012eac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012eae:	4b4f      	ldr	r3, [pc, #316]	; (8012fec <xTaskIncrementTick+0x148>)
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	f040 808f 	bne.w	8012fd6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012eb8:	4b4d      	ldr	r3, [pc, #308]	; (8012ff0 <xTaskIncrementTick+0x14c>)
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	3301      	adds	r3, #1
 8012ebe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012ec0:	4a4b      	ldr	r2, [pc, #300]	; (8012ff0 <xTaskIncrementTick+0x14c>)
 8012ec2:	693b      	ldr	r3, [r7, #16]
 8012ec4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012ec6:	693b      	ldr	r3, [r7, #16]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d120      	bne.n	8012f0e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012ecc:	4b49      	ldr	r3, [pc, #292]	; (8012ff4 <xTaskIncrementTick+0x150>)
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d00a      	beq.n	8012eec <xTaskIncrementTick+0x48>
	__asm volatile
 8012ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012eda:	f383 8811 	msr	BASEPRI, r3
 8012ede:	f3bf 8f6f 	isb	sy
 8012ee2:	f3bf 8f4f 	dsb	sy
 8012ee6:	603b      	str	r3, [r7, #0]
}
 8012ee8:	bf00      	nop
 8012eea:	e7fe      	b.n	8012eea <xTaskIncrementTick+0x46>
 8012eec:	4b41      	ldr	r3, [pc, #260]	; (8012ff4 <xTaskIncrementTick+0x150>)
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	60fb      	str	r3, [r7, #12]
 8012ef2:	4b41      	ldr	r3, [pc, #260]	; (8012ff8 <xTaskIncrementTick+0x154>)
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	4a3f      	ldr	r2, [pc, #252]	; (8012ff4 <xTaskIncrementTick+0x150>)
 8012ef8:	6013      	str	r3, [r2, #0]
 8012efa:	4a3f      	ldr	r2, [pc, #252]	; (8012ff8 <xTaskIncrementTick+0x154>)
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	6013      	str	r3, [r2, #0]
 8012f00:	4b3e      	ldr	r3, [pc, #248]	; (8012ffc <xTaskIncrementTick+0x158>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	3301      	adds	r3, #1
 8012f06:	4a3d      	ldr	r2, [pc, #244]	; (8012ffc <xTaskIncrementTick+0x158>)
 8012f08:	6013      	str	r3, [r2, #0]
 8012f0a:	f000 fad1 	bl	80134b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012f0e:	4b3c      	ldr	r3, [pc, #240]	; (8013000 <xTaskIncrementTick+0x15c>)
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	693a      	ldr	r2, [r7, #16]
 8012f14:	429a      	cmp	r2, r3
 8012f16:	d349      	bcc.n	8012fac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012f18:	4b36      	ldr	r3, [pc, #216]	; (8012ff4 <xTaskIncrementTick+0x150>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	681b      	ldr	r3, [r3, #0]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d104      	bne.n	8012f2c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f22:	4b37      	ldr	r3, [pc, #220]	; (8013000 <xTaskIncrementTick+0x15c>)
 8012f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012f28:	601a      	str	r2, [r3, #0]
					break;
 8012f2a:	e03f      	b.n	8012fac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f2c:	4b31      	ldr	r3, [pc, #196]	; (8012ff4 <xTaskIncrementTick+0x150>)
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	68db      	ldr	r3, [r3, #12]
 8012f32:	68db      	ldr	r3, [r3, #12]
 8012f34:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012f36:	68bb      	ldr	r3, [r7, #8]
 8012f38:	685b      	ldr	r3, [r3, #4]
 8012f3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012f3c:	693a      	ldr	r2, [r7, #16]
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	429a      	cmp	r2, r3
 8012f42:	d203      	bcs.n	8012f4c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012f44:	4a2e      	ldr	r2, [pc, #184]	; (8013000 <xTaskIncrementTick+0x15c>)
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012f4a:	e02f      	b.n	8012fac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f4c:	68bb      	ldr	r3, [r7, #8]
 8012f4e:	3304      	adds	r3, #4
 8012f50:	4618      	mov	r0, r3
 8012f52:	f7fe fb29 	bl	80115a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012f56:	68bb      	ldr	r3, [r7, #8]
 8012f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d004      	beq.n	8012f68 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	3318      	adds	r3, #24
 8012f62:	4618      	mov	r0, r3
 8012f64:	f7fe fb20 	bl	80115a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f6c:	4b25      	ldr	r3, [pc, #148]	; (8013004 <xTaskIncrementTick+0x160>)
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	429a      	cmp	r2, r3
 8012f72:	d903      	bls.n	8012f7c <xTaskIncrementTick+0xd8>
 8012f74:	68bb      	ldr	r3, [r7, #8]
 8012f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f78:	4a22      	ldr	r2, [pc, #136]	; (8013004 <xTaskIncrementTick+0x160>)
 8012f7a:	6013      	str	r3, [r2, #0]
 8012f7c:	68bb      	ldr	r3, [r7, #8]
 8012f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f80:	4613      	mov	r3, r2
 8012f82:	009b      	lsls	r3, r3, #2
 8012f84:	4413      	add	r3, r2
 8012f86:	009b      	lsls	r3, r3, #2
 8012f88:	4a1f      	ldr	r2, [pc, #124]	; (8013008 <xTaskIncrementTick+0x164>)
 8012f8a:	441a      	add	r2, r3
 8012f8c:	68bb      	ldr	r3, [r7, #8]
 8012f8e:	3304      	adds	r3, #4
 8012f90:	4619      	mov	r1, r3
 8012f92:	4610      	mov	r0, r2
 8012f94:	f7fe faab 	bl	80114ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012f98:	68bb      	ldr	r3, [r7, #8]
 8012f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f9c:	4b1b      	ldr	r3, [pc, #108]	; (801300c <xTaskIncrementTick+0x168>)
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fa2:	429a      	cmp	r2, r3
 8012fa4:	d3b8      	bcc.n	8012f18 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8012fa6:	2301      	movs	r3, #1
 8012fa8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012faa:	e7b5      	b.n	8012f18 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012fac:	4b17      	ldr	r3, [pc, #92]	; (801300c <xTaskIncrementTick+0x168>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012fb2:	4915      	ldr	r1, [pc, #84]	; (8013008 <xTaskIncrementTick+0x164>)
 8012fb4:	4613      	mov	r3, r2
 8012fb6:	009b      	lsls	r3, r3, #2
 8012fb8:	4413      	add	r3, r2
 8012fba:	009b      	lsls	r3, r3, #2
 8012fbc:	440b      	add	r3, r1
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	2b01      	cmp	r3, #1
 8012fc2:	d901      	bls.n	8012fc8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012fc4:	2301      	movs	r3, #1
 8012fc6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012fc8:	4b11      	ldr	r3, [pc, #68]	; (8013010 <xTaskIncrementTick+0x16c>)
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d007      	beq.n	8012fe0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012fd0:	2301      	movs	r3, #1
 8012fd2:	617b      	str	r3, [r7, #20]
 8012fd4:	e004      	b.n	8012fe0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012fd6:	4b0f      	ldr	r3, [pc, #60]	; (8013014 <xTaskIncrementTick+0x170>)
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	3301      	adds	r3, #1
 8012fdc:	4a0d      	ldr	r2, [pc, #52]	; (8013014 <xTaskIncrementTick+0x170>)
 8012fde:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012fe0:	697b      	ldr	r3, [r7, #20]
}
 8012fe2:	4618      	mov	r0, r3
 8012fe4:	3718      	adds	r7, #24
 8012fe6:	46bd      	mov	sp, r7
 8012fe8:	bd80      	pop	{r7, pc}
 8012fea:	bf00      	nop
 8012fec:	200023dc 	.word	0x200023dc
 8012ff0:	200023b8 	.word	0x200023b8
 8012ff4:	2000236c 	.word	0x2000236c
 8012ff8:	20002370 	.word	0x20002370
 8012ffc:	200023cc 	.word	0x200023cc
 8013000:	200023d4 	.word	0x200023d4
 8013004:	200023bc 	.word	0x200023bc
 8013008:	20001ee4 	.word	0x20001ee4
 801300c:	20001ee0 	.word	0x20001ee0
 8013010:	200023c8 	.word	0x200023c8
 8013014:	200023c4 	.word	0x200023c4

08013018 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013018:	b480      	push	{r7}
 801301a:	b085      	sub	sp, #20
 801301c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801301e:	4b28      	ldr	r3, [pc, #160]	; (80130c0 <vTaskSwitchContext+0xa8>)
 8013020:	681b      	ldr	r3, [r3, #0]
 8013022:	2b00      	cmp	r3, #0
 8013024:	d003      	beq.n	801302e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013026:	4b27      	ldr	r3, [pc, #156]	; (80130c4 <vTaskSwitchContext+0xac>)
 8013028:	2201      	movs	r2, #1
 801302a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801302c:	e041      	b.n	80130b2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 801302e:	4b25      	ldr	r3, [pc, #148]	; (80130c4 <vTaskSwitchContext+0xac>)
 8013030:	2200      	movs	r2, #0
 8013032:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013034:	4b24      	ldr	r3, [pc, #144]	; (80130c8 <vTaskSwitchContext+0xb0>)
 8013036:	681b      	ldr	r3, [r3, #0]
 8013038:	60fb      	str	r3, [r7, #12]
 801303a:	e010      	b.n	801305e <vTaskSwitchContext+0x46>
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	2b00      	cmp	r3, #0
 8013040:	d10a      	bne.n	8013058 <vTaskSwitchContext+0x40>
	__asm volatile
 8013042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013046:	f383 8811 	msr	BASEPRI, r3
 801304a:	f3bf 8f6f 	isb	sy
 801304e:	f3bf 8f4f 	dsb	sy
 8013052:	607b      	str	r3, [r7, #4]
}
 8013054:	bf00      	nop
 8013056:	e7fe      	b.n	8013056 <vTaskSwitchContext+0x3e>
 8013058:	68fb      	ldr	r3, [r7, #12]
 801305a:	3b01      	subs	r3, #1
 801305c:	60fb      	str	r3, [r7, #12]
 801305e:	491b      	ldr	r1, [pc, #108]	; (80130cc <vTaskSwitchContext+0xb4>)
 8013060:	68fa      	ldr	r2, [r7, #12]
 8013062:	4613      	mov	r3, r2
 8013064:	009b      	lsls	r3, r3, #2
 8013066:	4413      	add	r3, r2
 8013068:	009b      	lsls	r3, r3, #2
 801306a:	440b      	add	r3, r1
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d0e4      	beq.n	801303c <vTaskSwitchContext+0x24>
 8013072:	68fa      	ldr	r2, [r7, #12]
 8013074:	4613      	mov	r3, r2
 8013076:	009b      	lsls	r3, r3, #2
 8013078:	4413      	add	r3, r2
 801307a:	009b      	lsls	r3, r3, #2
 801307c:	4a13      	ldr	r2, [pc, #76]	; (80130cc <vTaskSwitchContext+0xb4>)
 801307e:	4413      	add	r3, r2
 8013080:	60bb      	str	r3, [r7, #8]
 8013082:	68bb      	ldr	r3, [r7, #8]
 8013084:	685b      	ldr	r3, [r3, #4]
 8013086:	685a      	ldr	r2, [r3, #4]
 8013088:	68bb      	ldr	r3, [r7, #8]
 801308a:	605a      	str	r2, [r3, #4]
 801308c:	68bb      	ldr	r3, [r7, #8]
 801308e:	685a      	ldr	r2, [r3, #4]
 8013090:	68bb      	ldr	r3, [r7, #8]
 8013092:	3308      	adds	r3, #8
 8013094:	429a      	cmp	r2, r3
 8013096:	d104      	bne.n	80130a2 <vTaskSwitchContext+0x8a>
 8013098:	68bb      	ldr	r3, [r7, #8]
 801309a:	685b      	ldr	r3, [r3, #4]
 801309c:	685a      	ldr	r2, [r3, #4]
 801309e:	68bb      	ldr	r3, [r7, #8]
 80130a0:	605a      	str	r2, [r3, #4]
 80130a2:	68bb      	ldr	r3, [r7, #8]
 80130a4:	685b      	ldr	r3, [r3, #4]
 80130a6:	68db      	ldr	r3, [r3, #12]
 80130a8:	4a09      	ldr	r2, [pc, #36]	; (80130d0 <vTaskSwitchContext+0xb8>)
 80130aa:	6013      	str	r3, [r2, #0]
 80130ac:	4a06      	ldr	r2, [pc, #24]	; (80130c8 <vTaskSwitchContext+0xb0>)
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	6013      	str	r3, [r2, #0]
}
 80130b2:	bf00      	nop
 80130b4:	3714      	adds	r7, #20
 80130b6:	46bd      	mov	sp, r7
 80130b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130bc:	4770      	bx	lr
 80130be:	bf00      	nop
 80130c0:	200023dc 	.word	0x200023dc
 80130c4:	200023c8 	.word	0x200023c8
 80130c8:	200023bc 	.word	0x200023bc
 80130cc:	20001ee4 	.word	0x20001ee4
 80130d0:	20001ee0 	.word	0x20001ee0

080130d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b084      	sub	sp, #16
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
 80130dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d10a      	bne.n	80130fa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80130e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130e8:	f383 8811 	msr	BASEPRI, r3
 80130ec:	f3bf 8f6f 	isb	sy
 80130f0:	f3bf 8f4f 	dsb	sy
 80130f4:	60fb      	str	r3, [r7, #12]
}
 80130f6:	bf00      	nop
 80130f8:	e7fe      	b.n	80130f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80130fa:	4b07      	ldr	r3, [pc, #28]	; (8013118 <vTaskPlaceOnEventList+0x44>)
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	3318      	adds	r3, #24
 8013100:	4619      	mov	r1, r3
 8013102:	6878      	ldr	r0, [r7, #4]
 8013104:	f7fe fa17 	bl	8011536 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013108:	2101      	movs	r1, #1
 801310a:	6838      	ldr	r0, [r7, #0]
 801310c:	f000 fb7a 	bl	8013804 <prvAddCurrentTaskToDelayedList>
}
 8013110:	bf00      	nop
 8013112:	3710      	adds	r7, #16
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}
 8013118:	20001ee0 	.word	0x20001ee0

0801311c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801311c:	b580      	push	{r7, lr}
 801311e:	b086      	sub	sp, #24
 8013120:	af00      	add	r7, sp, #0
 8013122:	60f8      	str	r0, [r7, #12]
 8013124:	60b9      	str	r1, [r7, #8]
 8013126:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d10a      	bne.n	8013144 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801312e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013132:	f383 8811 	msr	BASEPRI, r3
 8013136:	f3bf 8f6f 	isb	sy
 801313a:	f3bf 8f4f 	dsb	sy
 801313e:	617b      	str	r3, [r7, #20]
}
 8013140:	bf00      	nop
 8013142:	e7fe      	b.n	8013142 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013144:	4b0a      	ldr	r3, [pc, #40]	; (8013170 <vTaskPlaceOnEventListRestricted+0x54>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	3318      	adds	r3, #24
 801314a:	4619      	mov	r1, r3
 801314c:	68f8      	ldr	r0, [r7, #12]
 801314e:	f7fe f9ce 	bl	80114ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d002      	beq.n	801315e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8013158:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801315c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801315e:	6879      	ldr	r1, [r7, #4]
 8013160:	68b8      	ldr	r0, [r7, #8]
 8013162:	f000 fb4f 	bl	8013804 <prvAddCurrentTaskToDelayedList>
	}
 8013166:	bf00      	nop
 8013168:	3718      	adds	r7, #24
 801316a:	46bd      	mov	sp, r7
 801316c:	bd80      	pop	{r7, pc}
 801316e:	bf00      	nop
 8013170:	20001ee0 	.word	0x20001ee0

08013174 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013174:	b580      	push	{r7, lr}
 8013176:	b086      	sub	sp, #24
 8013178:	af00      	add	r7, sp, #0
 801317a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	68db      	ldr	r3, [r3, #12]
 8013180:	68db      	ldr	r3, [r3, #12]
 8013182:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013184:	693b      	ldr	r3, [r7, #16]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d10a      	bne.n	80131a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801318a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801318e:	f383 8811 	msr	BASEPRI, r3
 8013192:	f3bf 8f6f 	isb	sy
 8013196:	f3bf 8f4f 	dsb	sy
 801319a:	60fb      	str	r3, [r7, #12]
}
 801319c:	bf00      	nop
 801319e:	e7fe      	b.n	801319e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80131a0:	693b      	ldr	r3, [r7, #16]
 80131a2:	3318      	adds	r3, #24
 80131a4:	4618      	mov	r0, r3
 80131a6:	f7fe f9ff 	bl	80115a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80131aa:	4b1e      	ldr	r3, [pc, #120]	; (8013224 <xTaskRemoveFromEventList+0xb0>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d11d      	bne.n	80131ee <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80131b2:	693b      	ldr	r3, [r7, #16]
 80131b4:	3304      	adds	r3, #4
 80131b6:	4618      	mov	r0, r3
 80131b8:	f7fe f9f6 	bl	80115a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80131bc:	693b      	ldr	r3, [r7, #16]
 80131be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131c0:	4b19      	ldr	r3, [pc, #100]	; (8013228 <xTaskRemoveFromEventList+0xb4>)
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	429a      	cmp	r2, r3
 80131c6:	d903      	bls.n	80131d0 <xTaskRemoveFromEventList+0x5c>
 80131c8:	693b      	ldr	r3, [r7, #16]
 80131ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131cc:	4a16      	ldr	r2, [pc, #88]	; (8013228 <xTaskRemoveFromEventList+0xb4>)
 80131ce:	6013      	str	r3, [r2, #0]
 80131d0:	693b      	ldr	r3, [r7, #16]
 80131d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131d4:	4613      	mov	r3, r2
 80131d6:	009b      	lsls	r3, r3, #2
 80131d8:	4413      	add	r3, r2
 80131da:	009b      	lsls	r3, r3, #2
 80131dc:	4a13      	ldr	r2, [pc, #76]	; (801322c <xTaskRemoveFromEventList+0xb8>)
 80131de:	441a      	add	r2, r3
 80131e0:	693b      	ldr	r3, [r7, #16]
 80131e2:	3304      	adds	r3, #4
 80131e4:	4619      	mov	r1, r3
 80131e6:	4610      	mov	r0, r2
 80131e8:	f7fe f981 	bl	80114ee <vListInsertEnd>
 80131ec:	e005      	b.n	80131fa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80131ee:	693b      	ldr	r3, [r7, #16]
 80131f0:	3318      	adds	r3, #24
 80131f2:	4619      	mov	r1, r3
 80131f4:	480e      	ldr	r0, [pc, #56]	; (8013230 <xTaskRemoveFromEventList+0xbc>)
 80131f6:	f7fe f97a 	bl	80114ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80131fa:	693b      	ldr	r3, [r7, #16]
 80131fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131fe:	4b0d      	ldr	r3, [pc, #52]	; (8013234 <xTaskRemoveFromEventList+0xc0>)
 8013200:	681b      	ldr	r3, [r3, #0]
 8013202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013204:	429a      	cmp	r2, r3
 8013206:	d905      	bls.n	8013214 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013208:	2301      	movs	r3, #1
 801320a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801320c:	4b0a      	ldr	r3, [pc, #40]	; (8013238 <xTaskRemoveFromEventList+0xc4>)
 801320e:	2201      	movs	r2, #1
 8013210:	601a      	str	r2, [r3, #0]
 8013212:	e001      	b.n	8013218 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8013214:	2300      	movs	r3, #0
 8013216:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013218:	697b      	ldr	r3, [r7, #20]
}
 801321a:	4618      	mov	r0, r3
 801321c:	3718      	adds	r7, #24
 801321e:	46bd      	mov	sp, r7
 8013220:	bd80      	pop	{r7, pc}
 8013222:	bf00      	nop
 8013224:	200023dc 	.word	0x200023dc
 8013228:	200023bc 	.word	0x200023bc
 801322c:	20001ee4 	.word	0x20001ee4
 8013230:	20002374 	.word	0x20002374
 8013234:	20001ee0 	.word	0x20001ee0
 8013238:	200023c8 	.word	0x200023c8

0801323c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801323c:	b480      	push	{r7}
 801323e:	b083      	sub	sp, #12
 8013240:	af00      	add	r7, sp, #0
 8013242:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013244:	4b06      	ldr	r3, [pc, #24]	; (8013260 <vTaskInternalSetTimeOutState+0x24>)
 8013246:	681a      	ldr	r2, [r3, #0]
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801324c:	4b05      	ldr	r3, [pc, #20]	; (8013264 <vTaskInternalSetTimeOutState+0x28>)
 801324e:	681a      	ldr	r2, [r3, #0]
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	605a      	str	r2, [r3, #4]
}
 8013254:	bf00      	nop
 8013256:	370c      	adds	r7, #12
 8013258:	46bd      	mov	sp, r7
 801325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801325e:	4770      	bx	lr
 8013260:	200023cc 	.word	0x200023cc
 8013264:	200023b8 	.word	0x200023b8

08013268 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013268:	b580      	push	{r7, lr}
 801326a:	b088      	sub	sp, #32
 801326c:	af00      	add	r7, sp, #0
 801326e:	6078      	str	r0, [r7, #4]
 8013270:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	2b00      	cmp	r3, #0
 8013276:	d10a      	bne.n	801328e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8013278:	f04f 0350 	mov.w	r3, #80	; 0x50
 801327c:	f383 8811 	msr	BASEPRI, r3
 8013280:	f3bf 8f6f 	isb	sy
 8013284:	f3bf 8f4f 	dsb	sy
 8013288:	613b      	str	r3, [r7, #16]
}
 801328a:	bf00      	nop
 801328c:	e7fe      	b.n	801328c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801328e:	683b      	ldr	r3, [r7, #0]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d10a      	bne.n	80132aa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8013294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013298:	f383 8811 	msr	BASEPRI, r3
 801329c:	f3bf 8f6f 	isb	sy
 80132a0:	f3bf 8f4f 	dsb	sy
 80132a4:	60fb      	str	r3, [r7, #12]
}
 80132a6:	bf00      	nop
 80132a8:	e7fe      	b.n	80132a8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80132aa:	f000 ff7b 	bl	80141a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80132ae:	4b1d      	ldr	r3, [pc, #116]	; (8013324 <xTaskCheckForTimeOut+0xbc>)
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	685b      	ldr	r3, [r3, #4]
 80132b8:	69ba      	ldr	r2, [r7, #24]
 80132ba:	1ad3      	subs	r3, r2, r3
 80132bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80132be:	683b      	ldr	r3, [r7, #0]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80132c6:	d102      	bne.n	80132ce <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80132c8:	2300      	movs	r3, #0
 80132ca:	61fb      	str	r3, [r7, #28]
 80132cc:	e023      	b.n	8013316 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	681a      	ldr	r2, [r3, #0]
 80132d2:	4b15      	ldr	r3, [pc, #84]	; (8013328 <xTaskCheckForTimeOut+0xc0>)
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	429a      	cmp	r2, r3
 80132d8:	d007      	beq.n	80132ea <xTaskCheckForTimeOut+0x82>
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	685b      	ldr	r3, [r3, #4]
 80132de:	69ba      	ldr	r2, [r7, #24]
 80132e0:	429a      	cmp	r2, r3
 80132e2:	d302      	bcc.n	80132ea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80132e4:	2301      	movs	r3, #1
 80132e6:	61fb      	str	r3, [r7, #28]
 80132e8:	e015      	b.n	8013316 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80132ea:	683b      	ldr	r3, [r7, #0]
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	697a      	ldr	r2, [r7, #20]
 80132f0:	429a      	cmp	r2, r3
 80132f2:	d20b      	bcs.n	801330c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80132f4:	683b      	ldr	r3, [r7, #0]
 80132f6:	681a      	ldr	r2, [r3, #0]
 80132f8:	697b      	ldr	r3, [r7, #20]
 80132fa:	1ad2      	subs	r2, r2, r3
 80132fc:	683b      	ldr	r3, [r7, #0]
 80132fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013300:	6878      	ldr	r0, [r7, #4]
 8013302:	f7ff ff9b 	bl	801323c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013306:	2300      	movs	r3, #0
 8013308:	61fb      	str	r3, [r7, #28]
 801330a:	e004      	b.n	8013316 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801330c:	683b      	ldr	r3, [r7, #0]
 801330e:	2200      	movs	r2, #0
 8013310:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013312:	2301      	movs	r3, #1
 8013314:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013316:	f000 ff75 	bl	8014204 <vPortExitCritical>

	return xReturn;
 801331a:	69fb      	ldr	r3, [r7, #28]
}
 801331c:	4618      	mov	r0, r3
 801331e:	3720      	adds	r7, #32
 8013320:	46bd      	mov	sp, r7
 8013322:	bd80      	pop	{r7, pc}
 8013324:	200023b8 	.word	0x200023b8
 8013328:	200023cc 	.word	0x200023cc

0801332c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801332c:	b480      	push	{r7}
 801332e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013330:	4b03      	ldr	r3, [pc, #12]	; (8013340 <vTaskMissedYield+0x14>)
 8013332:	2201      	movs	r2, #1
 8013334:	601a      	str	r2, [r3, #0]
}
 8013336:	bf00      	nop
 8013338:	46bd      	mov	sp, r7
 801333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801333e:	4770      	bx	lr
 8013340:	200023c8 	.word	0x200023c8

08013344 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013344:	b580      	push	{r7, lr}
 8013346:	b082      	sub	sp, #8
 8013348:	af00      	add	r7, sp, #0
 801334a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801334c:	f000 f852 	bl	80133f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013350:	4b06      	ldr	r3, [pc, #24]	; (801336c <prvIdleTask+0x28>)
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	2b01      	cmp	r3, #1
 8013356:	d9f9      	bls.n	801334c <prvIdleTask+0x8>
			{
				taskYIELD();
 8013358:	4b05      	ldr	r3, [pc, #20]	; (8013370 <prvIdleTask+0x2c>)
 801335a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801335e:	601a      	str	r2, [r3, #0]
 8013360:	f3bf 8f4f 	dsb	sy
 8013364:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013368:	e7f0      	b.n	801334c <prvIdleTask+0x8>
 801336a:	bf00      	nop
 801336c:	20001ee4 	.word	0x20001ee4
 8013370:	e000ed04 	.word	0xe000ed04

08013374 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013374:	b580      	push	{r7, lr}
 8013376:	b082      	sub	sp, #8
 8013378:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801337a:	2300      	movs	r3, #0
 801337c:	607b      	str	r3, [r7, #4]
 801337e:	e00c      	b.n	801339a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013380:	687a      	ldr	r2, [r7, #4]
 8013382:	4613      	mov	r3, r2
 8013384:	009b      	lsls	r3, r3, #2
 8013386:	4413      	add	r3, r2
 8013388:	009b      	lsls	r3, r3, #2
 801338a:	4a12      	ldr	r2, [pc, #72]	; (80133d4 <prvInitialiseTaskLists+0x60>)
 801338c:	4413      	add	r3, r2
 801338e:	4618      	mov	r0, r3
 8013390:	f7fe f880 	bl	8011494 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	3301      	adds	r3, #1
 8013398:	607b      	str	r3, [r7, #4]
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2b37      	cmp	r3, #55	; 0x37
 801339e:	d9ef      	bls.n	8013380 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80133a0:	480d      	ldr	r0, [pc, #52]	; (80133d8 <prvInitialiseTaskLists+0x64>)
 80133a2:	f7fe f877 	bl	8011494 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80133a6:	480d      	ldr	r0, [pc, #52]	; (80133dc <prvInitialiseTaskLists+0x68>)
 80133a8:	f7fe f874 	bl	8011494 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80133ac:	480c      	ldr	r0, [pc, #48]	; (80133e0 <prvInitialiseTaskLists+0x6c>)
 80133ae:	f7fe f871 	bl	8011494 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80133b2:	480c      	ldr	r0, [pc, #48]	; (80133e4 <prvInitialiseTaskLists+0x70>)
 80133b4:	f7fe f86e 	bl	8011494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80133b8:	480b      	ldr	r0, [pc, #44]	; (80133e8 <prvInitialiseTaskLists+0x74>)
 80133ba:	f7fe f86b 	bl	8011494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80133be:	4b0b      	ldr	r3, [pc, #44]	; (80133ec <prvInitialiseTaskLists+0x78>)
 80133c0:	4a05      	ldr	r2, [pc, #20]	; (80133d8 <prvInitialiseTaskLists+0x64>)
 80133c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80133c4:	4b0a      	ldr	r3, [pc, #40]	; (80133f0 <prvInitialiseTaskLists+0x7c>)
 80133c6:	4a05      	ldr	r2, [pc, #20]	; (80133dc <prvInitialiseTaskLists+0x68>)
 80133c8:	601a      	str	r2, [r3, #0]
}
 80133ca:	bf00      	nop
 80133cc:	3708      	adds	r7, #8
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd80      	pop	{r7, pc}
 80133d2:	bf00      	nop
 80133d4:	20001ee4 	.word	0x20001ee4
 80133d8:	20002344 	.word	0x20002344
 80133dc:	20002358 	.word	0x20002358
 80133e0:	20002374 	.word	0x20002374
 80133e4:	20002388 	.word	0x20002388
 80133e8:	200023a0 	.word	0x200023a0
 80133ec:	2000236c 	.word	0x2000236c
 80133f0:	20002370 	.word	0x20002370

080133f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b082      	sub	sp, #8
 80133f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80133fa:	e019      	b.n	8013430 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80133fc:	f000 fed2 	bl	80141a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013400:	4b10      	ldr	r3, [pc, #64]	; (8013444 <prvCheckTasksWaitingTermination+0x50>)
 8013402:	68db      	ldr	r3, [r3, #12]
 8013404:	68db      	ldr	r3, [r3, #12]
 8013406:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	3304      	adds	r3, #4
 801340c:	4618      	mov	r0, r3
 801340e:	f7fe f8cb 	bl	80115a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013412:	4b0d      	ldr	r3, [pc, #52]	; (8013448 <prvCheckTasksWaitingTermination+0x54>)
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	3b01      	subs	r3, #1
 8013418:	4a0b      	ldr	r2, [pc, #44]	; (8013448 <prvCheckTasksWaitingTermination+0x54>)
 801341a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801341c:	4b0b      	ldr	r3, [pc, #44]	; (801344c <prvCheckTasksWaitingTermination+0x58>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	3b01      	subs	r3, #1
 8013422:	4a0a      	ldr	r2, [pc, #40]	; (801344c <prvCheckTasksWaitingTermination+0x58>)
 8013424:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013426:	f000 feed 	bl	8014204 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801342a:	6878      	ldr	r0, [r7, #4]
 801342c:	f000 f810 	bl	8013450 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013430:	4b06      	ldr	r3, [pc, #24]	; (801344c <prvCheckTasksWaitingTermination+0x58>)
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	2b00      	cmp	r3, #0
 8013436:	d1e1      	bne.n	80133fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013438:	bf00      	nop
 801343a:	bf00      	nop
 801343c:	3708      	adds	r7, #8
 801343e:	46bd      	mov	sp, r7
 8013440:	bd80      	pop	{r7, pc}
 8013442:	bf00      	nop
 8013444:	20002388 	.word	0x20002388
 8013448:	200023b4 	.word	0x200023b4
 801344c:	2000239c 	.word	0x2000239c

08013450 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013450:	b580      	push	{r7, lr}
 8013452:	b084      	sub	sp, #16
 8013454:	af00      	add	r7, sp, #0
 8013456:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801345e:	2b00      	cmp	r3, #0
 8013460:	d108      	bne.n	8013474 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013466:	4618      	mov	r0, r3
 8013468:	f001 f88a 	bl	8014580 <vPortFree>
				vPortFree( pxTCB );
 801346c:	6878      	ldr	r0, [r7, #4]
 801346e:	f001 f887 	bl	8014580 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013472:	e018      	b.n	80134a6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801347a:	2b01      	cmp	r3, #1
 801347c:	d103      	bne.n	8013486 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801347e:	6878      	ldr	r0, [r7, #4]
 8013480:	f001 f87e 	bl	8014580 <vPortFree>
	}
 8013484:	e00f      	b.n	80134a6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801348c:	2b02      	cmp	r3, #2
 801348e:	d00a      	beq.n	80134a6 <prvDeleteTCB+0x56>
	__asm volatile
 8013490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013494:	f383 8811 	msr	BASEPRI, r3
 8013498:	f3bf 8f6f 	isb	sy
 801349c:	f3bf 8f4f 	dsb	sy
 80134a0:	60fb      	str	r3, [r7, #12]
}
 80134a2:	bf00      	nop
 80134a4:	e7fe      	b.n	80134a4 <prvDeleteTCB+0x54>
	}
 80134a6:	bf00      	nop
 80134a8:	3710      	adds	r7, #16
 80134aa:	46bd      	mov	sp, r7
 80134ac:	bd80      	pop	{r7, pc}
	...

080134b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80134b0:	b480      	push	{r7}
 80134b2:	b083      	sub	sp, #12
 80134b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80134b6:	4b0c      	ldr	r3, [pc, #48]	; (80134e8 <prvResetNextTaskUnblockTime+0x38>)
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d104      	bne.n	80134ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80134c0:	4b0a      	ldr	r3, [pc, #40]	; (80134ec <prvResetNextTaskUnblockTime+0x3c>)
 80134c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80134c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80134c8:	e008      	b.n	80134dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80134ca:	4b07      	ldr	r3, [pc, #28]	; (80134e8 <prvResetNextTaskUnblockTime+0x38>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	68db      	ldr	r3, [r3, #12]
 80134d0:	68db      	ldr	r3, [r3, #12]
 80134d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	685b      	ldr	r3, [r3, #4]
 80134d8:	4a04      	ldr	r2, [pc, #16]	; (80134ec <prvResetNextTaskUnblockTime+0x3c>)
 80134da:	6013      	str	r3, [r2, #0]
}
 80134dc:	bf00      	nop
 80134de:	370c      	adds	r7, #12
 80134e0:	46bd      	mov	sp, r7
 80134e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134e6:	4770      	bx	lr
 80134e8:	2000236c 	.word	0x2000236c
 80134ec:	200023d4 	.word	0x200023d4

080134f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80134f0:	b480      	push	{r7}
 80134f2:	b083      	sub	sp, #12
 80134f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80134f6:	4b0b      	ldr	r3, [pc, #44]	; (8013524 <xTaskGetSchedulerState+0x34>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d102      	bne.n	8013504 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80134fe:	2301      	movs	r3, #1
 8013500:	607b      	str	r3, [r7, #4]
 8013502:	e008      	b.n	8013516 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013504:	4b08      	ldr	r3, [pc, #32]	; (8013528 <xTaskGetSchedulerState+0x38>)
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	2b00      	cmp	r3, #0
 801350a:	d102      	bne.n	8013512 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801350c:	2302      	movs	r3, #2
 801350e:	607b      	str	r3, [r7, #4]
 8013510:	e001      	b.n	8013516 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013512:	2300      	movs	r3, #0
 8013514:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013516:	687b      	ldr	r3, [r7, #4]
	}
 8013518:	4618      	mov	r0, r3
 801351a:	370c      	adds	r7, #12
 801351c:	46bd      	mov	sp, r7
 801351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013522:	4770      	bx	lr
 8013524:	200023c0 	.word	0x200023c0
 8013528:	200023dc 	.word	0x200023dc

0801352c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801352c:	b580      	push	{r7, lr}
 801352e:	b084      	sub	sp, #16
 8013530:	af00      	add	r7, sp, #0
 8013532:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013538:	2300      	movs	r3, #0
 801353a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	2b00      	cmp	r3, #0
 8013540:	d051      	beq.n	80135e6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8013542:	68bb      	ldr	r3, [r7, #8]
 8013544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013546:	4b2a      	ldr	r3, [pc, #168]	; (80135f0 <xTaskPriorityInherit+0xc4>)
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801354c:	429a      	cmp	r2, r3
 801354e:	d241      	bcs.n	80135d4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013550:	68bb      	ldr	r3, [r7, #8]
 8013552:	699b      	ldr	r3, [r3, #24]
 8013554:	2b00      	cmp	r3, #0
 8013556:	db06      	blt.n	8013566 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013558:	4b25      	ldr	r3, [pc, #148]	; (80135f0 <xTaskPriorityInherit+0xc4>)
 801355a:	681b      	ldr	r3, [r3, #0]
 801355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801355e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013562:	68bb      	ldr	r3, [r7, #8]
 8013564:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013566:	68bb      	ldr	r3, [r7, #8]
 8013568:	6959      	ldr	r1, [r3, #20]
 801356a:	68bb      	ldr	r3, [r7, #8]
 801356c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801356e:	4613      	mov	r3, r2
 8013570:	009b      	lsls	r3, r3, #2
 8013572:	4413      	add	r3, r2
 8013574:	009b      	lsls	r3, r3, #2
 8013576:	4a1f      	ldr	r2, [pc, #124]	; (80135f4 <xTaskPriorityInherit+0xc8>)
 8013578:	4413      	add	r3, r2
 801357a:	4299      	cmp	r1, r3
 801357c:	d122      	bne.n	80135c4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801357e:	68bb      	ldr	r3, [r7, #8]
 8013580:	3304      	adds	r3, #4
 8013582:	4618      	mov	r0, r3
 8013584:	f7fe f810 	bl	80115a8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013588:	4b19      	ldr	r3, [pc, #100]	; (80135f0 <xTaskPriorityInherit+0xc4>)
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801358e:	68bb      	ldr	r3, [r7, #8]
 8013590:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8013592:	68bb      	ldr	r3, [r7, #8]
 8013594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013596:	4b18      	ldr	r3, [pc, #96]	; (80135f8 <xTaskPriorityInherit+0xcc>)
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	429a      	cmp	r2, r3
 801359c:	d903      	bls.n	80135a6 <xTaskPriorityInherit+0x7a>
 801359e:	68bb      	ldr	r3, [r7, #8]
 80135a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135a2:	4a15      	ldr	r2, [pc, #84]	; (80135f8 <xTaskPriorityInherit+0xcc>)
 80135a4:	6013      	str	r3, [r2, #0]
 80135a6:	68bb      	ldr	r3, [r7, #8]
 80135a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80135aa:	4613      	mov	r3, r2
 80135ac:	009b      	lsls	r3, r3, #2
 80135ae:	4413      	add	r3, r2
 80135b0:	009b      	lsls	r3, r3, #2
 80135b2:	4a10      	ldr	r2, [pc, #64]	; (80135f4 <xTaskPriorityInherit+0xc8>)
 80135b4:	441a      	add	r2, r3
 80135b6:	68bb      	ldr	r3, [r7, #8]
 80135b8:	3304      	adds	r3, #4
 80135ba:	4619      	mov	r1, r3
 80135bc:	4610      	mov	r0, r2
 80135be:	f7fd ff96 	bl	80114ee <vListInsertEnd>
 80135c2:	e004      	b.n	80135ce <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80135c4:	4b0a      	ldr	r3, [pc, #40]	; (80135f0 <xTaskPriorityInherit+0xc4>)
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80135ca:	68bb      	ldr	r3, [r7, #8]
 80135cc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80135ce:	2301      	movs	r3, #1
 80135d0:	60fb      	str	r3, [r7, #12]
 80135d2:	e008      	b.n	80135e6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80135d4:	68bb      	ldr	r3, [r7, #8]
 80135d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80135d8:	4b05      	ldr	r3, [pc, #20]	; (80135f0 <xTaskPriorityInherit+0xc4>)
 80135da:	681b      	ldr	r3, [r3, #0]
 80135dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135de:	429a      	cmp	r2, r3
 80135e0:	d201      	bcs.n	80135e6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80135e2:	2301      	movs	r3, #1
 80135e4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80135e6:	68fb      	ldr	r3, [r7, #12]
	}
 80135e8:	4618      	mov	r0, r3
 80135ea:	3710      	adds	r7, #16
 80135ec:	46bd      	mov	sp, r7
 80135ee:	bd80      	pop	{r7, pc}
 80135f0:	20001ee0 	.word	0x20001ee0
 80135f4:	20001ee4 	.word	0x20001ee4
 80135f8:	200023bc 	.word	0x200023bc

080135fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b086      	sub	sp, #24
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013608:	2300      	movs	r3, #0
 801360a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	2b00      	cmp	r3, #0
 8013610:	d056      	beq.n	80136c0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013612:	4b2e      	ldr	r3, [pc, #184]	; (80136cc <xTaskPriorityDisinherit+0xd0>)
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	693a      	ldr	r2, [r7, #16]
 8013618:	429a      	cmp	r2, r3
 801361a:	d00a      	beq.n	8013632 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801361c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013620:	f383 8811 	msr	BASEPRI, r3
 8013624:	f3bf 8f6f 	isb	sy
 8013628:	f3bf 8f4f 	dsb	sy
 801362c:	60fb      	str	r3, [r7, #12]
}
 801362e:	bf00      	nop
 8013630:	e7fe      	b.n	8013630 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8013632:	693b      	ldr	r3, [r7, #16]
 8013634:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013636:	2b00      	cmp	r3, #0
 8013638:	d10a      	bne.n	8013650 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801363a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801363e:	f383 8811 	msr	BASEPRI, r3
 8013642:	f3bf 8f6f 	isb	sy
 8013646:	f3bf 8f4f 	dsb	sy
 801364a:	60bb      	str	r3, [r7, #8]
}
 801364c:	bf00      	nop
 801364e:	e7fe      	b.n	801364e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8013650:	693b      	ldr	r3, [r7, #16]
 8013652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013654:	1e5a      	subs	r2, r3, #1
 8013656:	693b      	ldr	r3, [r7, #16]
 8013658:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801365a:	693b      	ldr	r3, [r7, #16]
 801365c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801365e:	693b      	ldr	r3, [r7, #16]
 8013660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013662:	429a      	cmp	r2, r3
 8013664:	d02c      	beq.n	80136c0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801366a:	2b00      	cmp	r3, #0
 801366c:	d128      	bne.n	80136c0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801366e:	693b      	ldr	r3, [r7, #16]
 8013670:	3304      	adds	r3, #4
 8013672:	4618      	mov	r0, r3
 8013674:	f7fd ff98 	bl	80115a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801367c:	693b      	ldr	r3, [r7, #16]
 801367e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013680:	693b      	ldr	r3, [r7, #16]
 8013682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013684:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013688:	693b      	ldr	r3, [r7, #16]
 801368a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801368c:	693b      	ldr	r3, [r7, #16]
 801368e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013690:	4b0f      	ldr	r3, [pc, #60]	; (80136d0 <xTaskPriorityDisinherit+0xd4>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	429a      	cmp	r2, r3
 8013696:	d903      	bls.n	80136a0 <xTaskPriorityDisinherit+0xa4>
 8013698:	693b      	ldr	r3, [r7, #16]
 801369a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801369c:	4a0c      	ldr	r2, [pc, #48]	; (80136d0 <xTaskPriorityDisinherit+0xd4>)
 801369e:	6013      	str	r3, [r2, #0]
 80136a0:	693b      	ldr	r3, [r7, #16]
 80136a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80136a4:	4613      	mov	r3, r2
 80136a6:	009b      	lsls	r3, r3, #2
 80136a8:	4413      	add	r3, r2
 80136aa:	009b      	lsls	r3, r3, #2
 80136ac:	4a09      	ldr	r2, [pc, #36]	; (80136d4 <xTaskPriorityDisinherit+0xd8>)
 80136ae:	441a      	add	r2, r3
 80136b0:	693b      	ldr	r3, [r7, #16]
 80136b2:	3304      	adds	r3, #4
 80136b4:	4619      	mov	r1, r3
 80136b6:	4610      	mov	r0, r2
 80136b8:	f7fd ff19 	bl	80114ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80136bc:	2301      	movs	r3, #1
 80136be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80136c0:	697b      	ldr	r3, [r7, #20]
	}
 80136c2:	4618      	mov	r0, r3
 80136c4:	3718      	adds	r7, #24
 80136c6:	46bd      	mov	sp, r7
 80136c8:	bd80      	pop	{r7, pc}
 80136ca:	bf00      	nop
 80136cc:	20001ee0 	.word	0x20001ee0
 80136d0:	200023bc 	.word	0x200023bc
 80136d4:	20001ee4 	.word	0x20001ee4

080136d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80136d8:	b580      	push	{r7, lr}
 80136da:	b088      	sub	sp, #32
 80136dc:	af00      	add	r7, sp, #0
 80136de:	6078      	str	r0, [r7, #4]
 80136e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80136e6:	2301      	movs	r3, #1
 80136e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d06a      	beq.n	80137c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80136f0:	69bb      	ldr	r3, [r7, #24]
 80136f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d10a      	bne.n	801370e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80136f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136fc:	f383 8811 	msr	BASEPRI, r3
 8013700:	f3bf 8f6f 	isb	sy
 8013704:	f3bf 8f4f 	dsb	sy
 8013708:	60fb      	str	r3, [r7, #12]
}
 801370a:	bf00      	nop
 801370c:	e7fe      	b.n	801370c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801370e:	69bb      	ldr	r3, [r7, #24]
 8013710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013712:	683a      	ldr	r2, [r7, #0]
 8013714:	429a      	cmp	r2, r3
 8013716:	d902      	bls.n	801371e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013718:	683b      	ldr	r3, [r7, #0]
 801371a:	61fb      	str	r3, [r7, #28]
 801371c:	e002      	b.n	8013724 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801371e:	69bb      	ldr	r3, [r7, #24]
 8013720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013722:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013724:	69bb      	ldr	r3, [r7, #24]
 8013726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013728:	69fa      	ldr	r2, [r7, #28]
 801372a:	429a      	cmp	r2, r3
 801372c:	d04b      	beq.n	80137c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801372e:	69bb      	ldr	r3, [r7, #24]
 8013730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013732:	697a      	ldr	r2, [r7, #20]
 8013734:	429a      	cmp	r2, r3
 8013736:	d146      	bne.n	80137c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013738:	4b25      	ldr	r3, [pc, #148]	; (80137d0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	69ba      	ldr	r2, [r7, #24]
 801373e:	429a      	cmp	r2, r3
 8013740:	d10a      	bne.n	8013758 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8013742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013746:	f383 8811 	msr	BASEPRI, r3
 801374a:	f3bf 8f6f 	isb	sy
 801374e:	f3bf 8f4f 	dsb	sy
 8013752:	60bb      	str	r3, [r7, #8]
}
 8013754:	bf00      	nop
 8013756:	e7fe      	b.n	8013756 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013758:	69bb      	ldr	r3, [r7, #24]
 801375a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801375c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801375e:	69bb      	ldr	r3, [r7, #24]
 8013760:	69fa      	ldr	r2, [r7, #28]
 8013762:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013764:	69bb      	ldr	r3, [r7, #24]
 8013766:	699b      	ldr	r3, [r3, #24]
 8013768:	2b00      	cmp	r3, #0
 801376a:	db04      	blt.n	8013776 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801376c:	69fb      	ldr	r3, [r7, #28]
 801376e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013772:	69bb      	ldr	r3, [r7, #24]
 8013774:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8013776:	69bb      	ldr	r3, [r7, #24]
 8013778:	6959      	ldr	r1, [r3, #20]
 801377a:	693a      	ldr	r2, [r7, #16]
 801377c:	4613      	mov	r3, r2
 801377e:	009b      	lsls	r3, r3, #2
 8013780:	4413      	add	r3, r2
 8013782:	009b      	lsls	r3, r3, #2
 8013784:	4a13      	ldr	r2, [pc, #76]	; (80137d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8013786:	4413      	add	r3, r2
 8013788:	4299      	cmp	r1, r3
 801378a:	d11c      	bne.n	80137c6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	3304      	adds	r3, #4
 8013790:	4618      	mov	r0, r3
 8013792:	f7fd ff09 	bl	80115a8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013796:	69bb      	ldr	r3, [r7, #24]
 8013798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801379a:	4b0f      	ldr	r3, [pc, #60]	; (80137d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801379c:	681b      	ldr	r3, [r3, #0]
 801379e:	429a      	cmp	r2, r3
 80137a0:	d903      	bls.n	80137aa <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80137a2:	69bb      	ldr	r3, [r7, #24]
 80137a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137a6:	4a0c      	ldr	r2, [pc, #48]	; (80137d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80137a8:	6013      	str	r3, [r2, #0]
 80137aa:	69bb      	ldr	r3, [r7, #24]
 80137ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80137ae:	4613      	mov	r3, r2
 80137b0:	009b      	lsls	r3, r3, #2
 80137b2:	4413      	add	r3, r2
 80137b4:	009b      	lsls	r3, r3, #2
 80137b6:	4a07      	ldr	r2, [pc, #28]	; (80137d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80137b8:	441a      	add	r2, r3
 80137ba:	69bb      	ldr	r3, [r7, #24]
 80137bc:	3304      	adds	r3, #4
 80137be:	4619      	mov	r1, r3
 80137c0:	4610      	mov	r0, r2
 80137c2:	f7fd fe94 	bl	80114ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80137c6:	bf00      	nop
 80137c8:	3720      	adds	r7, #32
 80137ca:	46bd      	mov	sp, r7
 80137cc:	bd80      	pop	{r7, pc}
 80137ce:	bf00      	nop
 80137d0:	20001ee0 	.word	0x20001ee0
 80137d4:	20001ee4 	.word	0x20001ee4
 80137d8:	200023bc 	.word	0x200023bc

080137dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80137dc:	b480      	push	{r7}
 80137de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80137e0:	4b07      	ldr	r3, [pc, #28]	; (8013800 <pvTaskIncrementMutexHeldCount+0x24>)
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d004      	beq.n	80137f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80137e8:	4b05      	ldr	r3, [pc, #20]	; (8013800 <pvTaskIncrementMutexHeldCount+0x24>)
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80137ee:	3201      	adds	r2, #1
 80137f0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80137f2:	4b03      	ldr	r3, [pc, #12]	; (8013800 <pvTaskIncrementMutexHeldCount+0x24>)
 80137f4:	681b      	ldr	r3, [r3, #0]
	}
 80137f6:	4618      	mov	r0, r3
 80137f8:	46bd      	mov	sp, r7
 80137fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137fe:	4770      	bx	lr
 8013800:	20001ee0 	.word	0x20001ee0

08013804 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013804:	b580      	push	{r7, lr}
 8013806:	b084      	sub	sp, #16
 8013808:	af00      	add	r7, sp, #0
 801380a:	6078      	str	r0, [r7, #4]
 801380c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801380e:	4b21      	ldr	r3, [pc, #132]	; (8013894 <prvAddCurrentTaskToDelayedList+0x90>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013814:	4b20      	ldr	r3, [pc, #128]	; (8013898 <prvAddCurrentTaskToDelayedList+0x94>)
 8013816:	681b      	ldr	r3, [r3, #0]
 8013818:	3304      	adds	r3, #4
 801381a:	4618      	mov	r0, r3
 801381c:	f7fd fec4 	bl	80115a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013826:	d10a      	bne.n	801383e <prvAddCurrentTaskToDelayedList+0x3a>
 8013828:	683b      	ldr	r3, [r7, #0]
 801382a:	2b00      	cmp	r3, #0
 801382c:	d007      	beq.n	801383e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801382e:	4b1a      	ldr	r3, [pc, #104]	; (8013898 <prvAddCurrentTaskToDelayedList+0x94>)
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	3304      	adds	r3, #4
 8013834:	4619      	mov	r1, r3
 8013836:	4819      	ldr	r0, [pc, #100]	; (801389c <prvAddCurrentTaskToDelayedList+0x98>)
 8013838:	f7fd fe59 	bl	80114ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801383c:	e026      	b.n	801388c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801383e:	68fa      	ldr	r2, [r7, #12]
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	4413      	add	r3, r2
 8013844:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013846:	4b14      	ldr	r3, [pc, #80]	; (8013898 <prvAddCurrentTaskToDelayedList+0x94>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	68ba      	ldr	r2, [r7, #8]
 801384c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801384e:	68ba      	ldr	r2, [r7, #8]
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	429a      	cmp	r2, r3
 8013854:	d209      	bcs.n	801386a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013856:	4b12      	ldr	r3, [pc, #72]	; (80138a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013858:	681a      	ldr	r2, [r3, #0]
 801385a:	4b0f      	ldr	r3, [pc, #60]	; (8013898 <prvAddCurrentTaskToDelayedList+0x94>)
 801385c:	681b      	ldr	r3, [r3, #0]
 801385e:	3304      	adds	r3, #4
 8013860:	4619      	mov	r1, r3
 8013862:	4610      	mov	r0, r2
 8013864:	f7fd fe67 	bl	8011536 <vListInsert>
}
 8013868:	e010      	b.n	801388c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801386a:	4b0e      	ldr	r3, [pc, #56]	; (80138a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 801386c:	681a      	ldr	r2, [r3, #0]
 801386e:	4b0a      	ldr	r3, [pc, #40]	; (8013898 <prvAddCurrentTaskToDelayedList+0x94>)
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	3304      	adds	r3, #4
 8013874:	4619      	mov	r1, r3
 8013876:	4610      	mov	r0, r2
 8013878:	f7fd fe5d 	bl	8011536 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801387c:	4b0a      	ldr	r3, [pc, #40]	; (80138a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	68ba      	ldr	r2, [r7, #8]
 8013882:	429a      	cmp	r2, r3
 8013884:	d202      	bcs.n	801388c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013886:	4a08      	ldr	r2, [pc, #32]	; (80138a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	6013      	str	r3, [r2, #0]
}
 801388c:	bf00      	nop
 801388e:	3710      	adds	r7, #16
 8013890:	46bd      	mov	sp, r7
 8013892:	bd80      	pop	{r7, pc}
 8013894:	200023b8 	.word	0x200023b8
 8013898:	20001ee0 	.word	0x20001ee0
 801389c:	200023a0 	.word	0x200023a0
 80138a0:	20002370 	.word	0x20002370
 80138a4:	2000236c 	.word	0x2000236c
 80138a8:	200023d4 	.word	0x200023d4

080138ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80138ac:	b580      	push	{r7, lr}
 80138ae:	b08a      	sub	sp, #40	; 0x28
 80138b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80138b2:	2300      	movs	r3, #0
 80138b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80138b6:	f000 fb07 	bl	8013ec8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80138ba:	4b1c      	ldr	r3, [pc, #112]	; (801392c <xTimerCreateTimerTask+0x80>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d021      	beq.n	8013906 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80138c2:	2300      	movs	r3, #0
 80138c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80138c6:	2300      	movs	r3, #0
 80138c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80138ca:	1d3a      	adds	r2, r7, #4
 80138cc:	f107 0108 	add.w	r1, r7, #8
 80138d0:	f107 030c 	add.w	r3, r7, #12
 80138d4:	4618      	mov	r0, r3
 80138d6:	f7fd fdc3 	bl	8011460 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80138da:	6879      	ldr	r1, [r7, #4]
 80138dc:	68bb      	ldr	r3, [r7, #8]
 80138de:	68fa      	ldr	r2, [r7, #12]
 80138e0:	9202      	str	r2, [sp, #8]
 80138e2:	9301      	str	r3, [sp, #4]
 80138e4:	2302      	movs	r3, #2
 80138e6:	9300      	str	r3, [sp, #0]
 80138e8:	2300      	movs	r3, #0
 80138ea:	460a      	mov	r2, r1
 80138ec:	4910      	ldr	r1, [pc, #64]	; (8013930 <xTimerCreateTimerTask+0x84>)
 80138ee:	4811      	ldr	r0, [pc, #68]	; (8013934 <xTimerCreateTimerTask+0x88>)
 80138f0:	f7fe fe92 	bl	8012618 <xTaskCreateStatic>
 80138f4:	4603      	mov	r3, r0
 80138f6:	4a10      	ldr	r2, [pc, #64]	; (8013938 <xTimerCreateTimerTask+0x8c>)
 80138f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80138fa:	4b0f      	ldr	r3, [pc, #60]	; (8013938 <xTimerCreateTimerTask+0x8c>)
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d001      	beq.n	8013906 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013902:	2301      	movs	r3, #1
 8013904:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013906:	697b      	ldr	r3, [r7, #20]
 8013908:	2b00      	cmp	r3, #0
 801390a:	d10a      	bne.n	8013922 <xTimerCreateTimerTask+0x76>
	__asm volatile
 801390c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013910:	f383 8811 	msr	BASEPRI, r3
 8013914:	f3bf 8f6f 	isb	sy
 8013918:	f3bf 8f4f 	dsb	sy
 801391c:	613b      	str	r3, [r7, #16]
}
 801391e:	bf00      	nop
 8013920:	e7fe      	b.n	8013920 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013922:	697b      	ldr	r3, [r7, #20]
}
 8013924:	4618      	mov	r0, r3
 8013926:	3718      	adds	r7, #24
 8013928:	46bd      	mov	sp, r7
 801392a:	bd80      	pop	{r7, pc}
 801392c:	20002410 	.word	0x20002410
 8013930:	08019d8c 	.word	0x08019d8c
 8013934:	08013a71 	.word	0x08013a71
 8013938:	20002414 	.word	0x20002414

0801393c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b08a      	sub	sp, #40	; 0x28
 8013940:	af00      	add	r7, sp, #0
 8013942:	60f8      	str	r0, [r7, #12]
 8013944:	60b9      	str	r1, [r7, #8]
 8013946:	607a      	str	r2, [r7, #4]
 8013948:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801394a:	2300      	movs	r3, #0
 801394c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d10a      	bne.n	801396a <xTimerGenericCommand+0x2e>
	__asm volatile
 8013954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013958:	f383 8811 	msr	BASEPRI, r3
 801395c:	f3bf 8f6f 	isb	sy
 8013960:	f3bf 8f4f 	dsb	sy
 8013964:	623b      	str	r3, [r7, #32]
}
 8013966:	bf00      	nop
 8013968:	e7fe      	b.n	8013968 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801396a:	4b1a      	ldr	r3, [pc, #104]	; (80139d4 <xTimerGenericCommand+0x98>)
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d02a      	beq.n	80139c8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013972:	68bb      	ldr	r3, [r7, #8]
 8013974:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801397e:	68bb      	ldr	r3, [r7, #8]
 8013980:	2b05      	cmp	r3, #5
 8013982:	dc18      	bgt.n	80139b6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013984:	f7ff fdb4 	bl	80134f0 <xTaskGetSchedulerState>
 8013988:	4603      	mov	r3, r0
 801398a:	2b02      	cmp	r3, #2
 801398c:	d109      	bne.n	80139a2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801398e:	4b11      	ldr	r3, [pc, #68]	; (80139d4 <xTimerGenericCommand+0x98>)
 8013990:	6818      	ldr	r0, [r3, #0]
 8013992:	f107 0110 	add.w	r1, r7, #16
 8013996:	2300      	movs	r3, #0
 8013998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801399a:	f7fd ffd7 	bl	801194c <xQueueGenericSend>
 801399e:	6278      	str	r0, [r7, #36]	; 0x24
 80139a0:	e012      	b.n	80139c8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80139a2:	4b0c      	ldr	r3, [pc, #48]	; (80139d4 <xTimerGenericCommand+0x98>)
 80139a4:	6818      	ldr	r0, [r3, #0]
 80139a6:	f107 0110 	add.w	r1, r7, #16
 80139aa:	2300      	movs	r3, #0
 80139ac:	2200      	movs	r2, #0
 80139ae:	f7fd ffcd 	bl	801194c <xQueueGenericSend>
 80139b2:	6278      	str	r0, [r7, #36]	; 0x24
 80139b4:	e008      	b.n	80139c8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80139b6:	4b07      	ldr	r3, [pc, #28]	; (80139d4 <xTimerGenericCommand+0x98>)
 80139b8:	6818      	ldr	r0, [r3, #0]
 80139ba:	f107 0110 	add.w	r1, r7, #16
 80139be:	2300      	movs	r3, #0
 80139c0:	683a      	ldr	r2, [r7, #0]
 80139c2:	f7fe f8c1 	bl	8011b48 <xQueueGenericSendFromISR>
 80139c6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80139c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80139ca:	4618      	mov	r0, r3
 80139cc:	3728      	adds	r7, #40	; 0x28
 80139ce:	46bd      	mov	sp, r7
 80139d0:	bd80      	pop	{r7, pc}
 80139d2:	bf00      	nop
 80139d4:	20002410 	.word	0x20002410

080139d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80139d8:	b580      	push	{r7, lr}
 80139da:	b088      	sub	sp, #32
 80139dc:	af02      	add	r7, sp, #8
 80139de:	6078      	str	r0, [r7, #4]
 80139e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80139e2:	4b22      	ldr	r3, [pc, #136]	; (8013a6c <prvProcessExpiredTimer+0x94>)
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	68db      	ldr	r3, [r3, #12]
 80139e8:	68db      	ldr	r3, [r3, #12]
 80139ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80139ec:	697b      	ldr	r3, [r7, #20]
 80139ee:	3304      	adds	r3, #4
 80139f0:	4618      	mov	r0, r3
 80139f2:	f7fd fdd9 	bl	80115a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80139f6:	697b      	ldr	r3, [r7, #20]
 80139f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80139fc:	f003 0304 	and.w	r3, r3, #4
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d022      	beq.n	8013a4a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013a04:	697b      	ldr	r3, [r7, #20]
 8013a06:	699a      	ldr	r2, [r3, #24]
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	18d1      	adds	r1, r2, r3
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	683a      	ldr	r2, [r7, #0]
 8013a10:	6978      	ldr	r0, [r7, #20]
 8013a12:	f000 f8d1 	bl	8013bb8 <prvInsertTimerInActiveList>
 8013a16:	4603      	mov	r3, r0
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d01f      	beq.n	8013a5c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013a1c:	2300      	movs	r3, #0
 8013a1e:	9300      	str	r3, [sp, #0]
 8013a20:	2300      	movs	r3, #0
 8013a22:	687a      	ldr	r2, [r7, #4]
 8013a24:	2100      	movs	r1, #0
 8013a26:	6978      	ldr	r0, [r7, #20]
 8013a28:	f7ff ff88 	bl	801393c <xTimerGenericCommand>
 8013a2c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013a2e:	693b      	ldr	r3, [r7, #16]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d113      	bne.n	8013a5c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8013a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a38:	f383 8811 	msr	BASEPRI, r3
 8013a3c:	f3bf 8f6f 	isb	sy
 8013a40:	f3bf 8f4f 	dsb	sy
 8013a44:	60fb      	str	r3, [r7, #12]
}
 8013a46:	bf00      	nop
 8013a48:	e7fe      	b.n	8013a48 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013a4a:	697b      	ldr	r3, [r7, #20]
 8013a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013a50:	f023 0301 	bic.w	r3, r3, #1
 8013a54:	b2da      	uxtb	r2, r3
 8013a56:	697b      	ldr	r3, [r7, #20]
 8013a58:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013a5c:	697b      	ldr	r3, [r7, #20]
 8013a5e:	6a1b      	ldr	r3, [r3, #32]
 8013a60:	6978      	ldr	r0, [r7, #20]
 8013a62:	4798      	blx	r3
}
 8013a64:	bf00      	nop
 8013a66:	3718      	adds	r7, #24
 8013a68:	46bd      	mov	sp, r7
 8013a6a:	bd80      	pop	{r7, pc}
 8013a6c:	20002408 	.word	0x20002408

08013a70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b084      	sub	sp, #16
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013a78:	f107 0308 	add.w	r3, r7, #8
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	f000 f857 	bl	8013b30 <prvGetNextExpireTime>
 8013a82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013a84:	68bb      	ldr	r3, [r7, #8]
 8013a86:	4619      	mov	r1, r3
 8013a88:	68f8      	ldr	r0, [r7, #12]
 8013a8a:	f000 f803 	bl	8013a94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013a8e:	f000 f8d5 	bl	8013c3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013a92:	e7f1      	b.n	8013a78 <prvTimerTask+0x8>

08013a94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013a94:	b580      	push	{r7, lr}
 8013a96:	b084      	sub	sp, #16
 8013a98:	af00      	add	r7, sp, #0
 8013a9a:	6078      	str	r0, [r7, #4]
 8013a9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013a9e:	f7ff f945 	bl	8012d2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013aa2:	f107 0308 	add.w	r3, r7, #8
 8013aa6:	4618      	mov	r0, r3
 8013aa8:	f000 f866 	bl	8013b78 <prvSampleTimeNow>
 8013aac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013aae:	68bb      	ldr	r3, [r7, #8]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d130      	bne.n	8013b16 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013ab4:	683b      	ldr	r3, [r7, #0]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d10a      	bne.n	8013ad0 <prvProcessTimerOrBlockTask+0x3c>
 8013aba:	687a      	ldr	r2, [r7, #4]
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	429a      	cmp	r2, r3
 8013ac0:	d806      	bhi.n	8013ad0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013ac2:	f7ff f941 	bl	8012d48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013ac6:	68f9      	ldr	r1, [r7, #12]
 8013ac8:	6878      	ldr	r0, [r7, #4]
 8013aca:	f7ff ff85 	bl	80139d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013ace:	e024      	b.n	8013b1a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013ad0:	683b      	ldr	r3, [r7, #0]
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d008      	beq.n	8013ae8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013ad6:	4b13      	ldr	r3, [pc, #76]	; (8013b24 <prvProcessTimerOrBlockTask+0x90>)
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d101      	bne.n	8013ae4 <prvProcessTimerOrBlockTask+0x50>
 8013ae0:	2301      	movs	r3, #1
 8013ae2:	e000      	b.n	8013ae6 <prvProcessTimerOrBlockTask+0x52>
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013ae8:	4b0f      	ldr	r3, [pc, #60]	; (8013b28 <prvProcessTimerOrBlockTask+0x94>)
 8013aea:	6818      	ldr	r0, [r3, #0]
 8013aec:	687a      	ldr	r2, [r7, #4]
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	1ad3      	subs	r3, r2, r3
 8013af2:	683a      	ldr	r2, [r7, #0]
 8013af4:	4619      	mov	r1, r3
 8013af6:	f7fe fd5b 	bl	80125b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013afa:	f7ff f925 	bl	8012d48 <xTaskResumeAll>
 8013afe:	4603      	mov	r3, r0
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d10a      	bne.n	8013b1a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013b04:	4b09      	ldr	r3, [pc, #36]	; (8013b2c <prvProcessTimerOrBlockTask+0x98>)
 8013b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b0a:	601a      	str	r2, [r3, #0]
 8013b0c:	f3bf 8f4f 	dsb	sy
 8013b10:	f3bf 8f6f 	isb	sy
}
 8013b14:	e001      	b.n	8013b1a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013b16:	f7ff f917 	bl	8012d48 <xTaskResumeAll>
}
 8013b1a:	bf00      	nop
 8013b1c:	3710      	adds	r7, #16
 8013b1e:	46bd      	mov	sp, r7
 8013b20:	bd80      	pop	{r7, pc}
 8013b22:	bf00      	nop
 8013b24:	2000240c 	.word	0x2000240c
 8013b28:	20002410 	.word	0x20002410
 8013b2c:	e000ed04 	.word	0xe000ed04

08013b30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013b30:	b480      	push	{r7}
 8013b32:	b085      	sub	sp, #20
 8013b34:	af00      	add	r7, sp, #0
 8013b36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013b38:	4b0e      	ldr	r3, [pc, #56]	; (8013b74 <prvGetNextExpireTime+0x44>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d101      	bne.n	8013b46 <prvGetNextExpireTime+0x16>
 8013b42:	2201      	movs	r2, #1
 8013b44:	e000      	b.n	8013b48 <prvGetNextExpireTime+0x18>
 8013b46:	2200      	movs	r2, #0
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d105      	bne.n	8013b60 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013b54:	4b07      	ldr	r3, [pc, #28]	; (8013b74 <prvGetNextExpireTime+0x44>)
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	68db      	ldr	r3, [r3, #12]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	60fb      	str	r3, [r7, #12]
 8013b5e:	e001      	b.n	8013b64 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013b60:	2300      	movs	r3, #0
 8013b62:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013b64:	68fb      	ldr	r3, [r7, #12]
}
 8013b66:	4618      	mov	r0, r3
 8013b68:	3714      	adds	r7, #20
 8013b6a:	46bd      	mov	sp, r7
 8013b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b70:	4770      	bx	lr
 8013b72:	bf00      	nop
 8013b74:	20002408 	.word	0x20002408

08013b78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b084      	sub	sp, #16
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013b80:	f7ff f980 	bl	8012e84 <xTaskGetTickCount>
 8013b84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013b86:	4b0b      	ldr	r3, [pc, #44]	; (8013bb4 <prvSampleTimeNow+0x3c>)
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	68fa      	ldr	r2, [r7, #12]
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d205      	bcs.n	8013b9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013b90:	f000 f936 	bl	8013e00 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	2201      	movs	r2, #1
 8013b98:	601a      	str	r2, [r3, #0]
 8013b9a:	e002      	b.n	8013ba2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	2200      	movs	r2, #0
 8013ba0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013ba2:	4a04      	ldr	r2, [pc, #16]	; (8013bb4 <prvSampleTimeNow+0x3c>)
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013ba8:	68fb      	ldr	r3, [r7, #12]
}
 8013baa:	4618      	mov	r0, r3
 8013bac:	3710      	adds	r7, #16
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}
 8013bb2:	bf00      	nop
 8013bb4:	20002418 	.word	0x20002418

08013bb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013bb8:	b580      	push	{r7, lr}
 8013bba:	b086      	sub	sp, #24
 8013bbc:	af00      	add	r7, sp, #0
 8013bbe:	60f8      	str	r0, [r7, #12]
 8013bc0:	60b9      	str	r1, [r7, #8]
 8013bc2:	607a      	str	r2, [r7, #4]
 8013bc4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013bc6:	2300      	movs	r3, #0
 8013bc8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	68ba      	ldr	r2, [r7, #8]
 8013bce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	68fa      	ldr	r2, [r7, #12]
 8013bd4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013bd6:	68ba      	ldr	r2, [r7, #8]
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	429a      	cmp	r2, r3
 8013bdc:	d812      	bhi.n	8013c04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013bde:	687a      	ldr	r2, [r7, #4]
 8013be0:	683b      	ldr	r3, [r7, #0]
 8013be2:	1ad2      	subs	r2, r2, r3
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	699b      	ldr	r3, [r3, #24]
 8013be8:	429a      	cmp	r2, r3
 8013bea:	d302      	bcc.n	8013bf2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013bec:	2301      	movs	r3, #1
 8013bee:	617b      	str	r3, [r7, #20]
 8013bf0:	e01b      	b.n	8013c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013bf2:	4b10      	ldr	r3, [pc, #64]	; (8013c34 <prvInsertTimerInActiveList+0x7c>)
 8013bf4:	681a      	ldr	r2, [r3, #0]
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	3304      	adds	r3, #4
 8013bfa:	4619      	mov	r1, r3
 8013bfc:	4610      	mov	r0, r2
 8013bfe:	f7fd fc9a 	bl	8011536 <vListInsert>
 8013c02:	e012      	b.n	8013c2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013c04:	687a      	ldr	r2, [r7, #4]
 8013c06:	683b      	ldr	r3, [r7, #0]
 8013c08:	429a      	cmp	r2, r3
 8013c0a:	d206      	bcs.n	8013c1a <prvInsertTimerInActiveList+0x62>
 8013c0c:	68ba      	ldr	r2, [r7, #8]
 8013c0e:	683b      	ldr	r3, [r7, #0]
 8013c10:	429a      	cmp	r2, r3
 8013c12:	d302      	bcc.n	8013c1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013c14:	2301      	movs	r3, #1
 8013c16:	617b      	str	r3, [r7, #20]
 8013c18:	e007      	b.n	8013c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013c1a:	4b07      	ldr	r3, [pc, #28]	; (8013c38 <prvInsertTimerInActiveList+0x80>)
 8013c1c:	681a      	ldr	r2, [r3, #0]
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	3304      	adds	r3, #4
 8013c22:	4619      	mov	r1, r3
 8013c24:	4610      	mov	r0, r2
 8013c26:	f7fd fc86 	bl	8011536 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013c2a:	697b      	ldr	r3, [r7, #20]
}
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	3718      	adds	r7, #24
 8013c30:	46bd      	mov	sp, r7
 8013c32:	bd80      	pop	{r7, pc}
 8013c34:	2000240c 	.word	0x2000240c
 8013c38:	20002408 	.word	0x20002408

08013c3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013c3c:	b580      	push	{r7, lr}
 8013c3e:	b08e      	sub	sp, #56	; 0x38
 8013c40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013c42:	e0ca      	b.n	8013dda <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	da18      	bge.n	8013c7c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013c4a:	1d3b      	adds	r3, r7, #4
 8013c4c:	3304      	adds	r3, #4
 8013c4e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d10a      	bne.n	8013c6c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8013c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c5a:	f383 8811 	msr	BASEPRI, r3
 8013c5e:	f3bf 8f6f 	isb	sy
 8013c62:	f3bf 8f4f 	dsb	sy
 8013c66:	61fb      	str	r3, [r7, #28]
}
 8013c68:	bf00      	nop
 8013c6a:	e7fe      	b.n	8013c6a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c6e:	681b      	ldr	r3, [r3, #0]
 8013c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c72:	6850      	ldr	r0, [r2, #4]
 8013c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c76:	6892      	ldr	r2, [r2, #8]
 8013c78:	4611      	mov	r1, r2
 8013c7a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	f2c0 80aa 	blt.w	8013dd8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c8a:	695b      	ldr	r3, [r3, #20]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d004      	beq.n	8013c9a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c92:	3304      	adds	r3, #4
 8013c94:	4618      	mov	r0, r3
 8013c96:	f7fd fc87 	bl	80115a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013c9a:	463b      	mov	r3, r7
 8013c9c:	4618      	mov	r0, r3
 8013c9e:	f7ff ff6b 	bl	8013b78 <prvSampleTimeNow>
 8013ca2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2b09      	cmp	r3, #9
 8013ca8:	f200 8097 	bhi.w	8013dda <prvProcessReceivedCommands+0x19e>
 8013cac:	a201      	add	r2, pc, #4	; (adr r2, 8013cb4 <prvProcessReceivedCommands+0x78>)
 8013cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cb2:	bf00      	nop
 8013cb4:	08013cdd 	.word	0x08013cdd
 8013cb8:	08013cdd 	.word	0x08013cdd
 8013cbc:	08013cdd 	.word	0x08013cdd
 8013cc0:	08013d51 	.word	0x08013d51
 8013cc4:	08013d65 	.word	0x08013d65
 8013cc8:	08013daf 	.word	0x08013daf
 8013ccc:	08013cdd 	.word	0x08013cdd
 8013cd0:	08013cdd 	.word	0x08013cdd
 8013cd4:	08013d51 	.word	0x08013d51
 8013cd8:	08013d65 	.word	0x08013d65
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ce2:	f043 0301 	orr.w	r3, r3, #1
 8013ce6:	b2da      	uxtb	r2, r3
 8013ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013cee:	68ba      	ldr	r2, [r7, #8]
 8013cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cf2:	699b      	ldr	r3, [r3, #24]
 8013cf4:	18d1      	adds	r1, r2, r3
 8013cf6:	68bb      	ldr	r3, [r7, #8]
 8013cf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cfc:	f7ff ff5c 	bl	8013bb8 <prvInsertTimerInActiveList>
 8013d00:	4603      	mov	r3, r0
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d069      	beq.n	8013dda <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d08:	6a1b      	ldr	r3, [r3, #32]
 8013d0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d0c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d14:	f003 0304 	and.w	r3, r3, #4
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d05e      	beq.n	8013dda <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013d1c:	68ba      	ldr	r2, [r7, #8]
 8013d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d20:	699b      	ldr	r3, [r3, #24]
 8013d22:	441a      	add	r2, r3
 8013d24:	2300      	movs	r3, #0
 8013d26:	9300      	str	r3, [sp, #0]
 8013d28:	2300      	movs	r3, #0
 8013d2a:	2100      	movs	r1, #0
 8013d2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d2e:	f7ff fe05 	bl	801393c <xTimerGenericCommand>
 8013d32:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013d34:	6a3b      	ldr	r3, [r7, #32]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d14f      	bne.n	8013dda <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8013d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d3e:	f383 8811 	msr	BASEPRI, r3
 8013d42:	f3bf 8f6f 	isb	sy
 8013d46:	f3bf 8f4f 	dsb	sy
 8013d4a:	61bb      	str	r3, [r7, #24]
}
 8013d4c:	bf00      	nop
 8013d4e:	e7fe      	b.n	8013d4e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d56:	f023 0301 	bic.w	r3, r3, #1
 8013d5a:	b2da      	uxtb	r2, r3
 8013d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8013d62:	e03a      	b.n	8013dda <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d6a:	f043 0301 	orr.w	r3, r3, #1
 8013d6e:	b2da      	uxtb	r2, r3
 8013d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013d76:	68ba      	ldr	r2, [r7, #8]
 8013d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d7a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d7e:	699b      	ldr	r3, [r3, #24]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d10a      	bne.n	8013d9a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8013d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d88:	f383 8811 	msr	BASEPRI, r3
 8013d8c:	f3bf 8f6f 	isb	sy
 8013d90:	f3bf 8f4f 	dsb	sy
 8013d94:	617b      	str	r3, [r7, #20]
}
 8013d96:	bf00      	nop
 8013d98:	e7fe      	b.n	8013d98 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d9c:	699a      	ldr	r2, [r3, #24]
 8013d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013da0:	18d1      	adds	r1, r2, r3
 8013da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013da6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013da8:	f7ff ff06 	bl	8013bb8 <prvInsertTimerInActiveList>
					break;
 8013dac:	e015      	b.n	8013dda <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013db4:	f003 0302 	and.w	r3, r3, #2
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d103      	bne.n	8013dc4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013dbe:	f000 fbdf 	bl	8014580 <vPortFree>
 8013dc2:	e00a      	b.n	8013dda <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013dca:	f023 0301 	bic.w	r3, r3, #1
 8013dce:	b2da      	uxtb	r2, r3
 8013dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013dd6:	e000      	b.n	8013dda <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8013dd8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013dda:	4b08      	ldr	r3, [pc, #32]	; (8013dfc <prvProcessReceivedCommands+0x1c0>)
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	1d39      	adds	r1, r7, #4
 8013de0:	2200      	movs	r2, #0
 8013de2:	4618      	mov	r0, r3
 8013de4:	f7fd ffd8 	bl	8011d98 <xQueueReceive>
 8013de8:	4603      	mov	r3, r0
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	f47f af2a 	bne.w	8013c44 <prvProcessReceivedCommands+0x8>
	}
}
 8013df0:	bf00      	nop
 8013df2:	bf00      	nop
 8013df4:	3730      	adds	r7, #48	; 0x30
 8013df6:	46bd      	mov	sp, r7
 8013df8:	bd80      	pop	{r7, pc}
 8013dfa:	bf00      	nop
 8013dfc:	20002410 	.word	0x20002410

08013e00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b088      	sub	sp, #32
 8013e04:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013e06:	e048      	b.n	8013e9a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013e08:	4b2d      	ldr	r3, [pc, #180]	; (8013ec0 <prvSwitchTimerLists+0xc0>)
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	68db      	ldr	r3, [r3, #12]
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013e12:	4b2b      	ldr	r3, [pc, #172]	; (8013ec0 <prvSwitchTimerLists+0xc0>)
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	68db      	ldr	r3, [r3, #12]
 8013e18:	68db      	ldr	r3, [r3, #12]
 8013e1a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	3304      	adds	r3, #4
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7fd fbc1 	bl	80115a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	6a1b      	ldr	r3, [r3, #32]
 8013e2a:	68f8      	ldr	r0, [r7, #12]
 8013e2c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013e34:	f003 0304 	and.w	r3, r3, #4
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d02e      	beq.n	8013e9a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	699b      	ldr	r3, [r3, #24]
 8013e40:	693a      	ldr	r2, [r7, #16]
 8013e42:	4413      	add	r3, r2
 8013e44:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013e46:	68ba      	ldr	r2, [r7, #8]
 8013e48:	693b      	ldr	r3, [r7, #16]
 8013e4a:	429a      	cmp	r2, r3
 8013e4c:	d90e      	bls.n	8013e6c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	68ba      	ldr	r2, [r7, #8]
 8013e52:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	68fa      	ldr	r2, [r7, #12]
 8013e58:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013e5a:	4b19      	ldr	r3, [pc, #100]	; (8013ec0 <prvSwitchTimerLists+0xc0>)
 8013e5c:	681a      	ldr	r2, [r3, #0]
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	3304      	adds	r3, #4
 8013e62:	4619      	mov	r1, r3
 8013e64:	4610      	mov	r0, r2
 8013e66:	f7fd fb66 	bl	8011536 <vListInsert>
 8013e6a:	e016      	b.n	8013e9a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	9300      	str	r3, [sp, #0]
 8013e70:	2300      	movs	r3, #0
 8013e72:	693a      	ldr	r2, [r7, #16]
 8013e74:	2100      	movs	r1, #0
 8013e76:	68f8      	ldr	r0, [r7, #12]
 8013e78:	f7ff fd60 	bl	801393c <xTimerGenericCommand>
 8013e7c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	d10a      	bne.n	8013e9a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8013e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e88:	f383 8811 	msr	BASEPRI, r3
 8013e8c:	f3bf 8f6f 	isb	sy
 8013e90:	f3bf 8f4f 	dsb	sy
 8013e94:	603b      	str	r3, [r7, #0]
}
 8013e96:	bf00      	nop
 8013e98:	e7fe      	b.n	8013e98 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013e9a:	4b09      	ldr	r3, [pc, #36]	; (8013ec0 <prvSwitchTimerLists+0xc0>)
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d1b1      	bne.n	8013e08 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013ea4:	4b06      	ldr	r3, [pc, #24]	; (8013ec0 <prvSwitchTimerLists+0xc0>)
 8013ea6:	681b      	ldr	r3, [r3, #0]
 8013ea8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013eaa:	4b06      	ldr	r3, [pc, #24]	; (8013ec4 <prvSwitchTimerLists+0xc4>)
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	4a04      	ldr	r2, [pc, #16]	; (8013ec0 <prvSwitchTimerLists+0xc0>)
 8013eb0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013eb2:	4a04      	ldr	r2, [pc, #16]	; (8013ec4 <prvSwitchTimerLists+0xc4>)
 8013eb4:	697b      	ldr	r3, [r7, #20]
 8013eb6:	6013      	str	r3, [r2, #0]
}
 8013eb8:	bf00      	nop
 8013eba:	3718      	adds	r7, #24
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	bd80      	pop	{r7, pc}
 8013ec0:	20002408 	.word	0x20002408
 8013ec4:	2000240c 	.word	0x2000240c

08013ec8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013ec8:	b580      	push	{r7, lr}
 8013eca:	b082      	sub	sp, #8
 8013ecc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013ece:	f000 f969 	bl	80141a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013ed2:	4b15      	ldr	r3, [pc, #84]	; (8013f28 <prvCheckForValidListAndQueue+0x60>)
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d120      	bne.n	8013f1c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013eda:	4814      	ldr	r0, [pc, #80]	; (8013f2c <prvCheckForValidListAndQueue+0x64>)
 8013edc:	f7fd fada 	bl	8011494 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013ee0:	4813      	ldr	r0, [pc, #76]	; (8013f30 <prvCheckForValidListAndQueue+0x68>)
 8013ee2:	f7fd fad7 	bl	8011494 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013ee6:	4b13      	ldr	r3, [pc, #76]	; (8013f34 <prvCheckForValidListAndQueue+0x6c>)
 8013ee8:	4a10      	ldr	r2, [pc, #64]	; (8013f2c <prvCheckForValidListAndQueue+0x64>)
 8013eea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013eec:	4b12      	ldr	r3, [pc, #72]	; (8013f38 <prvCheckForValidListAndQueue+0x70>)
 8013eee:	4a10      	ldr	r2, [pc, #64]	; (8013f30 <prvCheckForValidListAndQueue+0x68>)
 8013ef0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	9300      	str	r3, [sp, #0]
 8013ef6:	4b11      	ldr	r3, [pc, #68]	; (8013f3c <prvCheckForValidListAndQueue+0x74>)
 8013ef8:	4a11      	ldr	r2, [pc, #68]	; (8013f40 <prvCheckForValidListAndQueue+0x78>)
 8013efa:	2110      	movs	r1, #16
 8013efc:	200a      	movs	r0, #10
 8013efe:	f7fd fbe5 	bl	80116cc <xQueueGenericCreateStatic>
 8013f02:	4603      	mov	r3, r0
 8013f04:	4a08      	ldr	r2, [pc, #32]	; (8013f28 <prvCheckForValidListAndQueue+0x60>)
 8013f06:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013f08:	4b07      	ldr	r3, [pc, #28]	; (8013f28 <prvCheckForValidListAndQueue+0x60>)
 8013f0a:	681b      	ldr	r3, [r3, #0]
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d005      	beq.n	8013f1c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013f10:	4b05      	ldr	r3, [pc, #20]	; (8013f28 <prvCheckForValidListAndQueue+0x60>)
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	490b      	ldr	r1, [pc, #44]	; (8013f44 <prvCheckForValidListAndQueue+0x7c>)
 8013f16:	4618      	mov	r0, r3
 8013f18:	f7fe faf6 	bl	8012508 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013f1c:	f000 f972 	bl	8014204 <vPortExitCritical>
}
 8013f20:	bf00      	nop
 8013f22:	46bd      	mov	sp, r7
 8013f24:	bd80      	pop	{r7, pc}
 8013f26:	bf00      	nop
 8013f28:	20002410 	.word	0x20002410
 8013f2c:	200023e0 	.word	0x200023e0
 8013f30:	200023f4 	.word	0x200023f4
 8013f34:	20002408 	.word	0x20002408
 8013f38:	2000240c 	.word	0x2000240c
 8013f3c:	200024bc 	.word	0x200024bc
 8013f40:	2000241c 	.word	0x2000241c
 8013f44:	08019d94 	.word	0x08019d94

08013f48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013f48:	b480      	push	{r7}
 8013f4a:	b085      	sub	sp, #20
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	60f8      	str	r0, [r7, #12]
 8013f50:	60b9      	str	r1, [r7, #8]
 8013f52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	3b04      	subs	r3, #4
 8013f58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013f5a:	68fb      	ldr	r3, [r7, #12]
 8013f5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013f60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	3b04      	subs	r3, #4
 8013f66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013f68:	68bb      	ldr	r3, [r7, #8]
 8013f6a:	f023 0201 	bic.w	r2, r3, #1
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	3b04      	subs	r3, #4
 8013f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013f78:	4a0c      	ldr	r2, [pc, #48]	; (8013fac <pxPortInitialiseStack+0x64>)
 8013f7a:	68fb      	ldr	r3, [r7, #12]
 8013f7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	3b14      	subs	r3, #20
 8013f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013f84:	687a      	ldr	r2, [r7, #4]
 8013f86:	68fb      	ldr	r3, [r7, #12]
 8013f88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	3b04      	subs	r3, #4
 8013f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	f06f 0202 	mvn.w	r2, #2
 8013f96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	3b20      	subs	r3, #32
 8013f9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013f9e:	68fb      	ldr	r3, [r7, #12]
}
 8013fa0:	4618      	mov	r0, r3
 8013fa2:	3714      	adds	r7, #20
 8013fa4:	46bd      	mov	sp, r7
 8013fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013faa:	4770      	bx	lr
 8013fac:	08013fb1 	.word	0x08013fb1

08013fb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013fb0:	b480      	push	{r7}
 8013fb2:	b085      	sub	sp, #20
 8013fb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013fba:	4b12      	ldr	r3, [pc, #72]	; (8014004 <prvTaskExitError+0x54>)
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013fc2:	d00a      	beq.n	8013fda <prvTaskExitError+0x2a>
	__asm volatile
 8013fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fc8:	f383 8811 	msr	BASEPRI, r3
 8013fcc:	f3bf 8f6f 	isb	sy
 8013fd0:	f3bf 8f4f 	dsb	sy
 8013fd4:	60fb      	str	r3, [r7, #12]
}
 8013fd6:	bf00      	nop
 8013fd8:	e7fe      	b.n	8013fd8 <prvTaskExitError+0x28>
	__asm volatile
 8013fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fde:	f383 8811 	msr	BASEPRI, r3
 8013fe2:	f3bf 8f6f 	isb	sy
 8013fe6:	f3bf 8f4f 	dsb	sy
 8013fea:	60bb      	str	r3, [r7, #8]
}
 8013fec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013fee:	bf00      	nop
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d0fc      	beq.n	8013ff0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013ff6:	bf00      	nop
 8013ff8:	bf00      	nop
 8013ffa:	3714      	adds	r7, #20
 8013ffc:	46bd      	mov	sp, r7
 8013ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014002:	4770      	bx	lr
 8014004:	2000023c 	.word	0x2000023c
	...

08014010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014010:	4b07      	ldr	r3, [pc, #28]	; (8014030 <pxCurrentTCBConst2>)
 8014012:	6819      	ldr	r1, [r3, #0]
 8014014:	6808      	ldr	r0, [r1, #0]
 8014016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801401a:	f380 8809 	msr	PSP, r0
 801401e:	f3bf 8f6f 	isb	sy
 8014022:	f04f 0000 	mov.w	r0, #0
 8014026:	f380 8811 	msr	BASEPRI, r0
 801402a:	4770      	bx	lr
 801402c:	f3af 8000 	nop.w

08014030 <pxCurrentTCBConst2>:
 8014030:	20001ee0 	.word	0x20001ee0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014034:	bf00      	nop
 8014036:	bf00      	nop

08014038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014038:	4808      	ldr	r0, [pc, #32]	; (801405c <prvPortStartFirstTask+0x24>)
 801403a:	6800      	ldr	r0, [r0, #0]
 801403c:	6800      	ldr	r0, [r0, #0]
 801403e:	f380 8808 	msr	MSP, r0
 8014042:	f04f 0000 	mov.w	r0, #0
 8014046:	f380 8814 	msr	CONTROL, r0
 801404a:	b662      	cpsie	i
 801404c:	b661      	cpsie	f
 801404e:	f3bf 8f4f 	dsb	sy
 8014052:	f3bf 8f6f 	isb	sy
 8014056:	df00      	svc	0
 8014058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801405a:	bf00      	nop
 801405c:	e000ed08 	.word	0xe000ed08

08014060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014060:	b580      	push	{r7, lr}
 8014062:	b086      	sub	sp, #24
 8014064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014066:	4b46      	ldr	r3, [pc, #280]	; (8014180 <xPortStartScheduler+0x120>)
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	4a46      	ldr	r2, [pc, #280]	; (8014184 <xPortStartScheduler+0x124>)
 801406c:	4293      	cmp	r3, r2
 801406e:	d10a      	bne.n	8014086 <xPortStartScheduler+0x26>
	__asm volatile
 8014070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014074:	f383 8811 	msr	BASEPRI, r3
 8014078:	f3bf 8f6f 	isb	sy
 801407c:	f3bf 8f4f 	dsb	sy
 8014080:	613b      	str	r3, [r7, #16]
}
 8014082:	bf00      	nop
 8014084:	e7fe      	b.n	8014084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014086:	4b3e      	ldr	r3, [pc, #248]	; (8014180 <xPortStartScheduler+0x120>)
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	4a3f      	ldr	r2, [pc, #252]	; (8014188 <xPortStartScheduler+0x128>)
 801408c:	4293      	cmp	r3, r2
 801408e:	d10a      	bne.n	80140a6 <xPortStartScheduler+0x46>
	__asm volatile
 8014090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014094:	f383 8811 	msr	BASEPRI, r3
 8014098:	f3bf 8f6f 	isb	sy
 801409c:	f3bf 8f4f 	dsb	sy
 80140a0:	60fb      	str	r3, [r7, #12]
}
 80140a2:	bf00      	nop
 80140a4:	e7fe      	b.n	80140a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80140a6:	4b39      	ldr	r3, [pc, #228]	; (801418c <xPortStartScheduler+0x12c>)
 80140a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80140aa:	697b      	ldr	r3, [r7, #20]
 80140ac:	781b      	ldrb	r3, [r3, #0]
 80140ae:	b2db      	uxtb	r3, r3
 80140b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80140b2:	697b      	ldr	r3, [r7, #20]
 80140b4:	22ff      	movs	r2, #255	; 0xff
 80140b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80140b8:	697b      	ldr	r3, [r7, #20]
 80140ba:	781b      	ldrb	r3, [r3, #0]
 80140bc:	b2db      	uxtb	r3, r3
 80140be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80140c0:	78fb      	ldrb	r3, [r7, #3]
 80140c2:	b2db      	uxtb	r3, r3
 80140c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80140c8:	b2da      	uxtb	r2, r3
 80140ca:	4b31      	ldr	r3, [pc, #196]	; (8014190 <xPortStartScheduler+0x130>)
 80140cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80140ce:	4b31      	ldr	r3, [pc, #196]	; (8014194 <xPortStartScheduler+0x134>)
 80140d0:	2207      	movs	r2, #7
 80140d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80140d4:	e009      	b.n	80140ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80140d6:	4b2f      	ldr	r3, [pc, #188]	; (8014194 <xPortStartScheduler+0x134>)
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	3b01      	subs	r3, #1
 80140dc:	4a2d      	ldr	r2, [pc, #180]	; (8014194 <xPortStartScheduler+0x134>)
 80140de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80140e0:	78fb      	ldrb	r3, [r7, #3]
 80140e2:	b2db      	uxtb	r3, r3
 80140e4:	005b      	lsls	r3, r3, #1
 80140e6:	b2db      	uxtb	r3, r3
 80140e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80140ea:	78fb      	ldrb	r3, [r7, #3]
 80140ec:	b2db      	uxtb	r3, r3
 80140ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80140f2:	2b80      	cmp	r3, #128	; 0x80
 80140f4:	d0ef      	beq.n	80140d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80140f6:	4b27      	ldr	r3, [pc, #156]	; (8014194 <xPortStartScheduler+0x134>)
 80140f8:	681b      	ldr	r3, [r3, #0]
 80140fa:	f1c3 0307 	rsb	r3, r3, #7
 80140fe:	2b04      	cmp	r3, #4
 8014100:	d00a      	beq.n	8014118 <xPortStartScheduler+0xb8>
	__asm volatile
 8014102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014106:	f383 8811 	msr	BASEPRI, r3
 801410a:	f3bf 8f6f 	isb	sy
 801410e:	f3bf 8f4f 	dsb	sy
 8014112:	60bb      	str	r3, [r7, #8]
}
 8014114:	bf00      	nop
 8014116:	e7fe      	b.n	8014116 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014118:	4b1e      	ldr	r3, [pc, #120]	; (8014194 <xPortStartScheduler+0x134>)
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	021b      	lsls	r3, r3, #8
 801411e:	4a1d      	ldr	r2, [pc, #116]	; (8014194 <xPortStartScheduler+0x134>)
 8014120:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014122:	4b1c      	ldr	r3, [pc, #112]	; (8014194 <xPortStartScheduler+0x134>)
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801412a:	4a1a      	ldr	r2, [pc, #104]	; (8014194 <xPortStartScheduler+0x134>)
 801412c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	b2da      	uxtb	r2, r3
 8014132:	697b      	ldr	r3, [r7, #20]
 8014134:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014136:	4b18      	ldr	r3, [pc, #96]	; (8014198 <xPortStartScheduler+0x138>)
 8014138:	681b      	ldr	r3, [r3, #0]
 801413a:	4a17      	ldr	r2, [pc, #92]	; (8014198 <xPortStartScheduler+0x138>)
 801413c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014140:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014142:	4b15      	ldr	r3, [pc, #84]	; (8014198 <xPortStartScheduler+0x138>)
 8014144:	681b      	ldr	r3, [r3, #0]
 8014146:	4a14      	ldr	r2, [pc, #80]	; (8014198 <xPortStartScheduler+0x138>)
 8014148:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801414c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801414e:	f000 f8dd 	bl	801430c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014152:	4b12      	ldr	r3, [pc, #72]	; (801419c <xPortStartScheduler+0x13c>)
 8014154:	2200      	movs	r2, #0
 8014156:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014158:	f000 f8fc 	bl	8014354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801415c:	4b10      	ldr	r3, [pc, #64]	; (80141a0 <xPortStartScheduler+0x140>)
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	4a0f      	ldr	r2, [pc, #60]	; (80141a0 <xPortStartScheduler+0x140>)
 8014162:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014166:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014168:	f7ff ff66 	bl	8014038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801416c:	f7fe ff54 	bl	8013018 <vTaskSwitchContext>
	prvTaskExitError();
 8014170:	f7ff ff1e 	bl	8013fb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014174:	2300      	movs	r3, #0
}
 8014176:	4618      	mov	r0, r3
 8014178:	3718      	adds	r7, #24
 801417a:	46bd      	mov	sp, r7
 801417c:	bd80      	pop	{r7, pc}
 801417e:	bf00      	nop
 8014180:	e000ed00 	.word	0xe000ed00
 8014184:	410fc271 	.word	0x410fc271
 8014188:	410fc270 	.word	0x410fc270
 801418c:	e000e400 	.word	0xe000e400
 8014190:	2000250c 	.word	0x2000250c
 8014194:	20002510 	.word	0x20002510
 8014198:	e000ed20 	.word	0xe000ed20
 801419c:	2000023c 	.word	0x2000023c
 80141a0:	e000ef34 	.word	0xe000ef34

080141a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80141a4:	b480      	push	{r7}
 80141a6:	b083      	sub	sp, #12
 80141a8:	af00      	add	r7, sp, #0
	__asm volatile
 80141aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141ae:	f383 8811 	msr	BASEPRI, r3
 80141b2:	f3bf 8f6f 	isb	sy
 80141b6:	f3bf 8f4f 	dsb	sy
 80141ba:	607b      	str	r3, [r7, #4]
}
 80141bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80141be:	4b0f      	ldr	r3, [pc, #60]	; (80141fc <vPortEnterCritical+0x58>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	3301      	adds	r3, #1
 80141c4:	4a0d      	ldr	r2, [pc, #52]	; (80141fc <vPortEnterCritical+0x58>)
 80141c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80141c8:	4b0c      	ldr	r3, [pc, #48]	; (80141fc <vPortEnterCritical+0x58>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	2b01      	cmp	r3, #1
 80141ce:	d10f      	bne.n	80141f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80141d0:	4b0b      	ldr	r3, [pc, #44]	; (8014200 <vPortEnterCritical+0x5c>)
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	b2db      	uxtb	r3, r3
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d00a      	beq.n	80141f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80141da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141de:	f383 8811 	msr	BASEPRI, r3
 80141e2:	f3bf 8f6f 	isb	sy
 80141e6:	f3bf 8f4f 	dsb	sy
 80141ea:	603b      	str	r3, [r7, #0]
}
 80141ec:	bf00      	nop
 80141ee:	e7fe      	b.n	80141ee <vPortEnterCritical+0x4a>
	}
}
 80141f0:	bf00      	nop
 80141f2:	370c      	adds	r7, #12
 80141f4:	46bd      	mov	sp, r7
 80141f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fa:	4770      	bx	lr
 80141fc:	2000023c 	.word	0x2000023c
 8014200:	e000ed04 	.word	0xe000ed04

08014204 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014204:	b480      	push	{r7}
 8014206:	b083      	sub	sp, #12
 8014208:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801420a:	4b12      	ldr	r3, [pc, #72]	; (8014254 <vPortExitCritical+0x50>)
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	2b00      	cmp	r3, #0
 8014210:	d10a      	bne.n	8014228 <vPortExitCritical+0x24>
	__asm volatile
 8014212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014216:	f383 8811 	msr	BASEPRI, r3
 801421a:	f3bf 8f6f 	isb	sy
 801421e:	f3bf 8f4f 	dsb	sy
 8014222:	607b      	str	r3, [r7, #4]
}
 8014224:	bf00      	nop
 8014226:	e7fe      	b.n	8014226 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014228:	4b0a      	ldr	r3, [pc, #40]	; (8014254 <vPortExitCritical+0x50>)
 801422a:	681b      	ldr	r3, [r3, #0]
 801422c:	3b01      	subs	r3, #1
 801422e:	4a09      	ldr	r2, [pc, #36]	; (8014254 <vPortExitCritical+0x50>)
 8014230:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014232:	4b08      	ldr	r3, [pc, #32]	; (8014254 <vPortExitCritical+0x50>)
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	2b00      	cmp	r3, #0
 8014238:	d105      	bne.n	8014246 <vPortExitCritical+0x42>
 801423a:	2300      	movs	r3, #0
 801423c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801423e:	683b      	ldr	r3, [r7, #0]
 8014240:	f383 8811 	msr	BASEPRI, r3
}
 8014244:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014246:	bf00      	nop
 8014248:	370c      	adds	r7, #12
 801424a:	46bd      	mov	sp, r7
 801424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014250:	4770      	bx	lr
 8014252:	bf00      	nop
 8014254:	2000023c 	.word	0x2000023c
	...

08014260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014260:	f3ef 8009 	mrs	r0, PSP
 8014264:	f3bf 8f6f 	isb	sy
 8014268:	4b15      	ldr	r3, [pc, #84]	; (80142c0 <pxCurrentTCBConst>)
 801426a:	681a      	ldr	r2, [r3, #0]
 801426c:	f01e 0f10 	tst.w	lr, #16
 8014270:	bf08      	it	eq
 8014272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801427a:	6010      	str	r0, [r2, #0]
 801427c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014280:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014284:	f380 8811 	msr	BASEPRI, r0
 8014288:	f3bf 8f4f 	dsb	sy
 801428c:	f3bf 8f6f 	isb	sy
 8014290:	f7fe fec2 	bl	8013018 <vTaskSwitchContext>
 8014294:	f04f 0000 	mov.w	r0, #0
 8014298:	f380 8811 	msr	BASEPRI, r0
 801429c:	bc09      	pop	{r0, r3}
 801429e:	6819      	ldr	r1, [r3, #0]
 80142a0:	6808      	ldr	r0, [r1, #0]
 80142a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142a6:	f01e 0f10 	tst.w	lr, #16
 80142aa:	bf08      	it	eq
 80142ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80142b0:	f380 8809 	msr	PSP, r0
 80142b4:	f3bf 8f6f 	isb	sy
 80142b8:	4770      	bx	lr
 80142ba:	bf00      	nop
 80142bc:	f3af 8000 	nop.w

080142c0 <pxCurrentTCBConst>:
 80142c0:	20001ee0 	.word	0x20001ee0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80142c4:	bf00      	nop
 80142c6:	bf00      	nop

080142c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b082      	sub	sp, #8
 80142cc:	af00      	add	r7, sp, #0
	__asm volatile
 80142ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142d2:	f383 8811 	msr	BASEPRI, r3
 80142d6:	f3bf 8f6f 	isb	sy
 80142da:	f3bf 8f4f 	dsb	sy
 80142de:	607b      	str	r3, [r7, #4]
}
 80142e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80142e2:	f7fe fddf 	bl	8012ea4 <xTaskIncrementTick>
 80142e6:	4603      	mov	r3, r0
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d003      	beq.n	80142f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80142ec:	4b06      	ldr	r3, [pc, #24]	; (8014308 <xPortSysTickHandler+0x40>)
 80142ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80142f2:	601a      	str	r2, [r3, #0]
 80142f4:	2300      	movs	r3, #0
 80142f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80142f8:	683b      	ldr	r3, [r7, #0]
 80142fa:	f383 8811 	msr	BASEPRI, r3
}
 80142fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014300:	bf00      	nop
 8014302:	3708      	adds	r7, #8
 8014304:	46bd      	mov	sp, r7
 8014306:	bd80      	pop	{r7, pc}
 8014308:	e000ed04 	.word	0xe000ed04

0801430c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801430c:	b480      	push	{r7}
 801430e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014310:	4b0b      	ldr	r3, [pc, #44]	; (8014340 <vPortSetupTimerInterrupt+0x34>)
 8014312:	2200      	movs	r2, #0
 8014314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014316:	4b0b      	ldr	r3, [pc, #44]	; (8014344 <vPortSetupTimerInterrupt+0x38>)
 8014318:	2200      	movs	r2, #0
 801431a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801431c:	4b0a      	ldr	r3, [pc, #40]	; (8014348 <vPortSetupTimerInterrupt+0x3c>)
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	4a0a      	ldr	r2, [pc, #40]	; (801434c <vPortSetupTimerInterrupt+0x40>)
 8014322:	fba2 2303 	umull	r2, r3, r2, r3
 8014326:	099b      	lsrs	r3, r3, #6
 8014328:	4a09      	ldr	r2, [pc, #36]	; (8014350 <vPortSetupTimerInterrupt+0x44>)
 801432a:	3b01      	subs	r3, #1
 801432c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801432e:	4b04      	ldr	r3, [pc, #16]	; (8014340 <vPortSetupTimerInterrupt+0x34>)
 8014330:	2207      	movs	r2, #7
 8014332:	601a      	str	r2, [r3, #0]
}
 8014334:	bf00      	nop
 8014336:	46bd      	mov	sp, r7
 8014338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801433c:	4770      	bx	lr
 801433e:	bf00      	nop
 8014340:	e000e010 	.word	0xe000e010
 8014344:	e000e018 	.word	0xe000e018
 8014348:	200001b8 	.word	0x200001b8
 801434c:	10624dd3 	.word	0x10624dd3
 8014350:	e000e014 	.word	0xe000e014

08014354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014354:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014364 <vPortEnableVFP+0x10>
 8014358:	6801      	ldr	r1, [r0, #0]
 801435a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801435e:	6001      	str	r1, [r0, #0]
 8014360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014362:	bf00      	nop
 8014364:	e000ed88 	.word	0xe000ed88

08014368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014368:	b480      	push	{r7}
 801436a:	b085      	sub	sp, #20
 801436c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801436e:	f3ef 8305 	mrs	r3, IPSR
 8014372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014374:	68fb      	ldr	r3, [r7, #12]
 8014376:	2b0f      	cmp	r3, #15
 8014378:	d914      	bls.n	80143a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801437a:	4a17      	ldr	r2, [pc, #92]	; (80143d8 <vPortValidateInterruptPriority+0x70>)
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	4413      	add	r3, r2
 8014380:	781b      	ldrb	r3, [r3, #0]
 8014382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014384:	4b15      	ldr	r3, [pc, #84]	; (80143dc <vPortValidateInterruptPriority+0x74>)
 8014386:	781b      	ldrb	r3, [r3, #0]
 8014388:	7afa      	ldrb	r2, [r7, #11]
 801438a:	429a      	cmp	r2, r3
 801438c:	d20a      	bcs.n	80143a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801438e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014392:	f383 8811 	msr	BASEPRI, r3
 8014396:	f3bf 8f6f 	isb	sy
 801439a:	f3bf 8f4f 	dsb	sy
 801439e:	607b      	str	r3, [r7, #4]
}
 80143a0:	bf00      	nop
 80143a2:	e7fe      	b.n	80143a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80143a4:	4b0e      	ldr	r3, [pc, #56]	; (80143e0 <vPortValidateInterruptPriority+0x78>)
 80143a6:	681b      	ldr	r3, [r3, #0]
 80143a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80143ac:	4b0d      	ldr	r3, [pc, #52]	; (80143e4 <vPortValidateInterruptPriority+0x7c>)
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	429a      	cmp	r2, r3
 80143b2:	d90a      	bls.n	80143ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80143b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143b8:	f383 8811 	msr	BASEPRI, r3
 80143bc:	f3bf 8f6f 	isb	sy
 80143c0:	f3bf 8f4f 	dsb	sy
 80143c4:	603b      	str	r3, [r7, #0]
}
 80143c6:	bf00      	nop
 80143c8:	e7fe      	b.n	80143c8 <vPortValidateInterruptPriority+0x60>
	}
 80143ca:	bf00      	nop
 80143cc:	3714      	adds	r7, #20
 80143ce:	46bd      	mov	sp, r7
 80143d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143d4:	4770      	bx	lr
 80143d6:	bf00      	nop
 80143d8:	e000e3f0 	.word	0xe000e3f0
 80143dc:	2000250c 	.word	0x2000250c
 80143e0:	e000ed0c 	.word	0xe000ed0c
 80143e4:	20002510 	.word	0x20002510

080143e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b08a      	sub	sp, #40	; 0x28
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80143f0:	2300      	movs	r3, #0
 80143f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80143f4:	f7fe fc9a 	bl	8012d2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80143f8:	4b5b      	ldr	r3, [pc, #364]	; (8014568 <pvPortMalloc+0x180>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d101      	bne.n	8014404 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014400:	f000 f920 	bl	8014644 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014404:	4b59      	ldr	r3, [pc, #356]	; (801456c <pvPortMalloc+0x184>)
 8014406:	681a      	ldr	r2, [r3, #0]
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	4013      	ands	r3, r2
 801440c:	2b00      	cmp	r3, #0
 801440e:	f040 8093 	bne.w	8014538 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	2b00      	cmp	r3, #0
 8014416:	d01d      	beq.n	8014454 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8014418:	2208      	movs	r2, #8
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	4413      	add	r3, r2
 801441e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	f003 0307 	and.w	r3, r3, #7
 8014426:	2b00      	cmp	r3, #0
 8014428:	d014      	beq.n	8014454 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	f023 0307 	bic.w	r3, r3, #7
 8014430:	3308      	adds	r3, #8
 8014432:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	f003 0307 	and.w	r3, r3, #7
 801443a:	2b00      	cmp	r3, #0
 801443c:	d00a      	beq.n	8014454 <pvPortMalloc+0x6c>
	__asm volatile
 801443e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014442:	f383 8811 	msr	BASEPRI, r3
 8014446:	f3bf 8f6f 	isb	sy
 801444a:	f3bf 8f4f 	dsb	sy
 801444e:	617b      	str	r3, [r7, #20]
}
 8014450:	bf00      	nop
 8014452:	e7fe      	b.n	8014452 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	2b00      	cmp	r3, #0
 8014458:	d06e      	beq.n	8014538 <pvPortMalloc+0x150>
 801445a:	4b45      	ldr	r3, [pc, #276]	; (8014570 <pvPortMalloc+0x188>)
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	687a      	ldr	r2, [r7, #4]
 8014460:	429a      	cmp	r2, r3
 8014462:	d869      	bhi.n	8014538 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014464:	4b43      	ldr	r3, [pc, #268]	; (8014574 <pvPortMalloc+0x18c>)
 8014466:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014468:	4b42      	ldr	r3, [pc, #264]	; (8014574 <pvPortMalloc+0x18c>)
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801446e:	e004      	b.n	801447a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014472:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801447c:	685b      	ldr	r3, [r3, #4]
 801447e:	687a      	ldr	r2, [r7, #4]
 8014480:	429a      	cmp	r2, r3
 8014482:	d903      	bls.n	801448c <pvPortMalloc+0xa4>
 8014484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d1f1      	bne.n	8014470 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801448c:	4b36      	ldr	r3, [pc, #216]	; (8014568 <pvPortMalloc+0x180>)
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014492:	429a      	cmp	r2, r3
 8014494:	d050      	beq.n	8014538 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014496:	6a3b      	ldr	r3, [r7, #32]
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	2208      	movs	r2, #8
 801449c:	4413      	add	r3, r2
 801449e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80144a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144a2:	681a      	ldr	r2, [r3, #0]
 80144a4:	6a3b      	ldr	r3, [r7, #32]
 80144a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80144a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144aa:	685a      	ldr	r2, [r3, #4]
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	1ad2      	subs	r2, r2, r3
 80144b0:	2308      	movs	r3, #8
 80144b2:	005b      	lsls	r3, r3, #1
 80144b4:	429a      	cmp	r2, r3
 80144b6:	d91f      	bls.n	80144f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80144b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	4413      	add	r3, r2
 80144be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80144c0:	69bb      	ldr	r3, [r7, #24]
 80144c2:	f003 0307 	and.w	r3, r3, #7
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d00a      	beq.n	80144e0 <pvPortMalloc+0xf8>
	__asm volatile
 80144ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144ce:	f383 8811 	msr	BASEPRI, r3
 80144d2:	f3bf 8f6f 	isb	sy
 80144d6:	f3bf 8f4f 	dsb	sy
 80144da:	613b      	str	r3, [r7, #16]
}
 80144dc:	bf00      	nop
 80144de:	e7fe      	b.n	80144de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80144e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144e2:	685a      	ldr	r2, [r3, #4]
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	1ad2      	subs	r2, r2, r3
 80144e8:	69bb      	ldr	r3, [r7, #24]
 80144ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80144ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144ee:	687a      	ldr	r2, [r7, #4]
 80144f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80144f2:	69b8      	ldr	r0, [r7, #24]
 80144f4:	f000 f908 	bl	8014708 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80144f8:	4b1d      	ldr	r3, [pc, #116]	; (8014570 <pvPortMalloc+0x188>)
 80144fa:	681a      	ldr	r2, [r3, #0]
 80144fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144fe:	685b      	ldr	r3, [r3, #4]
 8014500:	1ad3      	subs	r3, r2, r3
 8014502:	4a1b      	ldr	r2, [pc, #108]	; (8014570 <pvPortMalloc+0x188>)
 8014504:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014506:	4b1a      	ldr	r3, [pc, #104]	; (8014570 <pvPortMalloc+0x188>)
 8014508:	681a      	ldr	r2, [r3, #0]
 801450a:	4b1b      	ldr	r3, [pc, #108]	; (8014578 <pvPortMalloc+0x190>)
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	429a      	cmp	r2, r3
 8014510:	d203      	bcs.n	801451a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014512:	4b17      	ldr	r3, [pc, #92]	; (8014570 <pvPortMalloc+0x188>)
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	4a18      	ldr	r2, [pc, #96]	; (8014578 <pvPortMalloc+0x190>)
 8014518:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801451c:	685a      	ldr	r2, [r3, #4]
 801451e:	4b13      	ldr	r3, [pc, #76]	; (801456c <pvPortMalloc+0x184>)
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	431a      	orrs	r2, r3
 8014524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014526:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801452a:	2200      	movs	r2, #0
 801452c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801452e:	4b13      	ldr	r3, [pc, #76]	; (801457c <pvPortMalloc+0x194>)
 8014530:	681b      	ldr	r3, [r3, #0]
 8014532:	3301      	adds	r3, #1
 8014534:	4a11      	ldr	r2, [pc, #68]	; (801457c <pvPortMalloc+0x194>)
 8014536:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014538:	f7fe fc06 	bl	8012d48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801453c:	69fb      	ldr	r3, [r7, #28]
 801453e:	f003 0307 	and.w	r3, r3, #7
 8014542:	2b00      	cmp	r3, #0
 8014544:	d00a      	beq.n	801455c <pvPortMalloc+0x174>
	__asm volatile
 8014546:	f04f 0350 	mov.w	r3, #80	; 0x50
 801454a:	f383 8811 	msr	BASEPRI, r3
 801454e:	f3bf 8f6f 	isb	sy
 8014552:	f3bf 8f4f 	dsb	sy
 8014556:	60fb      	str	r3, [r7, #12]
}
 8014558:	bf00      	nop
 801455a:	e7fe      	b.n	801455a <pvPortMalloc+0x172>
	return pvReturn;
 801455c:	69fb      	ldr	r3, [r7, #28]
}
 801455e:	4618      	mov	r0, r3
 8014560:	3728      	adds	r7, #40	; 0x28
 8014562:	46bd      	mov	sp, r7
 8014564:	bd80      	pop	{r7, pc}
 8014566:	bf00      	nop
 8014568:	2000611c 	.word	0x2000611c
 801456c:	20006130 	.word	0x20006130
 8014570:	20006120 	.word	0x20006120
 8014574:	20006114 	.word	0x20006114
 8014578:	20006124 	.word	0x20006124
 801457c:	20006128 	.word	0x20006128

08014580 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014580:	b580      	push	{r7, lr}
 8014582:	b086      	sub	sp, #24
 8014584:	af00      	add	r7, sp, #0
 8014586:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d04d      	beq.n	801462e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014592:	2308      	movs	r3, #8
 8014594:	425b      	negs	r3, r3
 8014596:	697a      	ldr	r2, [r7, #20]
 8014598:	4413      	add	r3, r2
 801459a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801459c:	697b      	ldr	r3, [r7, #20]
 801459e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80145a0:	693b      	ldr	r3, [r7, #16]
 80145a2:	685a      	ldr	r2, [r3, #4]
 80145a4:	4b24      	ldr	r3, [pc, #144]	; (8014638 <vPortFree+0xb8>)
 80145a6:	681b      	ldr	r3, [r3, #0]
 80145a8:	4013      	ands	r3, r2
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d10a      	bne.n	80145c4 <vPortFree+0x44>
	__asm volatile
 80145ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145b2:	f383 8811 	msr	BASEPRI, r3
 80145b6:	f3bf 8f6f 	isb	sy
 80145ba:	f3bf 8f4f 	dsb	sy
 80145be:	60fb      	str	r3, [r7, #12]
}
 80145c0:	bf00      	nop
 80145c2:	e7fe      	b.n	80145c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80145c4:	693b      	ldr	r3, [r7, #16]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d00a      	beq.n	80145e2 <vPortFree+0x62>
	__asm volatile
 80145cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145d0:	f383 8811 	msr	BASEPRI, r3
 80145d4:	f3bf 8f6f 	isb	sy
 80145d8:	f3bf 8f4f 	dsb	sy
 80145dc:	60bb      	str	r3, [r7, #8]
}
 80145de:	bf00      	nop
 80145e0:	e7fe      	b.n	80145e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80145e2:	693b      	ldr	r3, [r7, #16]
 80145e4:	685a      	ldr	r2, [r3, #4]
 80145e6:	4b14      	ldr	r3, [pc, #80]	; (8014638 <vPortFree+0xb8>)
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	4013      	ands	r3, r2
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d01e      	beq.n	801462e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80145f0:	693b      	ldr	r3, [r7, #16]
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d11a      	bne.n	801462e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80145f8:	693b      	ldr	r3, [r7, #16]
 80145fa:	685a      	ldr	r2, [r3, #4]
 80145fc:	4b0e      	ldr	r3, [pc, #56]	; (8014638 <vPortFree+0xb8>)
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	43db      	mvns	r3, r3
 8014602:	401a      	ands	r2, r3
 8014604:	693b      	ldr	r3, [r7, #16]
 8014606:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014608:	f7fe fb90 	bl	8012d2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801460c:	693b      	ldr	r3, [r7, #16]
 801460e:	685a      	ldr	r2, [r3, #4]
 8014610:	4b0a      	ldr	r3, [pc, #40]	; (801463c <vPortFree+0xbc>)
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	4413      	add	r3, r2
 8014616:	4a09      	ldr	r2, [pc, #36]	; (801463c <vPortFree+0xbc>)
 8014618:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801461a:	6938      	ldr	r0, [r7, #16]
 801461c:	f000 f874 	bl	8014708 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014620:	4b07      	ldr	r3, [pc, #28]	; (8014640 <vPortFree+0xc0>)
 8014622:	681b      	ldr	r3, [r3, #0]
 8014624:	3301      	adds	r3, #1
 8014626:	4a06      	ldr	r2, [pc, #24]	; (8014640 <vPortFree+0xc0>)
 8014628:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801462a:	f7fe fb8d 	bl	8012d48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801462e:	bf00      	nop
 8014630:	3718      	adds	r7, #24
 8014632:	46bd      	mov	sp, r7
 8014634:	bd80      	pop	{r7, pc}
 8014636:	bf00      	nop
 8014638:	20006130 	.word	0x20006130
 801463c:	20006120 	.word	0x20006120
 8014640:	2000612c 	.word	0x2000612c

08014644 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014644:	b480      	push	{r7}
 8014646:	b085      	sub	sp, #20
 8014648:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801464a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801464e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014650:	4b27      	ldr	r3, [pc, #156]	; (80146f0 <prvHeapInit+0xac>)
 8014652:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	f003 0307 	and.w	r3, r3, #7
 801465a:	2b00      	cmp	r3, #0
 801465c:	d00c      	beq.n	8014678 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801465e:	68fb      	ldr	r3, [r7, #12]
 8014660:	3307      	adds	r3, #7
 8014662:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	f023 0307 	bic.w	r3, r3, #7
 801466a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801466c:	68ba      	ldr	r2, [r7, #8]
 801466e:	68fb      	ldr	r3, [r7, #12]
 8014670:	1ad3      	subs	r3, r2, r3
 8014672:	4a1f      	ldr	r2, [pc, #124]	; (80146f0 <prvHeapInit+0xac>)
 8014674:	4413      	add	r3, r2
 8014676:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014678:	68fb      	ldr	r3, [r7, #12]
 801467a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801467c:	4a1d      	ldr	r2, [pc, #116]	; (80146f4 <prvHeapInit+0xb0>)
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014682:	4b1c      	ldr	r3, [pc, #112]	; (80146f4 <prvHeapInit+0xb0>)
 8014684:	2200      	movs	r2, #0
 8014686:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	68ba      	ldr	r2, [r7, #8]
 801468c:	4413      	add	r3, r2
 801468e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014690:	2208      	movs	r2, #8
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	1a9b      	subs	r3, r3, r2
 8014696:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	f023 0307 	bic.w	r3, r3, #7
 801469e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	4a15      	ldr	r2, [pc, #84]	; (80146f8 <prvHeapInit+0xb4>)
 80146a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80146a6:	4b14      	ldr	r3, [pc, #80]	; (80146f8 <prvHeapInit+0xb4>)
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	2200      	movs	r2, #0
 80146ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80146ae:	4b12      	ldr	r3, [pc, #72]	; (80146f8 <prvHeapInit+0xb4>)
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	2200      	movs	r2, #0
 80146b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80146ba:	683b      	ldr	r3, [r7, #0]
 80146bc:	68fa      	ldr	r2, [r7, #12]
 80146be:	1ad2      	subs	r2, r2, r3
 80146c0:	683b      	ldr	r3, [r7, #0]
 80146c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80146c4:	4b0c      	ldr	r3, [pc, #48]	; (80146f8 <prvHeapInit+0xb4>)
 80146c6:	681a      	ldr	r2, [r3, #0]
 80146c8:	683b      	ldr	r3, [r7, #0]
 80146ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80146cc:	683b      	ldr	r3, [r7, #0]
 80146ce:	685b      	ldr	r3, [r3, #4]
 80146d0:	4a0a      	ldr	r2, [pc, #40]	; (80146fc <prvHeapInit+0xb8>)
 80146d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80146d4:	683b      	ldr	r3, [r7, #0]
 80146d6:	685b      	ldr	r3, [r3, #4]
 80146d8:	4a09      	ldr	r2, [pc, #36]	; (8014700 <prvHeapInit+0xbc>)
 80146da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80146dc:	4b09      	ldr	r3, [pc, #36]	; (8014704 <prvHeapInit+0xc0>)
 80146de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80146e2:	601a      	str	r2, [r3, #0]
}
 80146e4:	bf00      	nop
 80146e6:	3714      	adds	r7, #20
 80146e8:	46bd      	mov	sp, r7
 80146ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ee:	4770      	bx	lr
 80146f0:	20002514 	.word	0x20002514
 80146f4:	20006114 	.word	0x20006114
 80146f8:	2000611c 	.word	0x2000611c
 80146fc:	20006124 	.word	0x20006124
 8014700:	20006120 	.word	0x20006120
 8014704:	20006130 	.word	0x20006130

08014708 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014708:	b480      	push	{r7}
 801470a:	b085      	sub	sp, #20
 801470c:	af00      	add	r7, sp, #0
 801470e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014710:	4b28      	ldr	r3, [pc, #160]	; (80147b4 <prvInsertBlockIntoFreeList+0xac>)
 8014712:	60fb      	str	r3, [r7, #12]
 8014714:	e002      	b.n	801471c <prvInsertBlockIntoFreeList+0x14>
 8014716:	68fb      	ldr	r3, [r7, #12]
 8014718:	681b      	ldr	r3, [r3, #0]
 801471a:	60fb      	str	r3, [r7, #12]
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	681b      	ldr	r3, [r3, #0]
 8014720:	687a      	ldr	r2, [r7, #4]
 8014722:	429a      	cmp	r2, r3
 8014724:	d8f7      	bhi.n	8014716 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014726:	68fb      	ldr	r3, [r7, #12]
 8014728:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	685b      	ldr	r3, [r3, #4]
 801472e:	68ba      	ldr	r2, [r7, #8]
 8014730:	4413      	add	r3, r2
 8014732:	687a      	ldr	r2, [r7, #4]
 8014734:	429a      	cmp	r2, r3
 8014736:	d108      	bne.n	801474a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	685a      	ldr	r2, [r3, #4]
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	685b      	ldr	r3, [r3, #4]
 8014740:	441a      	add	r2, r3
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	685b      	ldr	r3, [r3, #4]
 8014752:	68ba      	ldr	r2, [r7, #8]
 8014754:	441a      	add	r2, r3
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	429a      	cmp	r2, r3
 801475c:	d118      	bne.n	8014790 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	681a      	ldr	r2, [r3, #0]
 8014762:	4b15      	ldr	r3, [pc, #84]	; (80147b8 <prvInsertBlockIntoFreeList+0xb0>)
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	429a      	cmp	r2, r3
 8014768:	d00d      	beq.n	8014786 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	685a      	ldr	r2, [r3, #4]
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	685b      	ldr	r3, [r3, #4]
 8014774:	441a      	add	r2, r3
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	681b      	ldr	r3, [r3, #0]
 801477e:	681a      	ldr	r2, [r3, #0]
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	601a      	str	r2, [r3, #0]
 8014784:	e008      	b.n	8014798 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014786:	4b0c      	ldr	r3, [pc, #48]	; (80147b8 <prvInsertBlockIntoFreeList+0xb0>)
 8014788:	681a      	ldr	r2, [r3, #0]
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	601a      	str	r2, [r3, #0]
 801478e:	e003      	b.n	8014798 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	681a      	ldr	r2, [r3, #0]
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014798:	68fa      	ldr	r2, [r7, #12]
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	429a      	cmp	r2, r3
 801479e:	d002      	beq.n	80147a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	687a      	ldr	r2, [r7, #4]
 80147a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80147a6:	bf00      	nop
 80147a8:	3714      	adds	r7, #20
 80147aa:	46bd      	mov	sp, r7
 80147ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b0:	4770      	bx	lr
 80147b2:	bf00      	nop
 80147b4:	20006114 	.word	0x20006114
 80147b8:	2000611c 	.word	0x2000611c

080147bc <__errno>:
 80147bc:	4b01      	ldr	r3, [pc, #4]	; (80147c4 <__errno+0x8>)
 80147be:	6818      	ldr	r0, [r3, #0]
 80147c0:	4770      	bx	lr
 80147c2:	bf00      	nop
 80147c4:	20000240 	.word	0x20000240

080147c8 <__libc_init_array>:
 80147c8:	b570      	push	{r4, r5, r6, lr}
 80147ca:	4d0d      	ldr	r5, [pc, #52]	; (8014800 <__libc_init_array+0x38>)
 80147cc:	4c0d      	ldr	r4, [pc, #52]	; (8014804 <__libc_init_array+0x3c>)
 80147ce:	1b64      	subs	r4, r4, r5
 80147d0:	10a4      	asrs	r4, r4, #2
 80147d2:	2600      	movs	r6, #0
 80147d4:	42a6      	cmp	r6, r4
 80147d6:	d109      	bne.n	80147ec <__libc_init_array+0x24>
 80147d8:	4d0b      	ldr	r5, [pc, #44]	; (8014808 <__libc_init_array+0x40>)
 80147da:	4c0c      	ldr	r4, [pc, #48]	; (801480c <__libc_init_array+0x44>)
 80147dc:	f005 fa22 	bl	8019c24 <_init>
 80147e0:	1b64      	subs	r4, r4, r5
 80147e2:	10a4      	asrs	r4, r4, #2
 80147e4:	2600      	movs	r6, #0
 80147e6:	42a6      	cmp	r6, r4
 80147e8:	d105      	bne.n	80147f6 <__libc_init_array+0x2e>
 80147ea:	bd70      	pop	{r4, r5, r6, pc}
 80147ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80147f0:	4798      	blx	r3
 80147f2:	3601      	adds	r6, #1
 80147f4:	e7ee      	b.n	80147d4 <__libc_init_array+0xc>
 80147f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80147fa:	4798      	blx	r3
 80147fc:	3601      	adds	r6, #1
 80147fe:	e7f2      	b.n	80147e6 <__libc_init_array+0x1e>
 8014800:	0801b114 	.word	0x0801b114
 8014804:	0801b114 	.word	0x0801b114
 8014808:	0801b114 	.word	0x0801b114
 801480c:	0801b118 	.word	0x0801b118

08014810 <malloc>:
 8014810:	4b02      	ldr	r3, [pc, #8]	; (801481c <malloc+0xc>)
 8014812:	4601      	mov	r1, r0
 8014814:	6818      	ldr	r0, [r3, #0]
 8014816:	f000 b869 	b.w	80148ec <_malloc_r>
 801481a:	bf00      	nop
 801481c:	20000240 	.word	0x20000240

08014820 <memcpy>:
 8014820:	440a      	add	r2, r1
 8014822:	4291      	cmp	r1, r2
 8014824:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8014828:	d100      	bne.n	801482c <memcpy+0xc>
 801482a:	4770      	bx	lr
 801482c:	b510      	push	{r4, lr}
 801482e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014832:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014836:	4291      	cmp	r1, r2
 8014838:	d1f9      	bne.n	801482e <memcpy+0xe>
 801483a:	bd10      	pop	{r4, pc}

0801483c <memset>:
 801483c:	4402      	add	r2, r0
 801483e:	4603      	mov	r3, r0
 8014840:	4293      	cmp	r3, r2
 8014842:	d100      	bne.n	8014846 <memset+0xa>
 8014844:	4770      	bx	lr
 8014846:	f803 1b01 	strb.w	r1, [r3], #1
 801484a:	e7f9      	b.n	8014840 <memset+0x4>

0801484c <_free_r>:
 801484c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801484e:	2900      	cmp	r1, #0
 8014850:	d048      	beq.n	80148e4 <_free_r+0x98>
 8014852:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014856:	9001      	str	r0, [sp, #4]
 8014858:	2b00      	cmp	r3, #0
 801485a:	f1a1 0404 	sub.w	r4, r1, #4
 801485e:	bfb8      	it	lt
 8014860:	18e4      	addlt	r4, r4, r3
 8014862:	f003 f90d 	bl	8017a80 <__malloc_lock>
 8014866:	4a20      	ldr	r2, [pc, #128]	; (80148e8 <_free_r+0x9c>)
 8014868:	9801      	ldr	r0, [sp, #4]
 801486a:	6813      	ldr	r3, [r2, #0]
 801486c:	4615      	mov	r5, r2
 801486e:	b933      	cbnz	r3, 801487e <_free_r+0x32>
 8014870:	6063      	str	r3, [r4, #4]
 8014872:	6014      	str	r4, [r2, #0]
 8014874:	b003      	add	sp, #12
 8014876:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801487a:	f003 b907 	b.w	8017a8c <__malloc_unlock>
 801487e:	42a3      	cmp	r3, r4
 8014880:	d90b      	bls.n	801489a <_free_r+0x4e>
 8014882:	6821      	ldr	r1, [r4, #0]
 8014884:	1862      	adds	r2, r4, r1
 8014886:	4293      	cmp	r3, r2
 8014888:	bf04      	itt	eq
 801488a:	681a      	ldreq	r2, [r3, #0]
 801488c:	685b      	ldreq	r3, [r3, #4]
 801488e:	6063      	str	r3, [r4, #4]
 8014890:	bf04      	itt	eq
 8014892:	1852      	addeq	r2, r2, r1
 8014894:	6022      	streq	r2, [r4, #0]
 8014896:	602c      	str	r4, [r5, #0]
 8014898:	e7ec      	b.n	8014874 <_free_r+0x28>
 801489a:	461a      	mov	r2, r3
 801489c:	685b      	ldr	r3, [r3, #4]
 801489e:	b10b      	cbz	r3, 80148a4 <_free_r+0x58>
 80148a0:	42a3      	cmp	r3, r4
 80148a2:	d9fa      	bls.n	801489a <_free_r+0x4e>
 80148a4:	6811      	ldr	r1, [r2, #0]
 80148a6:	1855      	adds	r5, r2, r1
 80148a8:	42a5      	cmp	r5, r4
 80148aa:	d10b      	bne.n	80148c4 <_free_r+0x78>
 80148ac:	6824      	ldr	r4, [r4, #0]
 80148ae:	4421      	add	r1, r4
 80148b0:	1854      	adds	r4, r2, r1
 80148b2:	42a3      	cmp	r3, r4
 80148b4:	6011      	str	r1, [r2, #0]
 80148b6:	d1dd      	bne.n	8014874 <_free_r+0x28>
 80148b8:	681c      	ldr	r4, [r3, #0]
 80148ba:	685b      	ldr	r3, [r3, #4]
 80148bc:	6053      	str	r3, [r2, #4]
 80148be:	4421      	add	r1, r4
 80148c0:	6011      	str	r1, [r2, #0]
 80148c2:	e7d7      	b.n	8014874 <_free_r+0x28>
 80148c4:	d902      	bls.n	80148cc <_free_r+0x80>
 80148c6:	230c      	movs	r3, #12
 80148c8:	6003      	str	r3, [r0, #0]
 80148ca:	e7d3      	b.n	8014874 <_free_r+0x28>
 80148cc:	6825      	ldr	r5, [r4, #0]
 80148ce:	1961      	adds	r1, r4, r5
 80148d0:	428b      	cmp	r3, r1
 80148d2:	bf04      	itt	eq
 80148d4:	6819      	ldreq	r1, [r3, #0]
 80148d6:	685b      	ldreq	r3, [r3, #4]
 80148d8:	6063      	str	r3, [r4, #4]
 80148da:	bf04      	itt	eq
 80148dc:	1949      	addeq	r1, r1, r5
 80148de:	6021      	streq	r1, [r4, #0]
 80148e0:	6054      	str	r4, [r2, #4]
 80148e2:	e7c7      	b.n	8014874 <_free_r+0x28>
 80148e4:	b003      	add	sp, #12
 80148e6:	bd30      	pop	{r4, r5, pc}
 80148e8:	20006134 	.word	0x20006134

080148ec <_malloc_r>:
 80148ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148ee:	1ccd      	adds	r5, r1, #3
 80148f0:	f025 0503 	bic.w	r5, r5, #3
 80148f4:	3508      	adds	r5, #8
 80148f6:	2d0c      	cmp	r5, #12
 80148f8:	bf38      	it	cc
 80148fa:	250c      	movcc	r5, #12
 80148fc:	2d00      	cmp	r5, #0
 80148fe:	4606      	mov	r6, r0
 8014900:	db01      	blt.n	8014906 <_malloc_r+0x1a>
 8014902:	42a9      	cmp	r1, r5
 8014904:	d903      	bls.n	801490e <_malloc_r+0x22>
 8014906:	230c      	movs	r3, #12
 8014908:	6033      	str	r3, [r6, #0]
 801490a:	2000      	movs	r0, #0
 801490c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801490e:	f003 f8b7 	bl	8017a80 <__malloc_lock>
 8014912:	4921      	ldr	r1, [pc, #132]	; (8014998 <_malloc_r+0xac>)
 8014914:	680a      	ldr	r2, [r1, #0]
 8014916:	4614      	mov	r4, r2
 8014918:	b99c      	cbnz	r4, 8014942 <_malloc_r+0x56>
 801491a:	4f20      	ldr	r7, [pc, #128]	; (801499c <_malloc_r+0xb0>)
 801491c:	683b      	ldr	r3, [r7, #0]
 801491e:	b923      	cbnz	r3, 801492a <_malloc_r+0x3e>
 8014920:	4621      	mov	r1, r4
 8014922:	4630      	mov	r0, r6
 8014924:	f000 feb6 	bl	8015694 <_sbrk_r>
 8014928:	6038      	str	r0, [r7, #0]
 801492a:	4629      	mov	r1, r5
 801492c:	4630      	mov	r0, r6
 801492e:	f000 feb1 	bl	8015694 <_sbrk_r>
 8014932:	1c43      	adds	r3, r0, #1
 8014934:	d123      	bne.n	801497e <_malloc_r+0x92>
 8014936:	230c      	movs	r3, #12
 8014938:	6033      	str	r3, [r6, #0]
 801493a:	4630      	mov	r0, r6
 801493c:	f003 f8a6 	bl	8017a8c <__malloc_unlock>
 8014940:	e7e3      	b.n	801490a <_malloc_r+0x1e>
 8014942:	6823      	ldr	r3, [r4, #0]
 8014944:	1b5b      	subs	r3, r3, r5
 8014946:	d417      	bmi.n	8014978 <_malloc_r+0x8c>
 8014948:	2b0b      	cmp	r3, #11
 801494a:	d903      	bls.n	8014954 <_malloc_r+0x68>
 801494c:	6023      	str	r3, [r4, #0]
 801494e:	441c      	add	r4, r3
 8014950:	6025      	str	r5, [r4, #0]
 8014952:	e004      	b.n	801495e <_malloc_r+0x72>
 8014954:	6863      	ldr	r3, [r4, #4]
 8014956:	42a2      	cmp	r2, r4
 8014958:	bf0c      	ite	eq
 801495a:	600b      	streq	r3, [r1, #0]
 801495c:	6053      	strne	r3, [r2, #4]
 801495e:	4630      	mov	r0, r6
 8014960:	f003 f894 	bl	8017a8c <__malloc_unlock>
 8014964:	f104 000b 	add.w	r0, r4, #11
 8014968:	1d23      	adds	r3, r4, #4
 801496a:	f020 0007 	bic.w	r0, r0, #7
 801496e:	1ac2      	subs	r2, r0, r3
 8014970:	d0cc      	beq.n	801490c <_malloc_r+0x20>
 8014972:	1a1b      	subs	r3, r3, r0
 8014974:	50a3      	str	r3, [r4, r2]
 8014976:	e7c9      	b.n	801490c <_malloc_r+0x20>
 8014978:	4622      	mov	r2, r4
 801497a:	6864      	ldr	r4, [r4, #4]
 801497c:	e7cc      	b.n	8014918 <_malloc_r+0x2c>
 801497e:	1cc4      	adds	r4, r0, #3
 8014980:	f024 0403 	bic.w	r4, r4, #3
 8014984:	42a0      	cmp	r0, r4
 8014986:	d0e3      	beq.n	8014950 <_malloc_r+0x64>
 8014988:	1a21      	subs	r1, r4, r0
 801498a:	4630      	mov	r0, r6
 801498c:	f000 fe82 	bl	8015694 <_sbrk_r>
 8014990:	3001      	adds	r0, #1
 8014992:	d1dd      	bne.n	8014950 <_malloc_r+0x64>
 8014994:	e7cf      	b.n	8014936 <_malloc_r+0x4a>
 8014996:	bf00      	nop
 8014998:	20006134 	.word	0x20006134
 801499c:	20006138 	.word	0x20006138

080149a0 <__cvt>:
 80149a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80149a4:	ec55 4b10 	vmov	r4, r5, d0
 80149a8:	2d00      	cmp	r5, #0
 80149aa:	460e      	mov	r6, r1
 80149ac:	4619      	mov	r1, r3
 80149ae:	462b      	mov	r3, r5
 80149b0:	bfbb      	ittet	lt
 80149b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80149b6:	461d      	movlt	r5, r3
 80149b8:	2300      	movge	r3, #0
 80149ba:	232d      	movlt	r3, #45	; 0x2d
 80149bc:	700b      	strb	r3, [r1, #0]
 80149be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80149c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80149c4:	4691      	mov	r9, r2
 80149c6:	f023 0820 	bic.w	r8, r3, #32
 80149ca:	bfbc      	itt	lt
 80149cc:	4622      	movlt	r2, r4
 80149ce:	4614      	movlt	r4, r2
 80149d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80149d4:	d005      	beq.n	80149e2 <__cvt+0x42>
 80149d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80149da:	d100      	bne.n	80149de <__cvt+0x3e>
 80149dc:	3601      	adds	r6, #1
 80149de:	2102      	movs	r1, #2
 80149e0:	e000      	b.n	80149e4 <__cvt+0x44>
 80149e2:	2103      	movs	r1, #3
 80149e4:	ab03      	add	r3, sp, #12
 80149e6:	9301      	str	r3, [sp, #4]
 80149e8:	ab02      	add	r3, sp, #8
 80149ea:	9300      	str	r3, [sp, #0]
 80149ec:	ec45 4b10 	vmov	d0, r4, r5
 80149f0:	4653      	mov	r3, sl
 80149f2:	4632      	mov	r2, r6
 80149f4:	f001 fec0 	bl	8016778 <_dtoa_r>
 80149f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80149fc:	4607      	mov	r7, r0
 80149fe:	d102      	bne.n	8014a06 <__cvt+0x66>
 8014a00:	f019 0f01 	tst.w	r9, #1
 8014a04:	d022      	beq.n	8014a4c <__cvt+0xac>
 8014a06:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8014a0a:	eb07 0906 	add.w	r9, r7, r6
 8014a0e:	d110      	bne.n	8014a32 <__cvt+0x92>
 8014a10:	783b      	ldrb	r3, [r7, #0]
 8014a12:	2b30      	cmp	r3, #48	; 0x30
 8014a14:	d10a      	bne.n	8014a2c <__cvt+0x8c>
 8014a16:	2200      	movs	r2, #0
 8014a18:	2300      	movs	r3, #0
 8014a1a:	4620      	mov	r0, r4
 8014a1c:	4629      	mov	r1, r5
 8014a1e:	f7ec f853 	bl	8000ac8 <__aeabi_dcmpeq>
 8014a22:	b918      	cbnz	r0, 8014a2c <__cvt+0x8c>
 8014a24:	f1c6 0601 	rsb	r6, r6, #1
 8014a28:	f8ca 6000 	str.w	r6, [sl]
 8014a2c:	f8da 3000 	ldr.w	r3, [sl]
 8014a30:	4499      	add	r9, r3
 8014a32:	2200      	movs	r2, #0
 8014a34:	2300      	movs	r3, #0
 8014a36:	4620      	mov	r0, r4
 8014a38:	4629      	mov	r1, r5
 8014a3a:	f7ec f845 	bl	8000ac8 <__aeabi_dcmpeq>
 8014a3e:	b108      	cbz	r0, 8014a44 <__cvt+0xa4>
 8014a40:	f8cd 900c 	str.w	r9, [sp, #12]
 8014a44:	2230      	movs	r2, #48	; 0x30
 8014a46:	9b03      	ldr	r3, [sp, #12]
 8014a48:	454b      	cmp	r3, r9
 8014a4a:	d307      	bcc.n	8014a5c <__cvt+0xbc>
 8014a4c:	9b03      	ldr	r3, [sp, #12]
 8014a4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014a50:	1bdb      	subs	r3, r3, r7
 8014a52:	4638      	mov	r0, r7
 8014a54:	6013      	str	r3, [r2, #0]
 8014a56:	b004      	add	sp, #16
 8014a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a5c:	1c59      	adds	r1, r3, #1
 8014a5e:	9103      	str	r1, [sp, #12]
 8014a60:	701a      	strb	r2, [r3, #0]
 8014a62:	e7f0      	b.n	8014a46 <__cvt+0xa6>

08014a64 <__exponent>:
 8014a64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014a66:	4603      	mov	r3, r0
 8014a68:	2900      	cmp	r1, #0
 8014a6a:	bfb8      	it	lt
 8014a6c:	4249      	neglt	r1, r1
 8014a6e:	f803 2b02 	strb.w	r2, [r3], #2
 8014a72:	bfb4      	ite	lt
 8014a74:	222d      	movlt	r2, #45	; 0x2d
 8014a76:	222b      	movge	r2, #43	; 0x2b
 8014a78:	2909      	cmp	r1, #9
 8014a7a:	7042      	strb	r2, [r0, #1]
 8014a7c:	dd2a      	ble.n	8014ad4 <__exponent+0x70>
 8014a7e:	f10d 0407 	add.w	r4, sp, #7
 8014a82:	46a4      	mov	ip, r4
 8014a84:	270a      	movs	r7, #10
 8014a86:	46a6      	mov	lr, r4
 8014a88:	460a      	mov	r2, r1
 8014a8a:	fb91 f6f7 	sdiv	r6, r1, r7
 8014a8e:	fb07 1516 	mls	r5, r7, r6, r1
 8014a92:	3530      	adds	r5, #48	; 0x30
 8014a94:	2a63      	cmp	r2, #99	; 0x63
 8014a96:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8014a9a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8014a9e:	4631      	mov	r1, r6
 8014aa0:	dcf1      	bgt.n	8014a86 <__exponent+0x22>
 8014aa2:	3130      	adds	r1, #48	; 0x30
 8014aa4:	f1ae 0502 	sub.w	r5, lr, #2
 8014aa8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8014aac:	1c44      	adds	r4, r0, #1
 8014aae:	4629      	mov	r1, r5
 8014ab0:	4561      	cmp	r1, ip
 8014ab2:	d30a      	bcc.n	8014aca <__exponent+0x66>
 8014ab4:	f10d 0209 	add.w	r2, sp, #9
 8014ab8:	eba2 020e 	sub.w	r2, r2, lr
 8014abc:	4565      	cmp	r5, ip
 8014abe:	bf88      	it	hi
 8014ac0:	2200      	movhi	r2, #0
 8014ac2:	4413      	add	r3, r2
 8014ac4:	1a18      	subs	r0, r3, r0
 8014ac6:	b003      	add	sp, #12
 8014ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014aca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014ace:	f804 2f01 	strb.w	r2, [r4, #1]!
 8014ad2:	e7ed      	b.n	8014ab0 <__exponent+0x4c>
 8014ad4:	2330      	movs	r3, #48	; 0x30
 8014ad6:	3130      	adds	r1, #48	; 0x30
 8014ad8:	7083      	strb	r3, [r0, #2]
 8014ada:	70c1      	strb	r1, [r0, #3]
 8014adc:	1d03      	adds	r3, r0, #4
 8014ade:	e7f1      	b.n	8014ac4 <__exponent+0x60>

08014ae0 <_printf_float>:
 8014ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ae4:	ed2d 8b02 	vpush	{d8}
 8014ae8:	b08d      	sub	sp, #52	; 0x34
 8014aea:	460c      	mov	r4, r1
 8014aec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8014af0:	4616      	mov	r6, r2
 8014af2:	461f      	mov	r7, r3
 8014af4:	4605      	mov	r5, r0
 8014af6:	f002 ff9b 	bl	8017a30 <_localeconv_r>
 8014afa:	f8d0 a000 	ldr.w	sl, [r0]
 8014afe:	4650      	mov	r0, sl
 8014b00:	f7eb fb66 	bl	80001d0 <strlen>
 8014b04:	2300      	movs	r3, #0
 8014b06:	930a      	str	r3, [sp, #40]	; 0x28
 8014b08:	6823      	ldr	r3, [r4, #0]
 8014b0a:	9305      	str	r3, [sp, #20]
 8014b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8014b10:	f894 b018 	ldrb.w	fp, [r4, #24]
 8014b14:	3307      	adds	r3, #7
 8014b16:	f023 0307 	bic.w	r3, r3, #7
 8014b1a:	f103 0208 	add.w	r2, r3, #8
 8014b1e:	f8c8 2000 	str.w	r2, [r8]
 8014b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b26:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014b2a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8014b2e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014b32:	9307      	str	r3, [sp, #28]
 8014b34:	f8cd 8018 	str.w	r8, [sp, #24]
 8014b38:	ee08 0a10 	vmov	s16, r0
 8014b3c:	4b9f      	ldr	r3, [pc, #636]	; (8014dbc <_printf_float+0x2dc>)
 8014b3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014b46:	f7eb fff1 	bl	8000b2c <__aeabi_dcmpun>
 8014b4a:	bb88      	cbnz	r0, 8014bb0 <_printf_float+0xd0>
 8014b4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b50:	4b9a      	ldr	r3, [pc, #616]	; (8014dbc <_printf_float+0x2dc>)
 8014b52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014b56:	f7eb ffcb 	bl	8000af0 <__aeabi_dcmple>
 8014b5a:	bb48      	cbnz	r0, 8014bb0 <_printf_float+0xd0>
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	2300      	movs	r3, #0
 8014b60:	4640      	mov	r0, r8
 8014b62:	4649      	mov	r1, r9
 8014b64:	f7eb ffba 	bl	8000adc <__aeabi_dcmplt>
 8014b68:	b110      	cbz	r0, 8014b70 <_printf_float+0x90>
 8014b6a:	232d      	movs	r3, #45	; 0x2d
 8014b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014b70:	4b93      	ldr	r3, [pc, #588]	; (8014dc0 <_printf_float+0x2e0>)
 8014b72:	4894      	ldr	r0, [pc, #592]	; (8014dc4 <_printf_float+0x2e4>)
 8014b74:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014b78:	bf94      	ite	ls
 8014b7a:	4698      	movls	r8, r3
 8014b7c:	4680      	movhi	r8, r0
 8014b7e:	2303      	movs	r3, #3
 8014b80:	6123      	str	r3, [r4, #16]
 8014b82:	9b05      	ldr	r3, [sp, #20]
 8014b84:	f023 0204 	bic.w	r2, r3, #4
 8014b88:	6022      	str	r2, [r4, #0]
 8014b8a:	f04f 0900 	mov.w	r9, #0
 8014b8e:	9700      	str	r7, [sp, #0]
 8014b90:	4633      	mov	r3, r6
 8014b92:	aa0b      	add	r2, sp, #44	; 0x2c
 8014b94:	4621      	mov	r1, r4
 8014b96:	4628      	mov	r0, r5
 8014b98:	f000 f9d8 	bl	8014f4c <_printf_common>
 8014b9c:	3001      	adds	r0, #1
 8014b9e:	f040 8090 	bne.w	8014cc2 <_printf_float+0x1e2>
 8014ba2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014ba6:	b00d      	add	sp, #52	; 0x34
 8014ba8:	ecbd 8b02 	vpop	{d8}
 8014bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bb0:	4642      	mov	r2, r8
 8014bb2:	464b      	mov	r3, r9
 8014bb4:	4640      	mov	r0, r8
 8014bb6:	4649      	mov	r1, r9
 8014bb8:	f7eb ffb8 	bl	8000b2c <__aeabi_dcmpun>
 8014bbc:	b140      	cbz	r0, 8014bd0 <_printf_float+0xf0>
 8014bbe:	464b      	mov	r3, r9
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	bfbc      	itt	lt
 8014bc4:	232d      	movlt	r3, #45	; 0x2d
 8014bc6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8014bca:	487f      	ldr	r0, [pc, #508]	; (8014dc8 <_printf_float+0x2e8>)
 8014bcc:	4b7f      	ldr	r3, [pc, #508]	; (8014dcc <_printf_float+0x2ec>)
 8014bce:	e7d1      	b.n	8014b74 <_printf_float+0x94>
 8014bd0:	6863      	ldr	r3, [r4, #4]
 8014bd2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8014bd6:	9206      	str	r2, [sp, #24]
 8014bd8:	1c5a      	adds	r2, r3, #1
 8014bda:	d13f      	bne.n	8014c5c <_printf_float+0x17c>
 8014bdc:	2306      	movs	r3, #6
 8014bde:	6063      	str	r3, [r4, #4]
 8014be0:	9b05      	ldr	r3, [sp, #20]
 8014be2:	6861      	ldr	r1, [r4, #4]
 8014be4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8014be8:	2300      	movs	r3, #0
 8014bea:	9303      	str	r3, [sp, #12]
 8014bec:	ab0a      	add	r3, sp, #40	; 0x28
 8014bee:	e9cd b301 	strd	fp, r3, [sp, #4]
 8014bf2:	ab09      	add	r3, sp, #36	; 0x24
 8014bf4:	ec49 8b10 	vmov	d0, r8, r9
 8014bf8:	9300      	str	r3, [sp, #0]
 8014bfa:	6022      	str	r2, [r4, #0]
 8014bfc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014c00:	4628      	mov	r0, r5
 8014c02:	f7ff fecd 	bl	80149a0 <__cvt>
 8014c06:	9b06      	ldr	r3, [sp, #24]
 8014c08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014c0a:	2b47      	cmp	r3, #71	; 0x47
 8014c0c:	4680      	mov	r8, r0
 8014c0e:	d108      	bne.n	8014c22 <_printf_float+0x142>
 8014c10:	1cc8      	adds	r0, r1, #3
 8014c12:	db02      	blt.n	8014c1a <_printf_float+0x13a>
 8014c14:	6863      	ldr	r3, [r4, #4]
 8014c16:	4299      	cmp	r1, r3
 8014c18:	dd41      	ble.n	8014c9e <_printf_float+0x1be>
 8014c1a:	f1ab 0b02 	sub.w	fp, fp, #2
 8014c1e:	fa5f fb8b 	uxtb.w	fp, fp
 8014c22:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8014c26:	d820      	bhi.n	8014c6a <_printf_float+0x18a>
 8014c28:	3901      	subs	r1, #1
 8014c2a:	465a      	mov	r2, fp
 8014c2c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014c30:	9109      	str	r1, [sp, #36]	; 0x24
 8014c32:	f7ff ff17 	bl	8014a64 <__exponent>
 8014c36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c38:	1813      	adds	r3, r2, r0
 8014c3a:	2a01      	cmp	r2, #1
 8014c3c:	4681      	mov	r9, r0
 8014c3e:	6123      	str	r3, [r4, #16]
 8014c40:	dc02      	bgt.n	8014c48 <_printf_float+0x168>
 8014c42:	6822      	ldr	r2, [r4, #0]
 8014c44:	07d2      	lsls	r2, r2, #31
 8014c46:	d501      	bpl.n	8014c4c <_printf_float+0x16c>
 8014c48:	3301      	adds	r3, #1
 8014c4a:	6123      	str	r3, [r4, #16]
 8014c4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d09c      	beq.n	8014b8e <_printf_float+0xae>
 8014c54:	232d      	movs	r3, #45	; 0x2d
 8014c56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014c5a:	e798      	b.n	8014b8e <_printf_float+0xae>
 8014c5c:	9a06      	ldr	r2, [sp, #24]
 8014c5e:	2a47      	cmp	r2, #71	; 0x47
 8014c60:	d1be      	bne.n	8014be0 <_printf_float+0x100>
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	d1bc      	bne.n	8014be0 <_printf_float+0x100>
 8014c66:	2301      	movs	r3, #1
 8014c68:	e7b9      	b.n	8014bde <_printf_float+0xfe>
 8014c6a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8014c6e:	d118      	bne.n	8014ca2 <_printf_float+0x1c2>
 8014c70:	2900      	cmp	r1, #0
 8014c72:	6863      	ldr	r3, [r4, #4]
 8014c74:	dd0b      	ble.n	8014c8e <_printf_float+0x1ae>
 8014c76:	6121      	str	r1, [r4, #16]
 8014c78:	b913      	cbnz	r3, 8014c80 <_printf_float+0x1a0>
 8014c7a:	6822      	ldr	r2, [r4, #0]
 8014c7c:	07d0      	lsls	r0, r2, #31
 8014c7e:	d502      	bpl.n	8014c86 <_printf_float+0x1a6>
 8014c80:	3301      	adds	r3, #1
 8014c82:	440b      	add	r3, r1
 8014c84:	6123      	str	r3, [r4, #16]
 8014c86:	65a1      	str	r1, [r4, #88]	; 0x58
 8014c88:	f04f 0900 	mov.w	r9, #0
 8014c8c:	e7de      	b.n	8014c4c <_printf_float+0x16c>
 8014c8e:	b913      	cbnz	r3, 8014c96 <_printf_float+0x1b6>
 8014c90:	6822      	ldr	r2, [r4, #0]
 8014c92:	07d2      	lsls	r2, r2, #31
 8014c94:	d501      	bpl.n	8014c9a <_printf_float+0x1ba>
 8014c96:	3302      	adds	r3, #2
 8014c98:	e7f4      	b.n	8014c84 <_printf_float+0x1a4>
 8014c9a:	2301      	movs	r3, #1
 8014c9c:	e7f2      	b.n	8014c84 <_printf_float+0x1a4>
 8014c9e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8014ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ca4:	4299      	cmp	r1, r3
 8014ca6:	db05      	blt.n	8014cb4 <_printf_float+0x1d4>
 8014ca8:	6823      	ldr	r3, [r4, #0]
 8014caa:	6121      	str	r1, [r4, #16]
 8014cac:	07d8      	lsls	r0, r3, #31
 8014cae:	d5ea      	bpl.n	8014c86 <_printf_float+0x1a6>
 8014cb0:	1c4b      	adds	r3, r1, #1
 8014cb2:	e7e7      	b.n	8014c84 <_printf_float+0x1a4>
 8014cb4:	2900      	cmp	r1, #0
 8014cb6:	bfd4      	ite	le
 8014cb8:	f1c1 0202 	rsble	r2, r1, #2
 8014cbc:	2201      	movgt	r2, #1
 8014cbe:	4413      	add	r3, r2
 8014cc0:	e7e0      	b.n	8014c84 <_printf_float+0x1a4>
 8014cc2:	6823      	ldr	r3, [r4, #0]
 8014cc4:	055a      	lsls	r2, r3, #21
 8014cc6:	d407      	bmi.n	8014cd8 <_printf_float+0x1f8>
 8014cc8:	6923      	ldr	r3, [r4, #16]
 8014cca:	4642      	mov	r2, r8
 8014ccc:	4631      	mov	r1, r6
 8014cce:	4628      	mov	r0, r5
 8014cd0:	47b8      	blx	r7
 8014cd2:	3001      	adds	r0, #1
 8014cd4:	d12c      	bne.n	8014d30 <_printf_float+0x250>
 8014cd6:	e764      	b.n	8014ba2 <_printf_float+0xc2>
 8014cd8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8014cdc:	f240 80e0 	bls.w	8014ea0 <_printf_float+0x3c0>
 8014ce0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014ce4:	2200      	movs	r2, #0
 8014ce6:	2300      	movs	r3, #0
 8014ce8:	f7eb feee 	bl	8000ac8 <__aeabi_dcmpeq>
 8014cec:	2800      	cmp	r0, #0
 8014cee:	d034      	beq.n	8014d5a <_printf_float+0x27a>
 8014cf0:	4a37      	ldr	r2, [pc, #220]	; (8014dd0 <_printf_float+0x2f0>)
 8014cf2:	2301      	movs	r3, #1
 8014cf4:	4631      	mov	r1, r6
 8014cf6:	4628      	mov	r0, r5
 8014cf8:	47b8      	blx	r7
 8014cfa:	3001      	adds	r0, #1
 8014cfc:	f43f af51 	beq.w	8014ba2 <_printf_float+0xc2>
 8014d00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014d04:	429a      	cmp	r2, r3
 8014d06:	db02      	blt.n	8014d0e <_printf_float+0x22e>
 8014d08:	6823      	ldr	r3, [r4, #0]
 8014d0a:	07d8      	lsls	r0, r3, #31
 8014d0c:	d510      	bpl.n	8014d30 <_printf_float+0x250>
 8014d0e:	ee18 3a10 	vmov	r3, s16
 8014d12:	4652      	mov	r2, sl
 8014d14:	4631      	mov	r1, r6
 8014d16:	4628      	mov	r0, r5
 8014d18:	47b8      	blx	r7
 8014d1a:	3001      	adds	r0, #1
 8014d1c:	f43f af41 	beq.w	8014ba2 <_printf_float+0xc2>
 8014d20:	f04f 0800 	mov.w	r8, #0
 8014d24:	f104 091a 	add.w	r9, r4, #26
 8014d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d2a:	3b01      	subs	r3, #1
 8014d2c:	4543      	cmp	r3, r8
 8014d2e:	dc09      	bgt.n	8014d44 <_printf_float+0x264>
 8014d30:	6823      	ldr	r3, [r4, #0]
 8014d32:	079b      	lsls	r3, r3, #30
 8014d34:	f100 8105 	bmi.w	8014f42 <_printf_float+0x462>
 8014d38:	68e0      	ldr	r0, [r4, #12]
 8014d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d3c:	4298      	cmp	r0, r3
 8014d3e:	bfb8      	it	lt
 8014d40:	4618      	movlt	r0, r3
 8014d42:	e730      	b.n	8014ba6 <_printf_float+0xc6>
 8014d44:	2301      	movs	r3, #1
 8014d46:	464a      	mov	r2, r9
 8014d48:	4631      	mov	r1, r6
 8014d4a:	4628      	mov	r0, r5
 8014d4c:	47b8      	blx	r7
 8014d4e:	3001      	adds	r0, #1
 8014d50:	f43f af27 	beq.w	8014ba2 <_printf_float+0xc2>
 8014d54:	f108 0801 	add.w	r8, r8, #1
 8014d58:	e7e6      	b.n	8014d28 <_printf_float+0x248>
 8014d5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	dc39      	bgt.n	8014dd4 <_printf_float+0x2f4>
 8014d60:	4a1b      	ldr	r2, [pc, #108]	; (8014dd0 <_printf_float+0x2f0>)
 8014d62:	2301      	movs	r3, #1
 8014d64:	4631      	mov	r1, r6
 8014d66:	4628      	mov	r0, r5
 8014d68:	47b8      	blx	r7
 8014d6a:	3001      	adds	r0, #1
 8014d6c:	f43f af19 	beq.w	8014ba2 <_printf_float+0xc2>
 8014d70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014d74:	4313      	orrs	r3, r2
 8014d76:	d102      	bne.n	8014d7e <_printf_float+0x29e>
 8014d78:	6823      	ldr	r3, [r4, #0]
 8014d7a:	07d9      	lsls	r1, r3, #31
 8014d7c:	d5d8      	bpl.n	8014d30 <_printf_float+0x250>
 8014d7e:	ee18 3a10 	vmov	r3, s16
 8014d82:	4652      	mov	r2, sl
 8014d84:	4631      	mov	r1, r6
 8014d86:	4628      	mov	r0, r5
 8014d88:	47b8      	blx	r7
 8014d8a:	3001      	adds	r0, #1
 8014d8c:	f43f af09 	beq.w	8014ba2 <_printf_float+0xc2>
 8014d90:	f04f 0900 	mov.w	r9, #0
 8014d94:	f104 0a1a 	add.w	sl, r4, #26
 8014d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d9a:	425b      	negs	r3, r3
 8014d9c:	454b      	cmp	r3, r9
 8014d9e:	dc01      	bgt.n	8014da4 <_printf_float+0x2c4>
 8014da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014da2:	e792      	b.n	8014cca <_printf_float+0x1ea>
 8014da4:	2301      	movs	r3, #1
 8014da6:	4652      	mov	r2, sl
 8014da8:	4631      	mov	r1, r6
 8014daa:	4628      	mov	r0, r5
 8014dac:	47b8      	blx	r7
 8014dae:	3001      	adds	r0, #1
 8014db0:	f43f aef7 	beq.w	8014ba2 <_printf_float+0xc2>
 8014db4:	f109 0901 	add.w	r9, r9, #1
 8014db8:	e7ee      	b.n	8014d98 <_printf_float+0x2b8>
 8014dba:	bf00      	nop
 8014dbc:	7fefffff 	.word	0x7fefffff
 8014dc0:	0801a888 	.word	0x0801a888
 8014dc4:	0801a88c 	.word	0x0801a88c
 8014dc8:	0801a894 	.word	0x0801a894
 8014dcc:	0801a890 	.word	0x0801a890
 8014dd0:	0801a898 	.word	0x0801a898
 8014dd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014dd6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014dd8:	429a      	cmp	r2, r3
 8014dda:	bfa8      	it	ge
 8014ddc:	461a      	movge	r2, r3
 8014dde:	2a00      	cmp	r2, #0
 8014de0:	4691      	mov	r9, r2
 8014de2:	dc37      	bgt.n	8014e54 <_printf_float+0x374>
 8014de4:	f04f 0b00 	mov.w	fp, #0
 8014de8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014dec:	f104 021a 	add.w	r2, r4, #26
 8014df0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014df2:	9305      	str	r3, [sp, #20]
 8014df4:	eba3 0309 	sub.w	r3, r3, r9
 8014df8:	455b      	cmp	r3, fp
 8014dfa:	dc33      	bgt.n	8014e64 <_printf_float+0x384>
 8014dfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014e00:	429a      	cmp	r2, r3
 8014e02:	db3b      	blt.n	8014e7c <_printf_float+0x39c>
 8014e04:	6823      	ldr	r3, [r4, #0]
 8014e06:	07da      	lsls	r2, r3, #31
 8014e08:	d438      	bmi.n	8014e7c <_printf_float+0x39c>
 8014e0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014e0c:	9b05      	ldr	r3, [sp, #20]
 8014e0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014e10:	1ad3      	subs	r3, r2, r3
 8014e12:	eba2 0901 	sub.w	r9, r2, r1
 8014e16:	4599      	cmp	r9, r3
 8014e18:	bfa8      	it	ge
 8014e1a:	4699      	movge	r9, r3
 8014e1c:	f1b9 0f00 	cmp.w	r9, #0
 8014e20:	dc35      	bgt.n	8014e8e <_printf_float+0x3ae>
 8014e22:	f04f 0800 	mov.w	r8, #0
 8014e26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014e2a:	f104 0a1a 	add.w	sl, r4, #26
 8014e2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014e32:	1a9b      	subs	r3, r3, r2
 8014e34:	eba3 0309 	sub.w	r3, r3, r9
 8014e38:	4543      	cmp	r3, r8
 8014e3a:	f77f af79 	ble.w	8014d30 <_printf_float+0x250>
 8014e3e:	2301      	movs	r3, #1
 8014e40:	4652      	mov	r2, sl
 8014e42:	4631      	mov	r1, r6
 8014e44:	4628      	mov	r0, r5
 8014e46:	47b8      	blx	r7
 8014e48:	3001      	adds	r0, #1
 8014e4a:	f43f aeaa 	beq.w	8014ba2 <_printf_float+0xc2>
 8014e4e:	f108 0801 	add.w	r8, r8, #1
 8014e52:	e7ec      	b.n	8014e2e <_printf_float+0x34e>
 8014e54:	4613      	mov	r3, r2
 8014e56:	4631      	mov	r1, r6
 8014e58:	4642      	mov	r2, r8
 8014e5a:	4628      	mov	r0, r5
 8014e5c:	47b8      	blx	r7
 8014e5e:	3001      	adds	r0, #1
 8014e60:	d1c0      	bne.n	8014de4 <_printf_float+0x304>
 8014e62:	e69e      	b.n	8014ba2 <_printf_float+0xc2>
 8014e64:	2301      	movs	r3, #1
 8014e66:	4631      	mov	r1, r6
 8014e68:	4628      	mov	r0, r5
 8014e6a:	9205      	str	r2, [sp, #20]
 8014e6c:	47b8      	blx	r7
 8014e6e:	3001      	adds	r0, #1
 8014e70:	f43f ae97 	beq.w	8014ba2 <_printf_float+0xc2>
 8014e74:	9a05      	ldr	r2, [sp, #20]
 8014e76:	f10b 0b01 	add.w	fp, fp, #1
 8014e7a:	e7b9      	b.n	8014df0 <_printf_float+0x310>
 8014e7c:	ee18 3a10 	vmov	r3, s16
 8014e80:	4652      	mov	r2, sl
 8014e82:	4631      	mov	r1, r6
 8014e84:	4628      	mov	r0, r5
 8014e86:	47b8      	blx	r7
 8014e88:	3001      	adds	r0, #1
 8014e8a:	d1be      	bne.n	8014e0a <_printf_float+0x32a>
 8014e8c:	e689      	b.n	8014ba2 <_printf_float+0xc2>
 8014e8e:	9a05      	ldr	r2, [sp, #20]
 8014e90:	464b      	mov	r3, r9
 8014e92:	4442      	add	r2, r8
 8014e94:	4631      	mov	r1, r6
 8014e96:	4628      	mov	r0, r5
 8014e98:	47b8      	blx	r7
 8014e9a:	3001      	adds	r0, #1
 8014e9c:	d1c1      	bne.n	8014e22 <_printf_float+0x342>
 8014e9e:	e680      	b.n	8014ba2 <_printf_float+0xc2>
 8014ea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014ea2:	2a01      	cmp	r2, #1
 8014ea4:	dc01      	bgt.n	8014eaa <_printf_float+0x3ca>
 8014ea6:	07db      	lsls	r3, r3, #31
 8014ea8:	d538      	bpl.n	8014f1c <_printf_float+0x43c>
 8014eaa:	2301      	movs	r3, #1
 8014eac:	4642      	mov	r2, r8
 8014eae:	4631      	mov	r1, r6
 8014eb0:	4628      	mov	r0, r5
 8014eb2:	47b8      	blx	r7
 8014eb4:	3001      	adds	r0, #1
 8014eb6:	f43f ae74 	beq.w	8014ba2 <_printf_float+0xc2>
 8014eba:	ee18 3a10 	vmov	r3, s16
 8014ebe:	4652      	mov	r2, sl
 8014ec0:	4631      	mov	r1, r6
 8014ec2:	4628      	mov	r0, r5
 8014ec4:	47b8      	blx	r7
 8014ec6:	3001      	adds	r0, #1
 8014ec8:	f43f ae6b 	beq.w	8014ba2 <_printf_float+0xc2>
 8014ecc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014ed0:	2200      	movs	r2, #0
 8014ed2:	2300      	movs	r3, #0
 8014ed4:	f7eb fdf8 	bl	8000ac8 <__aeabi_dcmpeq>
 8014ed8:	b9d8      	cbnz	r0, 8014f12 <_printf_float+0x432>
 8014eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014edc:	f108 0201 	add.w	r2, r8, #1
 8014ee0:	3b01      	subs	r3, #1
 8014ee2:	4631      	mov	r1, r6
 8014ee4:	4628      	mov	r0, r5
 8014ee6:	47b8      	blx	r7
 8014ee8:	3001      	adds	r0, #1
 8014eea:	d10e      	bne.n	8014f0a <_printf_float+0x42a>
 8014eec:	e659      	b.n	8014ba2 <_printf_float+0xc2>
 8014eee:	2301      	movs	r3, #1
 8014ef0:	4652      	mov	r2, sl
 8014ef2:	4631      	mov	r1, r6
 8014ef4:	4628      	mov	r0, r5
 8014ef6:	47b8      	blx	r7
 8014ef8:	3001      	adds	r0, #1
 8014efa:	f43f ae52 	beq.w	8014ba2 <_printf_float+0xc2>
 8014efe:	f108 0801 	add.w	r8, r8, #1
 8014f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f04:	3b01      	subs	r3, #1
 8014f06:	4543      	cmp	r3, r8
 8014f08:	dcf1      	bgt.n	8014eee <_printf_float+0x40e>
 8014f0a:	464b      	mov	r3, r9
 8014f0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014f10:	e6dc      	b.n	8014ccc <_printf_float+0x1ec>
 8014f12:	f04f 0800 	mov.w	r8, #0
 8014f16:	f104 0a1a 	add.w	sl, r4, #26
 8014f1a:	e7f2      	b.n	8014f02 <_printf_float+0x422>
 8014f1c:	2301      	movs	r3, #1
 8014f1e:	4642      	mov	r2, r8
 8014f20:	e7df      	b.n	8014ee2 <_printf_float+0x402>
 8014f22:	2301      	movs	r3, #1
 8014f24:	464a      	mov	r2, r9
 8014f26:	4631      	mov	r1, r6
 8014f28:	4628      	mov	r0, r5
 8014f2a:	47b8      	blx	r7
 8014f2c:	3001      	adds	r0, #1
 8014f2e:	f43f ae38 	beq.w	8014ba2 <_printf_float+0xc2>
 8014f32:	f108 0801 	add.w	r8, r8, #1
 8014f36:	68e3      	ldr	r3, [r4, #12]
 8014f38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014f3a:	1a5b      	subs	r3, r3, r1
 8014f3c:	4543      	cmp	r3, r8
 8014f3e:	dcf0      	bgt.n	8014f22 <_printf_float+0x442>
 8014f40:	e6fa      	b.n	8014d38 <_printf_float+0x258>
 8014f42:	f04f 0800 	mov.w	r8, #0
 8014f46:	f104 0919 	add.w	r9, r4, #25
 8014f4a:	e7f4      	b.n	8014f36 <_printf_float+0x456>

08014f4c <_printf_common>:
 8014f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f50:	4616      	mov	r6, r2
 8014f52:	4699      	mov	r9, r3
 8014f54:	688a      	ldr	r2, [r1, #8]
 8014f56:	690b      	ldr	r3, [r1, #16]
 8014f58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014f5c:	4293      	cmp	r3, r2
 8014f5e:	bfb8      	it	lt
 8014f60:	4613      	movlt	r3, r2
 8014f62:	6033      	str	r3, [r6, #0]
 8014f64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014f68:	4607      	mov	r7, r0
 8014f6a:	460c      	mov	r4, r1
 8014f6c:	b10a      	cbz	r2, 8014f72 <_printf_common+0x26>
 8014f6e:	3301      	adds	r3, #1
 8014f70:	6033      	str	r3, [r6, #0]
 8014f72:	6823      	ldr	r3, [r4, #0]
 8014f74:	0699      	lsls	r1, r3, #26
 8014f76:	bf42      	ittt	mi
 8014f78:	6833      	ldrmi	r3, [r6, #0]
 8014f7a:	3302      	addmi	r3, #2
 8014f7c:	6033      	strmi	r3, [r6, #0]
 8014f7e:	6825      	ldr	r5, [r4, #0]
 8014f80:	f015 0506 	ands.w	r5, r5, #6
 8014f84:	d106      	bne.n	8014f94 <_printf_common+0x48>
 8014f86:	f104 0a19 	add.w	sl, r4, #25
 8014f8a:	68e3      	ldr	r3, [r4, #12]
 8014f8c:	6832      	ldr	r2, [r6, #0]
 8014f8e:	1a9b      	subs	r3, r3, r2
 8014f90:	42ab      	cmp	r3, r5
 8014f92:	dc26      	bgt.n	8014fe2 <_printf_common+0x96>
 8014f94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014f98:	1e13      	subs	r3, r2, #0
 8014f9a:	6822      	ldr	r2, [r4, #0]
 8014f9c:	bf18      	it	ne
 8014f9e:	2301      	movne	r3, #1
 8014fa0:	0692      	lsls	r2, r2, #26
 8014fa2:	d42b      	bmi.n	8014ffc <_printf_common+0xb0>
 8014fa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014fa8:	4649      	mov	r1, r9
 8014faa:	4638      	mov	r0, r7
 8014fac:	47c0      	blx	r8
 8014fae:	3001      	adds	r0, #1
 8014fb0:	d01e      	beq.n	8014ff0 <_printf_common+0xa4>
 8014fb2:	6823      	ldr	r3, [r4, #0]
 8014fb4:	68e5      	ldr	r5, [r4, #12]
 8014fb6:	6832      	ldr	r2, [r6, #0]
 8014fb8:	f003 0306 	and.w	r3, r3, #6
 8014fbc:	2b04      	cmp	r3, #4
 8014fbe:	bf08      	it	eq
 8014fc0:	1aad      	subeq	r5, r5, r2
 8014fc2:	68a3      	ldr	r3, [r4, #8]
 8014fc4:	6922      	ldr	r2, [r4, #16]
 8014fc6:	bf0c      	ite	eq
 8014fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014fcc:	2500      	movne	r5, #0
 8014fce:	4293      	cmp	r3, r2
 8014fd0:	bfc4      	itt	gt
 8014fd2:	1a9b      	subgt	r3, r3, r2
 8014fd4:	18ed      	addgt	r5, r5, r3
 8014fd6:	2600      	movs	r6, #0
 8014fd8:	341a      	adds	r4, #26
 8014fda:	42b5      	cmp	r5, r6
 8014fdc:	d11a      	bne.n	8015014 <_printf_common+0xc8>
 8014fde:	2000      	movs	r0, #0
 8014fe0:	e008      	b.n	8014ff4 <_printf_common+0xa8>
 8014fe2:	2301      	movs	r3, #1
 8014fe4:	4652      	mov	r2, sl
 8014fe6:	4649      	mov	r1, r9
 8014fe8:	4638      	mov	r0, r7
 8014fea:	47c0      	blx	r8
 8014fec:	3001      	adds	r0, #1
 8014fee:	d103      	bne.n	8014ff8 <_printf_common+0xac>
 8014ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ff8:	3501      	adds	r5, #1
 8014ffa:	e7c6      	b.n	8014f8a <_printf_common+0x3e>
 8014ffc:	18e1      	adds	r1, r4, r3
 8014ffe:	1c5a      	adds	r2, r3, #1
 8015000:	2030      	movs	r0, #48	; 0x30
 8015002:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015006:	4422      	add	r2, r4
 8015008:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801500c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015010:	3302      	adds	r3, #2
 8015012:	e7c7      	b.n	8014fa4 <_printf_common+0x58>
 8015014:	2301      	movs	r3, #1
 8015016:	4622      	mov	r2, r4
 8015018:	4649      	mov	r1, r9
 801501a:	4638      	mov	r0, r7
 801501c:	47c0      	blx	r8
 801501e:	3001      	adds	r0, #1
 8015020:	d0e6      	beq.n	8014ff0 <_printf_common+0xa4>
 8015022:	3601      	adds	r6, #1
 8015024:	e7d9      	b.n	8014fda <_printf_common+0x8e>
	...

08015028 <_printf_i>:
 8015028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801502c:	460c      	mov	r4, r1
 801502e:	4691      	mov	r9, r2
 8015030:	7e27      	ldrb	r7, [r4, #24]
 8015032:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015034:	2f78      	cmp	r7, #120	; 0x78
 8015036:	4680      	mov	r8, r0
 8015038:	469a      	mov	sl, r3
 801503a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801503e:	d807      	bhi.n	8015050 <_printf_i+0x28>
 8015040:	2f62      	cmp	r7, #98	; 0x62
 8015042:	d80a      	bhi.n	801505a <_printf_i+0x32>
 8015044:	2f00      	cmp	r7, #0
 8015046:	f000 80d8 	beq.w	80151fa <_printf_i+0x1d2>
 801504a:	2f58      	cmp	r7, #88	; 0x58
 801504c:	f000 80a3 	beq.w	8015196 <_printf_i+0x16e>
 8015050:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015054:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8015058:	e03a      	b.n	80150d0 <_printf_i+0xa8>
 801505a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801505e:	2b15      	cmp	r3, #21
 8015060:	d8f6      	bhi.n	8015050 <_printf_i+0x28>
 8015062:	a001      	add	r0, pc, #4	; (adr r0, 8015068 <_printf_i+0x40>)
 8015064:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8015068:	080150c1 	.word	0x080150c1
 801506c:	080150d5 	.word	0x080150d5
 8015070:	08015051 	.word	0x08015051
 8015074:	08015051 	.word	0x08015051
 8015078:	08015051 	.word	0x08015051
 801507c:	08015051 	.word	0x08015051
 8015080:	080150d5 	.word	0x080150d5
 8015084:	08015051 	.word	0x08015051
 8015088:	08015051 	.word	0x08015051
 801508c:	08015051 	.word	0x08015051
 8015090:	08015051 	.word	0x08015051
 8015094:	080151e1 	.word	0x080151e1
 8015098:	08015105 	.word	0x08015105
 801509c:	080151c3 	.word	0x080151c3
 80150a0:	08015051 	.word	0x08015051
 80150a4:	08015051 	.word	0x08015051
 80150a8:	08015203 	.word	0x08015203
 80150ac:	08015051 	.word	0x08015051
 80150b0:	08015105 	.word	0x08015105
 80150b4:	08015051 	.word	0x08015051
 80150b8:	08015051 	.word	0x08015051
 80150bc:	080151cb 	.word	0x080151cb
 80150c0:	680b      	ldr	r3, [r1, #0]
 80150c2:	1d1a      	adds	r2, r3, #4
 80150c4:	681b      	ldr	r3, [r3, #0]
 80150c6:	600a      	str	r2, [r1, #0]
 80150c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80150cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80150d0:	2301      	movs	r3, #1
 80150d2:	e0a3      	b.n	801521c <_printf_i+0x1f4>
 80150d4:	6825      	ldr	r5, [r4, #0]
 80150d6:	6808      	ldr	r0, [r1, #0]
 80150d8:	062e      	lsls	r6, r5, #24
 80150da:	f100 0304 	add.w	r3, r0, #4
 80150de:	d50a      	bpl.n	80150f6 <_printf_i+0xce>
 80150e0:	6805      	ldr	r5, [r0, #0]
 80150e2:	600b      	str	r3, [r1, #0]
 80150e4:	2d00      	cmp	r5, #0
 80150e6:	da03      	bge.n	80150f0 <_printf_i+0xc8>
 80150e8:	232d      	movs	r3, #45	; 0x2d
 80150ea:	426d      	negs	r5, r5
 80150ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80150f0:	485e      	ldr	r0, [pc, #376]	; (801526c <_printf_i+0x244>)
 80150f2:	230a      	movs	r3, #10
 80150f4:	e019      	b.n	801512a <_printf_i+0x102>
 80150f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80150fa:	6805      	ldr	r5, [r0, #0]
 80150fc:	600b      	str	r3, [r1, #0]
 80150fe:	bf18      	it	ne
 8015100:	b22d      	sxthne	r5, r5
 8015102:	e7ef      	b.n	80150e4 <_printf_i+0xbc>
 8015104:	680b      	ldr	r3, [r1, #0]
 8015106:	6825      	ldr	r5, [r4, #0]
 8015108:	1d18      	adds	r0, r3, #4
 801510a:	6008      	str	r0, [r1, #0]
 801510c:	0628      	lsls	r0, r5, #24
 801510e:	d501      	bpl.n	8015114 <_printf_i+0xec>
 8015110:	681d      	ldr	r5, [r3, #0]
 8015112:	e002      	b.n	801511a <_printf_i+0xf2>
 8015114:	0669      	lsls	r1, r5, #25
 8015116:	d5fb      	bpl.n	8015110 <_printf_i+0xe8>
 8015118:	881d      	ldrh	r5, [r3, #0]
 801511a:	4854      	ldr	r0, [pc, #336]	; (801526c <_printf_i+0x244>)
 801511c:	2f6f      	cmp	r7, #111	; 0x6f
 801511e:	bf0c      	ite	eq
 8015120:	2308      	moveq	r3, #8
 8015122:	230a      	movne	r3, #10
 8015124:	2100      	movs	r1, #0
 8015126:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801512a:	6866      	ldr	r6, [r4, #4]
 801512c:	60a6      	str	r6, [r4, #8]
 801512e:	2e00      	cmp	r6, #0
 8015130:	bfa2      	ittt	ge
 8015132:	6821      	ldrge	r1, [r4, #0]
 8015134:	f021 0104 	bicge.w	r1, r1, #4
 8015138:	6021      	strge	r1, [r4, #0]
 801513a:	b90d      	cbnz	r5, 8015140 <_printf_i+0x118>
 801513c:	2e00      	cmp	r6, #0
 801513e:	d04d      	beq.n	80151dc <_printf_i+0x1b4>
 8015140:	4616      	mov	r6, r2
 8015142:	fbb5 f1f3 	udiv	r1, r5, r3
 8015146:	fb03 5711 	mls	r7, r3, r1, r5
 801514a:	5dc7      	ldrb	r7, [r0, r7]
 801514c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015150:	462f      	mov	r7, r5
 8015152:	42bb      	cmp	r3, r7
 8015154:	460d      	mov	r5, r1
 8015156:	d9f4      	bls.n	8015142 <_printf_i+0x11a>
 8015158:	2b08      	cmp	r3, #8
 801515a:	d10b      	bne.n	8015174 <_printf_i+0x14c>
 801515c:	6823      	ldr	r3, [r4, #0]
 801515e:	07df      	lsls	r7, r3, #31
 8015160:	d508      	bpl.n	8015174 <_printf_i+0x14c>
 8015162:	6923      	ldr	r3, [r4, #16]
 8015164:	6861      	ldr	r1, [r4, #4]
 8015166:	4299      	cmp	r1, r3
 8015168:	bfde      	ittt	le
 801516a:	2330      	movle	r3, #48	; 0x30
 801516c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015170:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8015174:	1b92      	subs	r2, r2, r6
 8015176:	6122      	str	r2, [r4, #16]
 8015178:	f8cd a000 	str.w	sl, [sp]
 801517c:	464b      	mov	r3, r9
 801517e:	aa03      	add	r2, sp, #12
 8015180:	4621      	mov	r1, r4
 8015182:	4640      	mov	r0, r8
 8015184:	f7ff fee2 	bl	8014f4c <_printf_common>
 8015188:	3001      	adds	r0, #1
 801518a:	d14c      	bne.n	8015226 <_printf_i+0x1fe>
 801518c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015190:	b004      	add	sp, #16
 8015192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015196:	4835      	ldr	r0, [pc, #212]	; (801526c <_printf_i+0x244>)
 8015198:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801519c:	6823      	ldr	r3, [r4, #0]
 801519e:	680e      	ldr	r6, [r1, #0]
 80151a0:	061f      	lsls	r7, r3, #24
 80151a2:	f856 5b04 	ldr.w	r5, [r6], #4
 80151a6:	600e      	str	r6, [r1, #0]
 80151a8:	d514      	bpl.n	80151d4 <_printf_i+0x1ac>
 80151aa:	07d9      	lsls	r1, r3, #31
 80151ac:	bf44      	itt	mi
 80151ae:	f043 0320 	orrmi.w	r3, r3, #32
 80151b2:	6023      	strmi	r3, [r4, #0]
 80151b4:	b91d      	cbnz	r5, 80151be <_printf_i+0x196>
 80151b6:	6823      	ldr	r3, [r4, #0]
 80151b8:	f023 0320 	bic.w	r3, r3, #32
 80151bc:	6023      	str	r3, [r4, #0]
 80151be:	2310      	movs	r3, #16
 80151c0:	e7b0      	b.n	8015124 <_printf_i+0xfc>
 80151c2:	6823      	ldr	r3, [r4, #0]
 80151c4:	f043 0320 	orr.w	r3, r3, #32
 80151c8:	6023      	str	r3, [r4, #0]
 80151ca:	2378      	movs	r3, #120	; 0x78
 80151cc:	4828      	ldr	r0, [pc, #160]	; (8015270 <_printf_i+0x248>)
 80151ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80151d2:	e7e3      	b.n	801519c <_printf_i+0x174>
 80151d4:	065e      	lsls	r6, r3, #25
 80151d6:	bf48      	it	mi
 80151d8:	b2ad      	uxthmi	r5, r5
 80151da:	e7e6      	b.n	80151aa <_printf_i+0x182>
 80151dc:	4616      	mov	r6, r2
 80151de:	e7bb      	b.n	8015158 <_printf_i+0x130>
 80151e0:	680b      	ldr	r3, [r1, #0]
 80151e2:	6826      	ldr	r6, [r4, #0]
 80151e4:	6960      	ldr	r0, [r4, #20]
 80151e6:	1d1d      	adds	r5, r3, #4
 80151e8:	600d      	str	r5, [r1, #0]
 80151ea:	0635      	lsls	r5, r6, #24
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	d501      	bpl.n	80151f4 <_printf_i+0x1cc>
 80151f0:	6018      	str	r0, [r3, #0]
 80151f2:	e002      	b.n	80151fa <_printf_i+0x1d2>
 80151f4:	0671      	lsls	r1, r6, #25
 80151f6:	d5fb      	bpl.n	80151f0 <_printf_i+0x1c8>
 80151f8:	8018      	strh	r0, [r3, #0]
 80151fa:	2300      	movs	r3, #0
 80151fc:	6123      	str	r3, [r4, #16]
 80151fe:	4616      	mov	r6, r2
 8015200:	e7ba      	b.n	8015178 <_printf_i+0x150>
 8015202:	680b      	ldr	r3, [r1, #0]
 8015204:	1d1a      	adds	r2, r3, #4
 8015206:	600a      	str	r2, [r1, #0]
 8015208:	681e      	ldr	r6, [r3, #0]
 801520a:	6862      	ldr	r2, [r4, #4]
 801520c:	2100      	movs	r1, #0
 801520e:	4630      	mov	r0, r6
 8015210:	f7ea ffe6 	bl	80001e0 <memchr>
 8015214:	b108      	cbz	r0, 801521a <_printf_i+0x1f2>
 8015216:	1b80      	subs	r0, r0, r6
 8015218:	6060      	str	r0, [r4, #4]
 801521a:	6863      	ldr	r3, [r4, #4]
 801521c:	6123      	str	r3, [r4, #16]
 801521e:	2300      	movs	r3, #0
 8015220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015224:	e7a8      	b.n	8015178 <_printf_i+0x150>
 8015226:	6923      	ldr	r3, [r4, #16]
 8015228:	4632      	mov	r2, r6
 801522a:	4649      	mov	r1, r9
 801522c:	4640      	mov	r0, r8
 801522e:	47d0      	blx	sl
 8015230:	3001      	adds	r0, #1
 8015232:	d0ab      	beq.n	801518c <_printf_i+0x164>
 8015234:	6823      	ldr	r3, [r4, #0]
 8015236:	079b      	lsls	r3, r3, #30
 8015238:	d413      	bmi.n	8015262 <_printf_i+0x23a>
 801523a:	68e0      	ldr	r0, [r4, #12]
 801523c:	9b03      	ldr	r3, [sp, #12]
 801523e:	4298      	cmp	r0, r3
 8015240:	bfb8      	it	lt
 8015242:	4618      	movlt	r0, r3
 8015244:	e7a4      	b.n	8015190 <_printf_i+0x168>
 8015246:	2301      	movs	r3, #1
 8015248:	4632      	mov	r2, r6
 801524a:	4649      	mov	r1, r9
 801524c:	4640      	mov	r0, r8
 801524e:	47d0      	blx	sl
 8015250:	3001      	adds	r0, #1
 8015252:	d09b      	beq.n	801518c <_printf_i+0x164>
 8015254:	3501      	adds	r5, #1
 8015256:	68e3      	ldr	r3, [r4, #12]
 8015258:	9903      	ldr	r1, [sp, #12]
 801525a:	1a5b      	subs	r3, r3, r1
 801525c:	42ab      	cmp	r3, r5
 801525e:	dcf2      	bgt.n	8015246 <_printf_i+0x21e>
 8015260:	e7eb      	b.n	801523a <_printf_i+0x212>
 8015262:	2500      	movs	r5, #0
 8015264:	f104 0619 	add.w	r6, r4, #25
 8015268:	e7f5      	b.n	8015256 <_printf_i+0x22e>
 801526a:	bf00      	nop
 801526c:	0801a89a 	.word	0x0801a89a
 8015270:	0801a8ab 	.word	0x0801a8ab

08015274 <_scanf_float>:
 8015274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015278:	b087      	sub	sp, #28
 801527a:	4617      	mov	r7, r2
 801527c:	9303      	str	r3, [sp, #12]
 801527e:	688b      	ldr	r3, [r1, #8]
 8015280:	1e5a      	subs	r2, r3, #1
 8015282:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015286:	bf83      	ittte	hi
 8015288:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801528c:	195b      	addhi	r3, r3, r5
 801528e:	9302      	strhi	r3, [sp, #8]
 8015290:	2300      	movls	r3, #0
 8015292:	bf86      	itte	hi
 8015294:	f240 135d 	movwhi	r3, #349	; 0x15d
 8015298:	608b      	strhi	r3, [r1, #8]
 801529a:	9302      	strls	r3, [sp, #8]
 801529c:	680b      	ldr	r3, [r1, #0]
 801529e:	468b      	mov	fp, r1
 80152a0:	2500      	movs	r5, #0
 80152a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80152a6:	f84b 3b1c 	str.w	r3, [fp], #28
 80152aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80152ae:	4680      	mov	r8, r0
 80152b0:	460c      	mov	r4, r1
 80152b2:	465e      	mov	r6, fp
 80152b4:	46aa      	mov	sl, r5
 80152b6:	46a9      	mov	r9, r5
 80152b8:	9501      	str	r5, [sp, #4]
 80152ba:	68a2      	ldr	r2, [r4, #8]
 80152bc:	b152      	cbz	r2, 80152d4 <_scanf_float+0x60>
 80152be:	683b      	ldr	r3, [r7, #0]
 80152c0:	781b      	ldrb	r3, [r3, #0]
 80152c2:	2b4e      	cmp	r3, #78	; 0x4e
 80152c4:	d864      	bhi.n	8015390 <_scanf_float+0x11c>
 80152c6:	2b40      	cmp	r3, #64	; 0x40
 80152c8:	d83c      	bhi.n	8015344 <_scanf_float+0xd0>
 80152ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80152ce:	b2c8      	uxtb	r0, r1
 80152d0:	280e      	cmp	r0, #14
 80152d2:	d93a      	bls.n	801534a <_scanf_float+0xd6>
 80152d4:	f1b9 0f00 	cmp.w	r9, #0
 80152d8:	d003      	beq.n	80152e2 <_scanf_float+0x6e>
 80152da:	6823      	ldr	r3, [r4, #0]
 80152dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80152e0:	6023      	str	r3, [r4, #0]
 80152e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80152e6:	f1ba 0f01 	cmp.w	sl, #1
 80152ea:	f200 8113 	bhi.w	8015514 <_scanf_float+0x2a0>
 80152ee:	455e      	cmp	r6, fp
 80152f0:	f200 8105 	bhi.w	80154fe <_scanf_float+0x28a>
 80152f4:	2501      	movs	r5, #1
 80152f6:	4628      	mov	r0, r5
 80152f8:	b007      	add	sp, #28
 80152fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8015302:	2a0d      	cmp	r2, #13
 8015304:	d8e6      	bhi.n	80152d4 <_scanf_float+0x60>
 8015306:	a101      	add	r1, pc, #4	; (adr r1, 801530c <_scanf_float+0x98>)
 8015308:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801530c:	0801544b 	.word	0x0801544b
 8015310:	080152d5 	.word	0x080152d5
 8015314:	080152d5 	.word	0x080152d5
 8015318:	080152d5 	.word	0x080152d5
 801531c:	080154ab 	.word	0x080154ab
 8015320:	08015483 	.word	0x08015483
 8015324:	080152d5 	.word	0x080152d5
 8015328:	080152d5 	.word	0x080152d5
 801532c:	08015459 	.word	0x08015459
 8015330:	080152d5 	.word	0x080152d5
 8015334:	080152d5 	.word	0x080152d5
 8015338:	080152d5 	.word	0x080152d5
 801533c:	080152d5 	.word	0x080152d5
 8015340:	08015411 	.word	0x08015411
 8015344:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8015348:	e7db      	b.n	8015302 <_scanf_float+0x8e>
 801534a:	290e      	cmp	r1, #14
 801534c:	d8c2      	bhi.n	80152d4 <_scanf_float+0x60>
 801534e:	a001      	add	r0, pc, #4	; (adr r0, 8015354 <_scanf_float+0xe0>)
 8015350:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8015354:	08015403 	.word	0x08015403
 8015358:	080152d5 	.word	0x080152d5
 801535c:	08015403 	.word	0x08015403
 8015360:	08015497 	.word	0x08015497
 8015364:	080152d5 	.word	0x080152d5
 8015368:	080153b1 	.word	0x080153b1
 801536c:	080153ed 	.word	0x080153ed
 8015370:	080153ed 	.word	0x080153ed
 8015374:	080153ed 	.word	0x080153ed
 8015378:	080153ed 	.word	0x080153ed
 801537c:	080153ed 	.word	0x080153ed
 8015380:	080153ed 	.word	0x080153ed
 8015384:	080153ed 	.word	0x080153ed
 8015388:	080153ed 	.word	0x080153ed
 801538c:	080153ed 	.word	0x080153ed
 8015390:	2b6e      	cmp	r3, #110	; 0x6e
 8015392:	d809      	bhi.n	80153a8 <_scanf_float+0x134>
 8015394:	2b60      	cmp	r3, #96	; 0x60
 8015396:	d8b2      	bhi.n	80152fe <_scanf_float+0x8a>
 8015398:	2b54      	cmp	r3, #84	; 0x54
 801539a:	d077      	beq.n	801548c <_scanf_float+0x218>
 801539c:	2b59      	cmp	r3, #89	; 0x59
 801539e:	d199      	bne.n	80152d4 <_scanf_float+0x60>
 80153a0:	2d07      	cmp	r5, #7
 80153a2:	d197      	bne.n	80152d4 <_scanf_float+0x60>
 80153a4:	2508      	movs	r5, #8
 80153a6:	e029      	b.n	80153fc <_scanf_float+0x188>
 80153a8:	2b74      	cmp	r3, #116	; 0x74
 80153aa:	d06f      	beq.n	801548c <_scanf_float+0x218>
 80153ac:	2b79      	cmp	r3, #121	; 0x79
 80153ae:	e7f6      	b.n	801539e <_scanf_float+0x12a>
 80153b0:	6821      	ldr	r1, [r4, #0]
 80153b2:	05c8      	lsls	r0, r1, #23
 80153b4:	d51a      	bpl.n	80153ec <_scanf_float+0x178>
 80153b6:	9b02      	ldr	r3, [sp, #8]
 80153b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80153bc:	6021      	str	r1, [r4, #0]
 80153be:	f109 0901 	add.w	r9, r9, #1
 80153c2:	b11b      	cbz	r3, 80153cc <_scanf_float+0x158>
 80153c4:	3b01      	subs	r3, #1
 80153c6:	3201      	adds	r2, #1
 80153c8:	9302      	str	r3, [sp, #8]
 80153ca:	60a2      	str	r2, [r4, #8]
 80153cc:	68a3      	ldr	r3, [r4, #8]
 80153ce:	3b01      	subs	r3, #1
 80153d0:	60a3      	str	r3, [r4, #8]
 80153d2:	6923      	ldr	r3, [r4, #16]
 80153d4:	3301      	adds	r3, #1
 80153d6:	6123      	str	r3, [r4, #16]
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	3b01      	subs	r3, #1
 80153dc:	2b00      	cmp	r3, #0
 80153de:	607b      	str	r3, [r7, #4]
 80153e0:	f340 8084 	ble.w	80154ec <_scanf_float+0x278>
 80153e4:	683b      	ldr	r3, [r7, #0]
 80153e6:	3301      	adds	r3, #1
 80153e8:	603b      	str	r3, [r7, #0]
 80153ea:	e766      	b.n	80152ba <_scanf_float+0x46>
 80153ec:	eb1a 0f05 	cmn.w	sl, r5
 80153f0:	f47f af70 	bne.w	80152d4 <_scanf_float+0x60>
 80153f4:	6822      	ldr	r2, [r4, #0]
 80153f6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80153fa:	6022      	str	r2, [r4, #0]
 80153fc:	f806 3b01 	strb.w	r3, [r6], #1
 8015400:	e7e4      	b.n	80153cc <_scanf_float+0x158>
 8015402:	6822      	ldr	r2, [r4, #0]
 8015404:	0610      	lsls	r0, r2, #24
 8015406:	f57f af65 	bpl.w	80152d4 <_scanf_float+0x60>
 801540a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801540e:	e7f4      	b.n	80153fa <_scanf_float+0x186>
 8015410:	f1ba 0f00 	cmp.w	sl, #0
 8015414:	d10e      	bne.n	8015434 <_scanf_float+0x1c0>
 8015416:	f1b9 0f00 	cmp.w	r9, #0
 801541a:	d10e      	bne.n	801543a <_scanf_float+0x1c6>
 801541c:	6822      	ldr	r2, [r4, #0]
 801541e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8015422:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8015426:	d108      	bne.n	801543a <_scanf_float+0x1c6>
 8015428:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801542c:	6022      	str	r2, [r4, #0]
 801542e:	f04f 0a01 	mov.w	sl, #1
 8015432:	e7e3      	b.n	80153fc <_scanf_float+0x188>
 8015434:	f1ba 0f02 	cmp.w	sl, #2
 8015438:	d055      	beq.n	80154e6 <_scanf_float+0x272>
 801543a:	2d01      	cmp	r5, #1
 801543c:	d002      	beq.n	8015444 <_scanf_float+0x1d0>
 801543e:	2d04      	cmp	r5, #4
 8015440:	f47f af48 	bne.w	80152d4 <_scanf_float+0x60>
 8015444:	3501      	adds	r5, #1
 8015446:	b2ed      	uxtb	r5, r5
 8015448:	e7d8      	b.n	80153fc <_scanf_float+0x188>
 801544a:	f1ba 0f01 	cmp.w	sl, #1
 801544e:	f47f af41 	bne.w	80152d4 <_scanf_float+0x60>
 8015452:	f04f 0a02 	mov.w	sl, #2
 8015456:	e7d1      	b.n	80153fc <_scanf_float+0x188>
 8015458:	b97d      	cbnz	r5, 801547a <_scanf_float+0x206>
 801545a:	f1b9 0f00 	cmp.w	r9, #0
 801545e:	f47f af3c 	bne.w	80152da <_scanf_float+0x66>
 8015462:	6822      	ldr	r2, [r4, #0]
 8015464:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8015468:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801546c:	f47f af39 	bne.w	80152e2 <_scanf_float+0x6e>
 8015470:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8015474:	6022      	str	r2, [r4, #0]
 8015476:	2501      	movs	r5, #1
 8015478:	e7c0      	b.n	80153fc <_scanf_float+0x188>
 801547a:	2d03      	cmp	r5, #3
 801547c:	d0e2      	beq.n	8015444 <_scanf_float+0x1d0>
 801547e:	2d05      	cmp	r5, #5
 8015480:	e7de      	b.n	8015440 <_scanf_float+0x1cc>
 8015482:	2d02      	cmp	r5, #2
 8015484:	f47f af26 	bne.w	80152d4 <_scanf_float+0x60>
 8015488:	2503      	movs	r5, #3
 801548a:	e7b7      	b.n	80153fc <_scanf_float+0x188>
 801548c:	2d06      	cmp	r5, #6
 801548e:	f47f af21 	bne.w	80152d4 <_scanf_float+0x60>
 8015492:	2507      	movs	r5, #7
 8015494:	e7b2      	b.n	80153fc <_scanf_float+0x188>
 8015496:	6822      	ldr	r2, [r4, #0]
 8015498:	0591      	lsls	r1, r2, #22
 801549a:	f57f af1b 	bpl.w	80152d4 <_scanf_float+0x60>
 801549e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80154a2:	6022      	str	r2, [r4, #0]
 80154a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80154a8:	e7a8      	b.n	80153fc <_scanf_float+0x188>
 80154aa:	6822      	ldr	r2, [r4, #0]
 80154ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80154b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80154b4:	d006      	beq.n	80154c4 <_scanf_float+0x250>
 80154b6:	0550      	lsls	r0, r2, #21
 80154b8:	f57f af0c 	bpl.w	80152d4 <_scanf_float+0x60>
 80154bc:	f1b9 0f00 	cmp.w	r9, #0
 80154c0:	f43f af0f 	beq.w	80152e2 <_scanf_float+0x6e>
 80154c4:	0591      	lsls	r1, r2, #22
 80154c6:	bf58      	it	pl
 80154c8:	9901      	ldrpl	r1, [sp, #4]
 80154ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80154ce:	bf58      	it	pl
 80154d0:	eba9 0101 	subpl.w	r1, r9, r1
 80154d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80154d8:	bf58      	it	pl
 80154da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80154de:	6022      	str	r2, [r4, #0]
 80154e0:	f04f 0900 	mov.w	r9, #0
 80154e4:	e78a      	b.n	80153fc <_scanf_float+0x188>
 80154e6:	f04f 0a03 	mov.w	sl, #3
 80154ea:	e787      	b.n	80153fc <_scanf_float+0x188>
 80154ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80154f0:	4639      	mov	r1, r7
 80154f2:	4640      	mov	r0, r8
 80154f4:	4798      	blx	r3
 80154f6:	2800      	cmp	r0, #0
 80154f8:	f43f aedf 	beq.w	80152ba <_scanf_float+0x46>
 80154fc:	e6ea      	b.n	80152d4 <_scanf_float+0x60>
 80154fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015502:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8015506:	463a      	mov	r2, r7
 8015508:	4640      	mov	r0, r8
 801550a:	4798      	blx	r3
 801550c:	6923      	ldr	r3, [r4, #16]
 801550e:	3b01      	subs	r3, #1
 8015510:	6123      	str	r3, [r4, #16]
 8015512:	e6ec      	b.n	80152ee <_scanf_float+0x7a>
 8015514:	1e6b      	subs	r3, r5, #1
 8015516:	2b06      	cmp	r3, #6
 8015518:	d825      	bhi.n	8015566 <_scanf_float+0x2f2>
 801551a:	2d02      	cmp	r5, #2
 801551c:	d836      	bhi.n	801558c <_scanf_float+0x318>
 801551e:	455e      	cmp	r6, fp
 8015520:	f67f aee8 	bls.w	80152f4 <_scanf_float+0x80>
 8015524:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015528:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801552c:	463a      	mov	r2, r7
 801552e:	4640      	mov	r0, r8
 8015530:	4798      	blx	r3
 8015532:	6923      	ldr	r3, [r4, #16]
 8015534:	3b01      	subs	r3, #1
 8015536:	6123      	str	r3, [r4, #16]
 8015538:	e7f1      	b.n	801551e <_scanf_float+0x2aa>
 801553a:	9802      	ldr	r0, [sp, #8]
 801553c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015540:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8015544:	9002      	str	r0, [sp, #8]
 8015546:	463a      	mov	r2, r7
 8015548:	4640      	mov	r0, r8
 801554a:	4798      	blx	r3
 801554c:	6923      	ldr	r3, [r4, #16]
 801554e:	3b01      	subs	r3, #1
 8015550:	6123      	str	r3, [r4, #16]
 8015552:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8015556:	fa5f fa8a 	uxtb.w	sl, sl
 801555a:	f1ba 0f02 	cmp.w	sl, #2
 801555e:	d1ec      	bne.n	801553a <_scanf_float+0x2c6>
 8015560:	3d03      	subs	r5, #3
 8015562:	b2ed      	uxtb	r5, r5
 8015564:	1b76      	subs	r6, r6, r5
 8015566:	6823      	ldr	r3, [r4, #0]
 8015568:	05da      	lsls	r2, r3, #23
 801556a:	d52f      	bpl.n	80155cc <_scanf_float+0x358>
 801556c:	055b      	lsls	r3, r3, #21
 801556e:	d510      	bpl.n	8015592 <_scanf_float+0x31e>
 8015570:	455e      	cmp	r6, fp
 8015572:	f67f aebf 	bls.w	80152f4 <_scanf_float+0x80>
 8015576:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801557a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801557e:	463a      	mov	r2, r7
 8015580:	4640      	mov	r0, r8
 8015582:	4798      	blx	r3
 8015584:	6923      	ldr	r3, [r4, #16]
 8015586:	3b01      	subs	r3, #1
 8015588:	6123      	str	r3, [r4, #16]
 801558a:	e7f1      	b.n	8015570 <_scanf_float+0x2fc>
 801558c:	46aa      	mov	sl, r5
 801558e:	9602      	str	r6, [sp, #8]
 8015590:	e7df      	b.n	8015552 <_scanf_float+0x2de>
 8015592:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8015596:	6923      	ldr	r3, [r4, #16]
 8015598:	2965      	cmp	r1, #101	; 0x65
 801559a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801559e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80155a2:	6123      	str	r3, [r4, #16]
 80155a4:	d00c      	beq.n	80155c0 <_scanf_float+0x34c>
 80155a6:	2945      	cmp	r1, #69	; 0x45
 80155a8:	d00a      	beq.n	80155c0 <_scanf_float+0x34c>
 80155aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80155ae:	463a      	mov	r2, r7
 80155b0:	4640      	mov	r0, r8
 80155b2:	4798      	blx	r3
 80155b4:	6923      	ldr	r3, [r4, #16]
 80155b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80155ba:	3b01      	subs	r3, #1
 80155bc:	1eb5      	subs	r5, r6, #2
 80155be:	6123      	str	r3, [r4, #16]
 80155c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80155c4:	463a      	mov	r2, r7
 80155c6:	4640      	mov	r0, r8
 80155c8:	4798      	blx	r3
 80155ca:	462e      	mov	r6, r5
 80155cc:	6825      	ldr	r5, [r4, #0]
 80155ce:	f015 0510 	ands.w	r5, r5, #16
 80155d2:	d158      	bne.n	8015686 <_scanf_float+0x412>
 80155d4:	7035      	strb	r5, [r6, #0]
 80155d6:	6823      	ldr	r3, [r4, #0]
 80155d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80155dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80155e0:	d11c      	bne.n	801561c <_scanf_float+0x3a8>
 80155e2:	9b01      	ldr	r3, [sp, #4]
 80155e4:	454b      	cmp	r3, r9
 80155e6:	eba3 0209 	sub.w	r2, r3, r9
 80155ea:	d124      	bne.n	8015636 <_scanf_float+0x3c2>
 80155ec:	2200      	movs	r2, #0
 80155ee:	4659      	mov	r1, fp
 80155f0:	4640      	mov	r0, r8
 80155f2:	f000 ff87 	bl	8016504 <_strtod_r>
 80155f6:	9b03      	ldr	r3, [sp, #12]
 80155f8:	6821      	ldr	r1, [r4, #0]
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	f011 0f02 	tst.w	r1, #2
 8015600:	ec57 6b10 	vmov	r6, r7, d0
 8015604:	f103 0204 	add.w	r2, r3, #4
 8015608:	d020      	beq.n	801564c <_scanf_float+0x3d8>
 801560a:	9903      	ldr	r1, [sp, #12]
 801560c:	600a      	str	r2, [r1, #0]
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	e9c3 6700 	strd	r6, r7, [r3]
 8015614:	68e3      	ldr	r3, [r4, #12]
 8015616:	3301      	adds	r3, #1
 8015618:	60e3      	str	r3, [r4, #12]
 801561a:	e66c      	b.n	80152f6 <_scanf_float+0x82>
 801561c:	9b04      	ldr	r3, [sp, #16]
 801561e:	2b00      	cmp	r3, #0
 8015620:	d0e4      	beq.n	80155ec <_scanf_float+0x378>
 8015622:	9905      	ldr	r1, [sp, #20]
 8015624:	230a      	movs	r3, #10
 8015626:	462a      	mov	r2, r5
 8015628:	3101      	adds	r1, #1
 801562a:	4640      	mov	r0, r8
 801562c:	f000 fff4 	bl	8016618 <_strtol_r>
 8015630:	9b04      	ldr	r3, [sp, #16]
 8015632:	9e05      	ldr	r6, [sp, #20]
 8015634:	1ac2      	subs	r2, r0, r3
 8015636:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801563a:	429e      	cmp	r6, r3
 801563c:	bf28      	it	cs
 801563e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8015642:	4912      	ldr	r1, [pc, #72]	; (801568c <_scanf_float+0x418>)
 8015644:	4630      	mov	r0, r6
 8015646:	f000 f8d3 	bl	80157f0 <siprintf>
 801564a:	e7cf      	b.n	80155ec <_scanf_float+0x378>
 801564c:	f011 0f04 	tst.w	r1, #4
 8015650:	9903      	ldr	r1, [sp, #12]
 8015652:	600a      	str	r2, [r1, #0]
 8015654:	d1db      	bne.n	801560e <_scanf_float+0x39a>
 8015656:	f8d3 8000 	ldr.w	r8, [r3]
 801565a:	ee10 2a10 	vmov	r2, s0
 801565e:	ee10 0a10 	vmov	r0, s0
 8015662:	463b      	mov	r3, r7
 8015664:	4639      	mov	r1, r7
 8015666:	f7eb fa61 	bl	8000b2c <__aeabi_dcmpun>
 801566a:	b128      	cbz	r0, 8015678 <_scanf_float+0x404>
 801566c:	4808      	ldr	r0, [pc, #32]	; (8015690 <_scanf_float+0x41c>)
 801566e:	f000 f847 	bl	8015700 <nanf>
 8015672:	ed88 0a00 	vstr	s0, [r8]
 8015676:	e7cd      	b.n	8015614 <_scanf_float+0x3a0>
 8015678:	4630      	mov	r0, r6
 801567a:	4639      	mov	r1, r7
 801567c:	f7eb fab4 	bl	8000be8 <__aeabi_d2f>
 8015680:	f8c8 0000 	str.w	r0, [r8]
 8015684:	e7c6      	b.n	8015614 <_scanf_float+0x3a0>
 8015686:	2500      	movs	r5, #0
 8015688:	e635      	b.n	80152f6 <_scanf_float+0x82>
 801568a:	bf00      	nop
 801568c:	0801a8bc 	.word	0x0801a8bc
 8015690:	0801acd8 	.word	0x0801acd8

08015694 <_sbrk_r>:
 8015694:	b538      	push	{r3, r4, r5, lr}
 8015696:	4d06      	ldr	r5, [pc, #24]	; (80156b0 <_sbrk_r+0x1c>)
 8015698:	2300      	movs	r3, #0
 801569a:	4604      	mov	r4, r0
 801569c:	4608      	mov	r0, r1
 801569e:	602b      	str	r3, [r5, #0]
 80156a0:	f7f1 fbe0 	bl	8006e64 <_sbrk>
 80156a4:	1c43      	adds	r3, r0, #1
 80156a6:	d102      	bne.n	80156ae <_sbrk_r+0x1a>
 80156a8:	682b      	ldr	r3, [r5, #0]
 80156aa:	b103      	cbz	r3, 80156ae <_sbrk_r+0x1a>
 80156ac:	6023      	str	r3, [r4, #0]
 80156ae:	bd38      	pop	{r3, r4, r5, pc}
 80156b0:	2000a038 	.word	0x2000a038

080156b4 <ldexpf>:
 80156b4:	b510      	push	{r4, lr}
 80156b6:	ed2d 8b02 	vpush	{d8}
 80156ba:	4604      	mov	r4, r0
 80156bc:	eeb0 8a40 	vmov.f32	s16, s0
 80156c0:	f003 f852 	bl	8018768 <finitef>
 80156c4:	b1b8      	cbz	r0, 80156f6 <ldexpf+0x42>
 80156c6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80156ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156ce:	d012      	beq.n	80156f6 <ldexpf+0x42>
 80156d0:	eeb0 0a48 	vmov.f32	s0, s16
 80156d4:	4620      	mov	r0, r4
 80156d6:	f000 f819 	bl	801570c <scalbnf>
 80156da:	eeb0 8a40 	vmov.f32	s16, s0
 80156de:	f003 f843 	bl	8018768 <finitef>
 80156e2:	b120      	cbz	r0, 80156ee <ldexpf+0x3a>
 80156e4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80156e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156ec:	d103      	bne.n	80156f6 <ldexpf+0x42>
 80156ee:	f7ff f865 	bl	80147bc <__errno>
 80156f2:	2322      	movs	r3, #34	; 0x22
 80156f4:	6003      	str	r3, [r0, #0]
 80156f6:	eeb0 0a48 	vmov.f32	s0, s16
 80156fa:	ecbd 8b02 	vpop	{d8}
 80156fe:	bd10      	pop	{r4, pc}

08015700 <nanf>:
 8015700:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015708 <nanf+0x8>
 8015704:	4770      	bx	lr
 8015706:	bf00      	nop
 8015708:	7fc00000 	.word	0x7fc00000

0801570c <scalbnf>:
 801570c:	ee10 3a10 	vmov	r3, s0
 8015710:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8015714:	d025      	beq.n	8015762 <scalbnf+0x56>
 8015716:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801571a:	d302      	bcc.n	8015722 <scalbnf+0x16>
 801571c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015720:	4770      	bx	lr
 8015722:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8015726:	d122      	bne.n	801576e <scalbnf+0x62>
 8015728:	4b2a      	ldr	r3, [pc, #168]	; (80157d4 <scalbnf+0xc8>)
 801572a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80157d8 <scalbnf+0xcc>
 801572e:	4298      	cmp	r0, r3
 8015730:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015734:	db16      	blt.n	8015764 <scalbnf+0x58>
 8015736:	ee10 3a10 	vmov	r3, s0
 801573a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801573e:	3a19      	subs	r2, #25
 8015740:	4402      	add	r2, r0
 8015742:	2afe      	cmp	r2, #254	; 0xfe
 8015744:	dd15      	ble.n	8015772 <scalbnf+0x66>
 8015746:	ee10 3a10 	vmov	r3, s0
 801574a:	eddf 7a24 	vldr	s15, [pc, #144]	; 80157dc <scalbnf+0xd0>
 801574e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80157e0 <scalbnf+0xd4>
 8015752:	2b00      	cmp	r3, #0
 8015754:	eeb0 7a67 	vmov.f32	s14, s15
 8015758:	bfb8      	it	lt
 801575a:	eef0 7a66 	vmovlt.f32	s15, s13
 801575e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8015762:	4770      	bx	lr
 8015764:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80157e4 <scalbnf+0xd8>
 8015768:	ee20 0a27 	vmul.f32	s0, s0, s15
 801576c:	4770      	bx	lr
 801576e:	0dd2      	lsrs	r2, r2, #23
 8015770:	e7e6      	b.n	8015740 <scalbnf+0x34>
 8015772:	2a00      	cmp	r2, #0
 8015774:	dd06      	ble.n	8015784 <scalbnf+0x78>
 8015776:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801577a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801577e:	ee00 3a10 	vmov	s0, r3
 8015782:	4770      	bx	lr
 8015784:	f112 0f16 	cmn.w	r2, #22
 8015788:	da1a      	bge.n	80157c0 <scalbnf+0xb4>
 801578a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801578e:	4298      	cmp	r0, r3
 8015790:	ee10 3a10 	vmov	r3, s0
 8015794:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015798:	dd0a      	ble.n	80157b0 <scalbnf+0xa4>
 801579a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80157dc <scalbnf+0xd0>
 801579e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80157e0 <scalbnf+0xd4>
 80157a2:	eef0 7a40 	vmov.f32	s15, s0
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	bf18      	it	ne
 80157aa:	eeb0 0a47 	vmovne.f32	s0, s14
 80157ae:	e7db      	b.n	8015768 <scalbnf+0x5c>
 80157b0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80157e4 <scalbnf+0xd8>
 80157b4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80157e8 <scalbnf+0xdc>
 80157b8:	eef0 7a40 	vmov.f32	s15, s0
 80157bc:	2b00      	cmp	r3, #0
 80157be:	e7f3      	b.n	80157a8 <scalbnf+0x9c>
 80157c0:	3219      	adds	r2, #25
 80157c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80157c6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80157ca:	eddf 7a08 	vldr	s15, [pc, #32]	; 80157ec <scalbnf+0xe0>
 80157ce:	ee07 3a10 	vmov	s14, r3
 80157d2:	e7c4      	b.n	801575e <scalbnf+0x52>
 80157d4:	ffff3cb0 	.word	0xffff3cb0
 80157d8:	4c000000 	.word	0x4c000000
 80157dc:	7149f2ca 	.word	0x7149f2ca
 80157e0:	f149f2ca 	.word	0xf149f2ca
 80157e4:	0da24260 	.word	0x0da24260
 80157e8:	8da24260 	.word	0x8da24260
 80157ec:	33000000 	.word	0x33000000

080157f0 <siprintf>:
 80157f0:	b40e      	push	{r1, r2, r3}
 80157f2:	b500      	push	{lr}
 80157f4:	b09c      	sub	sp, #112	; 0x70
 80157f6:	ab1d      	add	r3, sp, #116	; 0x74
 80157f8:	9002      	str	r0, [sp, #8]
 80157fa:	9006      	str	r0, [sp, #24]
 80157fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015800:	4809      	ldr	r0, [pc, #36]	; (8015828 <siprintf+0x38>)
 8015802:	9107      	str	r1, [sp, #28]
 8015804:	9104      	str	r1, [sp, #16]
 8015806:	4909      	ldr	r1, [pc, #36]	; (801582c <siprintf+0x3c>)
 8015808:	f853 2b04 	ldr.w	r2, [r3], #4
 801580c:	9105      	str	r1, [sp, #20]
 801580e:	6800      	ldr	r0, [r0, #0]
 8015810:	9301      	str	r3, [sp, #4]
 8015812:	a902      	add	r1, sp, #8
 8015814:	f002 fe8c 	bl	8018530 <_svfiprintf_r>
 8015818:	9b02      	ldr	r3, [sp, #8]
 801581a:	2200      	movs	r2, #0
 801581c:	701a      	strb	r2, [r3, #0]
 801581e:	b01c      	add	sp, #112	; 0x70
 8015820:	f85d eb04 	ldr.w	lr, [sp], #4
 8015824:	b003      	add	sp, #12
 8015826:	4770      	bx	lr
 8015828:	20000240 	.word	0x20000240
 801582c:	ffff0208 	.word	0xffff0208

08015830 <__sread>:
 8015830:	b510      	push	{r4, lr}
 8015832:	460c      	mov	r4, r1
 8015834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015838:	f002 ff7a 	bl	8018730 <_read_r>
 801583c:	2800      	cmp	r0, #0
 801583e:	bfab      	itete	ge
 8015840:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015842:	89a3      	ldrhlt	r3, [r4, #12]
 8015844:	181b      	addge	r3, r3, r0
 8015846:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801584a:	bfac      	ite	ge
 801584c:	6563      	strge	r3, [r4, #84]	; 0x54
 801584e:	81a3      	strhlt	r3, [r4, #12]
 8015850:	bd10      	pop	{r4, pc}

08015852 <__swrite>:
 8015852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015856:	461f      	mov	r7, r3
 8015858:	898b      	ldrh	r3, [r1, #12]
 801585a:	05db      	lsls	r3, r3, #23
 801585c:	4605      	mov	r5, r0
 801585e:	460c      	mov	r4, r1
 8015860:	4616      	mov	r6, r2
 8015862:	d505      	bpl.n	8015870 <__swrite+0x1e>
 8015864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015868:	2302      	movs	r3, #2
 801586a:	2200      	movs	r2, #0
 801586c:	f002 f8e4 	bl	8017a38 <_lseek_r>
 8015870:	89a3      	ldrh	r3, [r4, #12]
 8015872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015876:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801587a:	81a3      	strh	r3, [r4, #12]
 801587c:	4632      	mov	r2, r6
 801587e:	463b      	mov	r3, r7
 8015880:	4628      	mov	r0, r5
 8015882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015886:	f000 bec9 	b.w	801661c <_write_r>

0801588a <__sseek>:
 801588a:	b510      	push	{r4, lr}
 801588c:	460c      	mov	r4, r1
 801588e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015892:	f002 f8d1 	bl	8017a38 <_lseek_r>
 8015896:	1c43      	adds	r3, r0, #1
 8015898:	89a3      	ldrh	r3, [r4, #12]
 801589a:	bf15      	itete	ne
 801589c:	6560      	strne	r0, [r4, #84]	; 0x54
 801589e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80158a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80158a6:	81a3      	strheq	r3, [r4, #12]
 80158a8:	bf18      	it	ne
 80158aa:	81a3      	strhne	r3, [r4, #12]
 80158ac:	bd10      	pop	{r4, pc}

080158ae <__sclose>:
 80158ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80158b2:	f000 bec5 	b.w	8016640 <_close_r>

080158b6 <sulp>:
 80158b6:	b570      	push	{r4, r5, r6, lr}
 80158b8:	4604      	mov	r4, r0
 80158ba:	460d      	mov	r5, r1
 80158bc:	ec45 4b10 	vmov	d0, r4, r5
 80158c0:	4616      	mov	r6, r2
 80158c2:	f002 fc55 	bl	8018170 <__ulp>
 80158c6:	ec51 0b10 	vmov	r0, r1, d0
 80158ca:	b17e      	cbz	r6, 80158ec <sulp+0x36>
 80158cc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80158d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	dd09      	ble.n	80158ec <sulp+0x36>
 80158d8:	051b      	lsls	r3, r3, #20
 80158da:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80158de:	2400      	movs	r4, #0
 80158e0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80158e4:	4622      	mov	r2, r4
 80158e6:	462b      	mov	r3, r5
 80158e8:	f7ea fe86 	bl	80005f8 <__aeabi_dmul>
 80158ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080158f0 <_strtod_l>:
 80158f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158f4:	b0a3      	sub	sp, #140	; 0x8c
 80158f6:	461f      	mov	r7, r3
 80158f8:	2300      	movs	r3, #0
 80158fa:	931e      	str	r3, [sp, #120]	; 0x78
 80158fc:	4ba4      	ldr	r3, [pc, #656]	; (8015b90 <_strtod_l+0x2a0>)
 80158fe:	9219      	str	r2, [sp, #100]	; 0x64
 8015900:	681b      	ldr	r3, [r3, #0]
 8015902:	9307      	str	r3, [sp, #28]
 8015904:	4604      	mov	r4, r0
 8015906:	4618      	mov	r0, r3
 8015908:	4688      	mov	r8, r1
 801590a:	f7ea fc61 	bl	80001d0 <strlen>
 801590e:	f04f 0a00 	mov.w	sl, #0
 8015912:	4605      	mov	r5, r0
 8015914:	f04f 0b00 	mov.w	fp, #0
 8015918:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801591c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801591e:	781a      	ldrb	r2, [r3, #0]
 8015920:	2a2b      	cmp	r2, #43	; 0x2b
 8015922:	d04c      	beq.n	80159be <_strtod_l+0xce>
 8015924:	d839      	bhi.n	801599a <_strtod_l+0xaa>
 8015926:	2a0d      	cmp	r2, #13
 8015928:	d832      	bhi.n	8015990 <_strtod_l+0xa0>
 801592a:	2a08      	cmp	r2, #8
 801592c:	d832      	bhi.n	8015994 <_strtod_l+0xa4>
 801592e:	2a00      	cmp	r2, #0
 8015930:	d03c      	beq.n	80159ac <_strtod_l+0xbc>
 8015932:	2300      	movs	r3, #0
 8015934:	930e      	str	r3, [sp, #56]	; 0x38
 8015936:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8015938:	7833      	ldrb	r3, [r6, #0]
 801593a:	2b30      	cmp	r3, #48	; 0x30
 801593c:	f040 80b4 	bne.w	8015aa8 <_strtod_l+0x1b8>
 8015940:	7873      	ldrb	r3, [r6, #1]
 8015942:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015946:	2b58      	cmp	r3, #88	; 0x58
 8015948:	d16c      	bne.n	8015a24 <_strtod_l+0x134>
 801594a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801594c:	9301      	str	r3, [sp, #4]
 801594e:	ab1e      	add	r3, sp, #120	; 0x78
 8015950:	9702      	str	r7, [sp, #8]
 8015952:	9300      	str	r3, [sp, #0]
 8015954:	4a8f      	ldr	r2, [pc, #572]	; (8015b94 <_strtod_l+0x2a4>)
 8015956:	ab1f      	add	r3, sp, #124	; 0x7c
 8015958:	a91d      	add	r1, sp, #116	; 0x74
 801595a:	4620      	mov	r0, r4
 801595c:	f001 fd60 	bl	8017420 <__gethex>
 8015960:	f010 0707 	ands.w	r7, r0, #7
 8015964:	4605      	mov	r5, r0
 8015966:	d005      	beq.n	8015974 <_strtod_l+0x84>
 8015968:	2f06      	cmp	r7, #6
 801596a:	d12a      	bne.n	80159c2 <_strtod_l+0xd2>
 801596c:	3601      	adds	r6, #1
 801596e:	2300      	movs	r3, #0
 8015970:	961d      	str	r6, [sp, #116]	; 0x74
 8015972:	930e      	str	r3, [sp, #56]	; 0x38
 8015974:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015976:	2b00      	cmp	r3, #0
 8015978:	f040 8596 	bne.w	80164a8 <_strtod_l+0xbb8>
 801597c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801597e:	b1db      	cbz	r3, 80159b8 <_strtod_l+0xc8>
 8015980:	4652      	mov	r2, sl
 8015982:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015986:	ec43 2b10 	vmov	d0, r2, r3
 801598a:	b023      	add	sp, #140	; 0x8c
 801598c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015990:	2a20      	cmp	r2, #32
 8015992:	d1ce      	bne.n	8015932 <_strtod_l+0x42>
 8015994:	3301      	adds	r3, #1
 8015996:	931d      	str	r3, [sp, #116]	; 0x74
 8015998:	e7c0      	b.n	801591c <_strtod_l+0x2c>
 801599a:	2a2d      	cmp	r2, #45	; 0x2d
 801599c:	d1c9      	bne.n	8015932 <_strtod_l+0x42>
 801599e:	2201      	movs	r2, #1
 80159a0:	920e      	str	r2, [sp, #56]	; 0x38
 80159a2:	1c5a      	adds	r2, r3, #1
 80159a4:	921d      	str	r2, [sp, #116]	; 0x74
 80159a6:	785b      	ldrb	r3, [r3, #1]
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d1c4      	bne.n	8015936 <_strtod_l+0x46>
 80159ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80159ae:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	f040 8576 	bne.w	80164a4 <_strtod_l+0xbb4>
 80159b8:	4652      	mov	r2, sl
 80159ba:	465b      	mov	r3, fp
 80159bc:	e7e3      	b.n	8015986 <_strtod_l+0x96>
 80159be:	2200      	movs	r2, #0
 80159c0:	e7ee      	b.n	80159a0 <_strtod_l+0xb0>
 80159c2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80159c4:	b13a      	cbz	r2, 80159d6 <_strtod_l+0xe6>
 80159c6:	2135      	movs	r1, #53	; 0x35
 80159c8:	a820      	add	r0, sp, #128	; 0x80
 80159ca:	f002 fcdc 	bl	8018386 <__copybits>
 80159ce:	991e      	ldr	r1, [sp, #120]	; 0x78
 80159d0:	4620      	mov	r0, r4
 80159d2:	f002 f8a1 	bl	8017b18 <_Bfree>
 80159d6:	3f01      	subs	r7, #1
 80159d8:	2f05      	cmp	r7, #5
 80159da:	d807      	bhi.n	80159ec <_strtod_l+0xfc>
 80159dc:	e8df f007 	tbb	[pc, r7]
 80159e0:	1d180b0e 	.word	0x1d180b0e
 80159e4:	030e      	.short	0x030e
 80159e6:	f04f 0b00 	mov.w	fp, #0
 80159ea:	46da      	mov	sl, fp
 80159ec:	0728      	lsls	r0, r5, #28
 80159ee:	d5c1      	bpl.n	8015974 <_strtod_l+0x84>
 80159f0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80159f4:	e7be      	b.n	8015974 <_strtod_l+0x84>
 80159f6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80159fa:	e7f7      	b.n	80159ec <_strtod_l+0xfc>
 80159fc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8015a00:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8015a02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015a06:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015a0a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015a0e:	e7ed      	b.n	80159ec <_strtod_l+0xfc>
 8015a10:	f8df b184 	ldr.w	fp, [pc, #388]	; 8015b98 <_strtod_l+0x2a8>
 8015a14:	f04f 0a00 	mov.w	sl, #0
 8015a18:	e7e8      	b.n	80159ec <_strtod_l+0xfc>
 8015a1a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8015a1e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8015a22:	e7e3      	b.n	80159ec <_strtod_l+0xfc>
 8015a24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015a26:	1c5a      	adds	r2, r3, #1
 8015a28:	921d      	str	r2, [sp, #116]	; 0x74
 8015a2a:	785b      	ldrb	r3, [r3, #1]
 8015a2c:	2b30      	cmp	r3, #48	; 0x30
 8015a2e:	d0f9      	beq.n	8015a24 <_strtod_l+0x134>
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	d09f      	beq.n	8015974 <_strtod_l+0x84>
 8015a34:	2301      	movs	r3, #1
 8015a36:	f04f 0900 	mov.w	r9, #0
 8015a3a:	9304      	str	r3, [sp, #16]
 8015a3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015a3e:	930a      	str	r3, [sp, #40]	; 0x28
 8015a40:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8015a44:	464f      	mov	r7, r9
 8015a46:	220a      	movs	r2, #10
 8015a48:	981d      	ldr	r0, [sp, #116]	; 0x74
 8015a4a:	7806      	ldrb	r6, [r0, #0]
 8015a4c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8015a50:	b2d9      	uxtb	r1, r3
 8015a52:	2909      	cmp	r1, #9
 8015a54:	d92a      	bls.n	8015aac <_strtod_l+0x1bc>
 8015a56:	9907      	ldr	r1, [sp, #28]
 8015a58:	462a      	mov	r2, r5
 8015a5a:	f002 fe92 	bl	8018782 <strncmp>
 8015a5e:	b398      	cbz	r0, 8015ac8 <_strtod_l+0x1d8>
 8015a60:	2000      	movs	r0, #0
 8015a62:	4633      	mov	r3, r6
 8015a64:	463d      	mov	r5, r7
 8015a66:	9007      	str	r0, [sp, #28]
 8015a68:	4602      	mov	r2, r0
 8015a6a:	2b65      	cmp	r3, #101	; 0x65
 8015a6c:	d001      	beq.n	8015a72 <_strtod_l+0x182>
 8015a6e:	2b45      	cmp	r3, #69	; 0x45
 8015a70:	d118      	bne.n	8015aa4 <_strtod_l+0x1b4>
 8015a72:	b91d      	cbnz	r5, 8015a7c <_strtod_l+0x18c>
 8015a74:	9b04      	ldr	r3, [sp, #16]
 8015a76:	4303      	orrs	r3, r0
 8015a78:	d098      	beq.n	80159ac <_strtod_l+0xbc>
 8015a7a:	2500      	movs	r5, #0
 8015a7c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8015a80:	f108 0301 	add.w	r3, r8, #1
 8015a84:	931d      	str	r3, [sp, #116]	; 0x74
 8015a86:	f898 3001 	ldrb.w	r3, [r8, #1]
 8015a8a:	2b2b      	cmp	r3, #43	; 0x2b
 8015a8c:	d075      	beq.n	8015b7a <_strtod_l+0x28a>
 8015a8e:	2b2d      	cmp	r3, #45	; 0x2d
 8015a90:	d07b      	beq.n	8015b8a <_strtod_l+0x29a>
 8015a92:	f04f 0c00 	mov.w	ip, #0
 8015a96:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8015a9a:	2909      	cmp	r1, #9
 8015a9c:	f240 8082 	bls.w	8015ba4 <_strtod_l+0x2b4>
 8015aa0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8015aa4:	2600      	movs	r6, #0
 8015aa6:	e09d      	b.n	8015be4 <_strtod_l+0x2f4>
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	e7c4      	b.n	8015a36 <_strtod_l+0x146>
 8015aac:	2f08      	cmp	r7, #8
 8015aae:	bfd8      	it	le
 8015ab0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8015ab2:	f100 0001 	add.w	r0, r0, #1
 8015ab6:	bfda      	itte	le
 8015ab8:	fb02 3301 	mlale	r3, r2, r1, r3
 8015abc:	9309      	strle	r3, [sp, #36]	; 0x24
 8015abe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8015ac2:	3701      	adds	r7, #1
 8015ac4:	901d      	str	r0, [sp, #116]	; 0x74
 8015ac6:	e7bf      	b.n	8015a48 <_strtod_l+0x158>
 8015ac8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015aca:	195a      	adds	r2, r3, r5
 8015acc:	921d      	str	r2, [sp, #116]	; 0x74
 8015ace:	5d5b      	ldrb	r3, [r3, r5]
 8015ad0:	2f00      	cmp	r7, #0
 8015ad2:	d037      	beq.n	8015b44 <_strtod_l+0x254>
 8015ad4:	9007      	str	r0, [sp, #28]
 8015ad6:	463d      	mov	r5, r7
 8015ad8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8015adc:	2a09      	cmp	r2, #9
 8015ade:	d912      	bls.n	8015b06 <_strtod_l+0x216>
 8015ae0:	2201      	movs	r2, #1
 8015ae2:	e7c2      	b.n	8015a6a <_strtod_l+0x17a>
 8015ae4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015ae6:	1c5a      	adds	r2, r3, #1
 8015ae8:	921d      	str	r2, [sp, #116]	; 0x74
 8015aea:	785b      	ldrb	r3, [r3, #1]
 8015aec:	3001      	adds	r0, #1
 8015aee:	2b30      	cmp	r3, #48	; 0x30
 8015af0:	d0f8      	beq.n	8015ae4 <_strtod_l+0x1f4>
 8015af2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8015af6:	2a08      	cmp	r2, #8
 8015af8:	f200 84db 	bhi.w	80164b2 <_strtod_l+0xbc2>
 8015afc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8015afe:	9007      	str	r0, [sp, #28]
 8015b00:	2000      	movs	r0, #0
 8015b02:	920a      	str	r2, [sp, #40]	; 0x28
 8015b04:	4605      	mov	r5, r0
 8015b06:	3b30      	subs	r3, #48	; 0x30
 8015b08:	f100 0201 	add.w	r2, r0, #1
 8015b0c:	d014      	beq.n	8015b38 <_strtod_l+0x248>
 8015b0e:	9907      	ldr	r1, [sp, #28]
 8015b10:	4411      	add	r1, r2
 8015b12:	9107      	str	r1, [sp, #28]
 8015b14:	462a      	mov	r2, r5
 8015b16:	eb00 0e05 	add.w	lr, r0, r5
 8015b1a:	210a      	movs	r1, #10
 8015b1c:	4572      	cmp	r2, lr
 8015b1e:	d113      	bne.n	8015b48 <_strtod_l+0x258>
 8015b20:	182a      	adds	r2, r5, r0
 8015b22:	2a08      	cmp	r2, #8
 8015b24:	f105 0501 	add.w	r5, r5, #1
 8015b28:	4405      	add	r5, r0
 8015b2a:	dc1c      	bgt.n	8015b66 <_strtod_l+0x276>
 8015b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015b2e:	220a      	movs	r2, #10
 8015b30:	fb02 3301 	mla	r3, r2, r1, r3
 8015b34:	9309      	str	r3, [sp, #36]	; 0x24
 8015b36:	2200      	movs	r2, #0
 8015b38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015b3a:	1c59      	adds	r1, r3, #1
 8015b3c:	911d      	str	r1, [sp, #116]	; 0x74
 8015b3e:	785b      	ldrb	r3, [r3, #1]
 8015b40:	4610      	mov	r0, r2
 8015b42:	e7c9      	b.n	8015ad8 <_strtod_l+0x1e8>
 8015b44:	4638      	mov	r0, r7
 8015b46:	e7d2      	b.n	8015aee <_strtod_l+0x1fe>
 8015b48:	2a08      	cmp	r2, #8
 8015b4a:	dc04      	bgt.n	8015b56 <_strtod_l+0x266>
 8015b4c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8015b4e:	434e      	muls	r6, r1
 8015b50:	9609      	str	r6, [sp, #36]	; 0x24
 8015b52:	3201      	adds	r2, #1
 8015b54:	e7e2      	b.n	8015b1c <_strtod_l+0x22c>
 8015b56:	f102 0c01 	add.w	ip, r2, #1
 8015b5a:	f1bc 0f10 	cmp.w	ip, #16
 8015b5e:	bfd8      	it	le
 8015b60:	fb01 f909 	mulle.w	r9, r1, r9
 8015b64:	e7f5      	b.n	8015b52 <_strtod_l+0x262>
 8015b66:	2d10      	cmp	r5, #16
 8015b68:	bfdc      	itt	le
 8015b6a:	220a      	movle	r2, #10
 8015b6c:	fb02 3909 	mlale	r9, r2, r9, r3
 8015b70:	e7e1      	b.n	8015b36 <_strtod_l+0x246>
 8015b72:	2300      	movs	r3, #0
 8015b74:	9307      	str	r3, [sp, #28]
 8015b76:	2201      	movs	r2, #1
 8015b78:	e77c      	b.n	8015a74 <_strtod_l+0x184>
 8015b7a:	f04f 0c00 	mov.w	ip, #0
 8015b7e:	f108 0302 	add.w	r3, r8, #2
 8015b82:	931d      	str	r3, [sp, #116]	; 0x74
 8015b84:	f898 3002 	ldrb.w	r3, [r8, #2]
 8015b88:	e785      	b.n	8015a96 <_strtod_l+0x1a6>
 8015b8a:	f04f 0c01 	mov.w	ip, #1
 8015b8e:	e7f6      	b.n	8015b7e <_strtod_l+0x28e>
 8015b90:	0801ab18 	.word	0x0801ab18
 8015b94:	0801a8c4 	.word	0x0801a8c4
 8015b98:	7ff00000 	.word	0x7ff00000
 8015b9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015b9e:	1c59      	adds	r1, r3, #1
 8015ba0:	911d      	str	r1, [sp, #116]	; 0x74
 8015ba2:	785b      	ldrb	r3, [r3, #1]
 8015ba4:	2b30      	cmp	r3, #48	; 0x30
 8015ba6:	d0f9      	beq.n	8015b9c <_strtod_l+0x2ac>
 8015ba8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8015bac:	2908      	cmp	r1, #8
 8015bae:	f63f af79 	bhi.w	8015aa4 <_strtod_l+0x1b4>
 8015bb2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8015bb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015bb8:	9308      	str	r3, [sp, #32]
 8015bba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015bbc:	1c59      	adds	r1, r3, #1
 8015bbe:	911d      	str	r1, [sp, #116]	; 0x74
 8015bc0:	785b      	ldrb	r3, [r3, #1]
 8015bc2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8015bc6:	2e09      	cmp	r6, #9
 8015bc8:	d937      	bls.n	8015c3a <_strtod_l+0x34a>
 8015bca:	9e08      	ldr	r6, [sp, #32]
 8015bcc:	1b89      	subs	r1, r1, r6
 8015bce:	2908      	cmp	r1, #8
 8015bd0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8015bd4:	dc02      	bgt.n	8015bdc <_strtod_l+0x2ec>
 8015bd6:	4576      	cmp	r6, lr
 8015bd8:	bfa8      	it	ge
 8015bda:	4676      	movge	r6, lr
 8015bdc:	f1bc 0f00 	cmp.w	ip, #0
 8015be0:	d000      	beq.n	8015be4 <_strtod_l+0x2f4>
 8015be2:	4276      	negs	r6, r6
 8015be4:	2d00      	cmp	r5, #0
 8015be6:	d14f      	bne.n	8015c88 <_strtod_l+0x398>
 8015be8:	9904      	ldr	r1, [sp, #16]
 8015bea:	4301      	orrs	r1, r0
 8015bec:	f47f aec2 	bne.w	8015974 <_strtod_l+0x84>
 8015bf0:	2a00      	cmp	r2, #0
 8015bf2:	f47f aedb 	bne.w	80159ac <_strtod_l+0xbc>
 8015bf6:	2b69      	cmp	r3, #105	; 0x69
 8015bf8:	d027      	beq.n	8015c4a <_strtod_l+0x35a>
 8015bfa:	dc24      	bgt.n	8015c46 <_strtod_l+0x356>
 8015bfc:	2b49      	cmp	r3, #73	; 0x49
 8015bfe:	d024      	beq.n	8015c4a <_strtod_l+0x35a>
 8015c00:	2b4e      	cmp	r3, #78	; 0x4e
 8015c02:	f47f aed3 	bne.w	80159ac <_strtod_l+0xbc>
 8015c06:	499e      	ldr	r1, [pc, #632]	; (8015e80 <_strtod_l+0x590>)
 8015c08:	a81d      	add	r0, sp, #116	; 0x74
 8015c0a:	f001 fe61 	bl	80178d0 <__match>
 8015c0e:	2800      	cmp	r0, #0
 8015c10:	f43f aecc 	beq.w	80159ac <_strtod_l+0xbc>
 8015c14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015c16:	781b      	ldrb	r3, [r3, #0]
 8015c18:	2b28      	cmp	r3, #40	; 0x28
 8015c1a:	d12d      	bne.n	8015c78 <_strtod_l+0x388>
 8015c1c:	4999      	ldr	r1, [pc, #612]	; (8015e84 <_strtod_l+0x594>)
 8015c1e:	aa20      	add	r2, sp, #128	; 0x80
 8015c20:	a81d      	add	r0, sp, #116	; 0x74
 8015c22:	f001 fe69 	bl	80178f8 <__hexnan>
 8015c26:	2805      	cmp	r0, #5
 8015c28:	d126      	bne.n	8015c78 <_strtod_l+0x388>
 8015c2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015c2c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8015c30:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8015c34:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8015c38:	e69c      	b.n	8015974 <_strtod_l+0x84>
 8015c3a:	210a      	movs	r1, #10
 8015c3c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8015c40:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8015c44:	e7b9      	b.n	8015bba <_strtod_l+0x2ca>
 8015c46:	2b6e      	cmp	r3, #110	; 0x6e
 8015c48:	e7db      	b.n	8015c02 <_strtod_l+0x312>
 8015c4a:	498f      	ldr	r1, [pc, #572]	; (8015e88 <_strtod_l+0x598>)
 8015c4c:	a81d      	add	r0, sp, #116	; 0x74
 8015c4e:	f001 fe3f 	bl	80178d0 <__match>
 8015c52:	2800      	cmp	r0, #0
 8015c54:	f43f aeaa 	beq.w	80159ac <_strtod_l+0xbc>
 8015c58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015c5a:	498c      	ldr	r1, [pc, #560]	; (8015e8c <_strtod_l+0x59c>)
 8015c5c:	3b01      	subs	r3, #1
 8015c5e:	a81d      	add	r0, sp, #116	; 0x74
 8015c60:	931d      	str	r3, [sp, #116]	; 0x74
 8015c62:	f001 fe35 	bl	80178d0 <__match>
 8015c66:	b910      	cbnz	r0, 8015c6e <_strtod_l+0x37e>
 8015c68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8015c6a:	3301      	adds	r3, #1
 8015c6c:	931d      	str	r3, [sp, #116]	; 0x74
 8015c6e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8015e9c <_strtod_l+0x5ac>
 8015c72:	f04f 0a00 	mov.w	sl, #0
 8015c76:	e67d      	b.n	8015974 <_strtod_l+0x84>
 8015c78:	4885      	ldr	r0, [pc, #532]	; (8015e90 <_strtod_l+0x5a0>)
 8015c7a:	f002 fd6d 	bl	8018758 <nan>
 8015c7e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015c82:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8015c86:	e675      	b.n	8015974 <_strtod_l+0x84>
 8015c88:	9b07      	ldr	r3, [sp, #28]
 8015c8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015c8c:	1af3      	subs	r3, r6, r3
 8015c8e:	2f00      	cmp	r7, #0
 8015c90:	bf08      	it	eq
 8015c92:	462f      	moveq	r7, r5
 8015c94:	2d10      	cmp	r5, #16
 8015c96:	9308      	str	r3, [sp, #32]
 8015c98:	46a8      	mov	r8, r5
 8015c9a:	bfa8      	it	ge
 8015c9c:	f04f 0810 	movge.w	r8, #16
 8015ca0:	f7ea fc30 	bl	8000504 <__aeabi_ui2d>
 8015ca4:	2d09      	cmp	r5, #9
 8015ca6:	4682      	mov	sl, r0
 8015ca8:	468b      	mov	fp, r1
 8015caa:	dd13      	ble.n	8015cd4 <_strtod_l+0x3e4>
 8015cac:	4b79      	ldr	r3, [pc, #484]	; (8015e94 <_strtod_l+0x5a4>)
 8015cae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8015cb2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015cb6:	f7ea fc9f 	bl	80005f8 <__aeabi_dmul>
 8015cba:	4682      	mov	sl, r0
 8015cbc:	4648      	mov	r0, r9
 8015cbe:	468b      	mov	fp, r1
 8015cc0:	f7ea fc20 	bl	8000504 <__aeabi_ui2d>
 8015cc4:	4602      	mov	r2, r0
 8015cc6:	460b      	mov	r3, r1
 8015cc8:	4650      	mov	r0, sl
 8015cca:	4659      	mov	r1, fp
 8015ccc:	f7ea fade 	bl	800028c <__adddf3>
 8015cd0:	4682      	mov	sl, r0
 8015cd2:	468b      	mov	fp, r1
 8015cd4:	2d0f      	cmp	r5, #15
 8015cd6:	dc38      	bgt.n	8015d4a <_strtod_l+0x45a>
 8015cd8:	9b08      	ldr	r3, [sp, #32]
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	f43f ae4a 	beq.w	8015974 <_strtod_l+0x84>
 8015ce0:	dd24      	ble.n	8015d2c <_strtod_l+0x43c>
 8015ce2:	2b16      	cmp	r3, #22
 8015ce4:	dc0b      	bgt.n	8015cfe <_strtod_l+0x40e>
 8015ce6:	4d6b      	ldr	r5, [pc, #428]	; (8015e94 <_strtod_l+0x5a4>)
 8015ce8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8015cec:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015cf0:	4652      	mov	r2, sl
 8015cf2:	465b      	mov	r3, fp
 8015cf4:	f7ea fc80 	bl	80005f8 <__aeabi_dmul>
 8015cf8:	4682      	mov	sl, r0
 8015cfa:	468b      	mov	fp, r1
 8015cfc:	e63a      	b.n	8015974 <_strtod_l+0x84>
 8015cfe:	9a08      	ldr	r2, [sp, #32]
 8015d00:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8015d04:	4293      	cmp	r3, r2
 8015d06:	db20      	blt.n	8015d4a <_strtod_l+0x45a>
 8015d08:	4c62      	ldr	r4, [pc, #392]	; (8015e94 <_strtod_l+0x5a4>)
 8015d0a:	f1c5 050f 	rsb	r5, r5, #15
 8015d0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8015d12:	4652      	mov	r2, sl
 8015d14:	465b      	mov	r3, fp
 8015d16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d1a:	f7ea fc6d 	bl	80005f8 <__aeabi_dmul>
 8015d1e:	9b08      	ldr	r3, [sp, #32]
 8015d20:	1b5d      	subs	r5, r3, r5
 8015d22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8015d26:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015d2a:	e7e3      	b.n	8015cf4 <_strtod_l+0x404>
 8015d2c:	9b08      	ldr	r3, [sp, #32]
 8015d2e:	3316      	adds	r3, #22
 8015d30:	db0b      	blt.n	8015d4a <_strtod_l+0x45a>
 8015d32:	9b07      	ldr	r3, [sp, #28]
 8015d34:	4a57      	ldr	r2, [pc, #348]	; (8015e94 <_strtod_l+0x5a4>)
 8015d36:	1b9e      	subs	r6, r3, r6
 8015d38:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8015d3c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8015d40:	4650      	mov	r0, sl
 8015d42:	4659      	mov	r1, fp
 8015d44:	f7ea fd82 	bl	800084c <__aeabi_ddiv>
 8015d48:	e7d6      	b.n	8015cf8 <_strtod_l+0x408>
 8015d4a:	9b08      	ldr	r3, [sp, #32]
 8015d4c:	eba5 0808 	sub.w	r8, r5, r8
 8015d50:	4498      	add	r8, r3
 8015d52:	f1b8 0f00 	cmp.w	r8, #0
 8015d56:	dd71      	ble.n	8015e3c <_strtod_l+0x54c>
 8015d58:	f018 030f 	ands.w	r3, r8, #15
 8015d5c:	d00a      	beq.n	8015d74 <_strtod_l+0x484>
 8015d5e:	494d      	ldr	r1, [pc, #308]	; (8015e94 <_strtod_l+0x5a4>)
 8015d60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015d64:	4652      	mov	r2, sl
 8015d66:	465b      	mov	r3, fp
 8015d68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d6c:	f7ea fc44 	bl	80005f8 <__aeabi_dmul>
 8015d70:	4682      	mov	sl, r0
 8015d72:	468b      	mov	fp, r1
 8015d74:	f038 080f 	bics.w	r8, r8, #15
 8015d78:	d04d      	beq.n	8015e16 <_strtod_l+0x526>
 8015d7a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8015d7e:	dd22      	ble.n	8015dc6 <_strtod_l+0x4d6>
 8015d80:	2500      	movs	r5, #0
 8015d82:	462e      	mov	r6, r5
 8015d84:	9509      	str	r5, [sp, #36]	; 0x24
 8015d86:	9507      	str	r5, [sp, #28]
 8015d88:	2322      	movs	r3, #34	; 0x22
 8015d8a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8015e9c <_strtod_l+0x5ac>
 8015d8e:	6023      	str	r3, [r4, #0]
 8015d90:	f04f 0a00 	mov.w	sl, #0
 8015d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	f43f adec 	beq.w	8015974 <_strtod_l+0x84>
 8015d9c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8015d9e:	4620      	mov	r0, r4
 8015da0:	f001 feba 	bl	8017b18 <_Bfree>
 8015da4:	9907      	ldr	r1, [sp, #28]
 8015da6:	4620      	mov	r0, r4
 8015da8:	f001 feb6 	bl	8017b18 <_Bfree>
 8015dac:	4631      	mov	r1, r6
 8015dae:	4620      	mov	r0, r4
 8015db0:	f001 feb2 	bl	8017b18 <_Bfree>
 8015db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015db6:	4620      	mov	r0, r4
 8015db8:	f001 feae 	bl	8017b18 <_Bfree>
 8015dbc:	4629      	mov	r1, r5
 8015dbe:	4620      	mov	r0, r4
 8015dc0:	f001 feaa 	bl	8017b18 <_Bfree>
 8015dc4:	e5d6      	b.n	8015974 <_strtod_l+0x84>
 8015dc6:	2300      	movs	r3, #0
 8015dc8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8015dcc:	4650      	mov	r0, sl
 8015dce:	4659      	mov	r1, fp
 8015dd0:	4699      	mov	r9, r3
 8015dd2:	f1b8 0f01 	cmp.w	r8, #1
 8015dd6:	dc21      	bgt.n	8015e1c <_strtod_l+0x52c>
 8015dd8:	b10b      	cbz	r3, 8015dde <_strtod_l+0x4ee>
 8015dda:	4682      	mov	sl, r0
 8015ddc:	468b      	mov	fp, r1
 8015dde:	4b2e      	ldr	r3, [pc, #184]	; (8015e98 <_strtod_l+0x5a8>)
 8015de0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8015de4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8015de8:	4652      	mov	r2, sl
 8015dea:	465b      	mov	r3, fp
 8015dec:	e9d9 0100 	ldrd	r0, r1, [r9]
 8015df0:	f7ea fc02 	bl	80005f8 <__aeabi_dmul>
 8015df4:	4b29      	ldr	r3, [pc, #164]	; (8015e9c <_strtod_l+0x5ac>)
 8015df6:	460a      	mov	r2, r1
 8015df8:	400b      	ands	r3, r1
 8015dfa:	4929      	ldr	r1, [pc, #164]	; (8015ea0 <_strtod_l+0x5b0>)
 8015dfc:	428b      	cmp	r3, r1
 8015dfe:	4682      	mov	sl, r0
 8015e00:	d8be      	bhi.n	8015d80 <_strtod_l+0x490>
 8015e02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8015e06:	428b      	cmp	r3, r1
 8015e08:	bf86      	itte	hi
 8015e0a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8015ea4 <_strtod_l+0x5b4>
 8015e0e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8015e12:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8015e16:	2300      	movs	r3, #0
 8015e18:	9304      	str	r3, [sp, #16]
 8015e1a:	e081      	b.n	8015f20 <_strtod_l+0x630>
 8015e1c:	f018 0f01 	tst.w	r8, #1
 8015e20:	d007      	beq.n	8015e32 <_strtod_l+0x542>
 8015e22:	4b1d      	ldr	r3, [pc, #116]	; (8015e98 <_strtod_l+0x5a8>)
 8015e24:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8015e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e2c:	f7ea fbe4 	bl	80005f8 <__aeabi_dmul>
 8015e30:	2301      	movs	r3, #1
 8015e32:	f109 0901 	add.w	r9, r9, #1
 8015e36:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015e3a:	e7ca      	b.n	8015dd2 <_strtod_l+0x4e2>
 8015e3c:	d0eb      	beq.n	8015e16 <_strtod_l+0x526>
 8015e3e:	f1c8 0800 	rsb	r8, r8, #0
 8015e42:	f018 020f 	ands.w	r2, r8, #15
 8015e46:	d00a      	beq.n	8015e5e <_strtod_l+0x56e>
 8015e48:	4b12      	ldr	r3, [pc, #72]	; (8015e94 <_strtod_l+0x5a4>)
 8015e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015e4e:	4650      	mov	r0, sl
 8015e50:	4659      	mov	r1, fp
 8015e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e56:	f7ea fcf9 	bl	800084c <__aeabi_ddiv>
 8015e5a:	4682      	mov	sl, r0
 8015e5c:	468b      	mov	fp, r1
 8015e5e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8015e62:	d0d8      	beq.n	8015e16 <_strtod_l+0x526>
 8015e64:	f1b8 0f1f 	cmp.w	r8, #31
 8015e68:	dd1e      	ble.n	8015ea8 <_strtod_l+0x5b8>
 8015e6a:	2500      	movs	r5, #0
 8015e6c:	462e      	mov	r6, r5
 8015e6e:	9509      	str	r5, [sp, #36]	; 0x24
 8015e70:	9507      	str	r5, [sp, #28]
 8015e72:	2322      	movs	r3, #34	; 0x22
 8015e74:	f04f 0a00 	mov.w	sl, #0
 8015e78:	f04f 0b00 	mov.w	fp, #0
 8015e7c:	6023      	str	r3, [r4, #0]
 8015e7e:	e789      	b.n	8015d94 <_strtod_l+0x4a4>
 8015e80:	0801a895 	.word	0x0801a895
 8015e84:	0801a8d8 	.word	0x0801a8d8
 8015e88:	0801a88d 	.word	0x0801a88d
 8015e8c:	0801aa1c 	.word	0x0801aa1c
 8015e90:	0801acd8 	.word	0x0801acd8
 8015e94:	0801abb8 	.word	0x0801abb8
 8015e98:	0801ab90 	.word	0x0801ab90
 8015e9c:	7ff00000 	.word	0x7ff00000
 8015ea0:	7ca00000 	.word	0x7ca00000
 8015ea4:	7fefffff 	.word	0x7fefffff
 8015ea8:	f018 0310 	ands.w	r3, r8, #16
 8015eac:	bf18      	it	ne
 8015eae:	236a      	movne	r3, #106	; 0x6a
 8015eb0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8016268 <_strtod_l+0x978>
 8015eb4:	9304      	str	r3, [sp, #16]
 8015eb6:	4650      	mov	r0, sl
 8015eb8:	4659      	mov	r1, fp
 8015eba:	2300      	movs	r3, #0
 8015ebc:	f018 0f01 	tst.w	r8, #1
 8015ec0:	d004      	beq.n	8015ecc <_strtod_l+0x5dc>
 8015ec2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8015ec6:	f7ea fb97 	bl	80005f8 <__aeabi_dmul>
 8015eca:	2301      	movs	r3, #1
 8015ecc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8015ed0:	f109 0908 	add.w	r9, r9, #8
 8015ed4:	d1f2      	bne.n	8015ebc <_strtod_l+0x5cc>
 8015ed6:	b10b      	cbz	r3, 8015edc <_strtod_l+0x5ec>
 8015ed8:	4682      	mov	sl, r0
 8015eda:	468b      	mov	fp, r1
 8015edc:	9b04      	ldr	r3, [sp, #16]
 8015ede:	b1bb      	cbz	r3, 8015f10 <_strtod_l+0x620>
 8015ee0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8015ee4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	4659      	mov	r1, fp
 8015eec:	dd10      	ble.n	8015f10 <_strtod_l+0x620>
 8015eee:	2b1f      	cmp	r3, #31
 8015ef0:	f340 8128 	ble.w	8016144 <_strtod_l+0x854>
 8015ef4:	2b34      	cmp	r3, #52	; 0x34
 8015ef6:	bfde      	ittt	le
 8015ef8:	3b20      	suble	r3, #32
 8015efa:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8015efe:	fa02 f303 	lslle.w	r3, r2, r3
 8015f02:	f04f 0a00 	mov.w	sl, #0
 8015f06:	bfcc      	ite	gt
 8015f08:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015f0c:	ea03 0b01 	andle.w	fp, r3, r1
 8015f10:	2200      	movs	r2, #0
 8015f12:	2300      	movs	r3, #0
 8015f14:	4650      	mov	r0, sl
 8015f16:	4659      	mov	r1, fp
 8015f18:	f7ea fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8015f1c:	2800      	cmp	r0, #0
 8015f1e:	d1a4      	bne.n	8015e6a <_strtod_l+0x57a>
 8015f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f22:	9300      	str	r3, [sp, #0]
 8015f24:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015f26:	462b      	mov	r3, r5
 8015f28:	463a      	mov	r2, r7
 8015f2a:	4620      	mov	r0, r4
 8015f2c:	f001 fe60 	bl	8017bf0 <__s2b>
 8015f30:	9009      	str	r0, [sp, #36]	; 0x24
 8015f32:	2800      	cmp	r0, #0
 8015f34:	f43f af24 	beq.w	8015d80 <_strtod_l+0x490>
 8015f38:	9b07      	ldr	r3, [sp, #28]
 8015f3a:	1b9e      	subs	r6, r3, r6
 8015f3c:	9b08      	ldr	r3, [sp, #32]
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	bfb4      	ite	lt
 8015f42:	4633      	movlt	r3, r6
 8015f44:	2300      	movge	r3, #0
 8015f46:	9310      	str	r3, [sp, #64]	; 0x40
 8015f48:	9b08      	ldr	r3, [sp, #32]
 8015f4a:	2500      	movs	r5, #0
 8015f4c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015f50:	9318      	str	r3, [sp, #96]	; 0x60
 8015f52:	462e      	mov	r6, r5
 8015f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f56:	4620      	mov	r0, r4
 8015f58:	6859      	ldr	r1, [r3, #4]
 8015f5a:	f001 fd9d 	bl	8017a98 <_Balloc>
 8015f5e:	9007      	str	r0, [sp, #28]
 8015f60:	2800      	cmp	r0, #0
 8015f62:	f43f af11 	beq.w	8015d88 <_strtod_l+0x498>
 8015f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f68:	691a      	ldr	r2, [r3, #16]
 8015f6a:	3202      	adds	r2, #2
 8015f6c:	f103 010c 	add.w	r1, r3, #12
 8015f70:	0092      	lsls	r2, r2, #2
 8015f72:	300c      	adds	r0, #12
 8015f74:	f7fe fc54 	bl	8014820 <memcpy>
 8015f78:	ec4b ab10 	vmov	d0, sl, fp
 8015f7c:	aa20      	add	r2, sp, #128	; 0x80
 8015f7e:	a91f      	add	r1, sp, #124	; 0x7c
 8015f80:	4620      	mov	r0, r4
 8015f82:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8015f86:	f002 f96f 	bl	8018268 <__d2b>
 8015f8a:	901e      	str	r0, [sp, #120]	; 0x78
 8015f8c:	2800      	cmp	r0, #0
 8015f8e:	f43f aefb 	beq.w	8015d88 <_strtod_l+0x498>
 8015f92:	2101      	movs	r1, #1
 8015f94:	4620      	mov	r0, r4
 8015f96:	f001 fec5 	bl	8017d24 <__i2b>
 8015f9a:	4606      	mov	r6, r0
 8015f9c:	2800      	cmp	r0, #0
 8015f9e:	f43f aef3 	beq.w	8015d88 <_strtod_l+0x498>
 8015fa2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015fa4:	9904      	ldr	r1, [sp, #16]
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	bfab      	itete	ge
 8015faa:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8015fac:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8015fae:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8015fb0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8015fb4:	bfac      	ite	ge
 8015fb6:	eb03 0902 	addge.w	r9, r3, r2
 8015fba:	1ad7      	sublt	r7, r2, r3
 8015fbc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015fbe:	eba3 0801 	sub.w	r8, r3, r1
 8015fc2:	4490      	add	r8, r2
 8015fc4:	4ba3      	ldr	r3, [pc, #652]	; (8016254 <_strtod_l+0x964>)
 8015fc6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8015fca:	4598      	cmp	r8, r3
 8015fcc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015fd0:	f280 80cc 	bge.w	801616c <_strtod_l+0x87c>
 8015fd4:	eba3 0308 	sub.w	r3, r3, r8
 8015fd8:	2b1f      	cmp	r3, #31
 8015fda:	eba2 0203 	sub.w	r2, r2, r3
 8015fde:	f04f 0101 	mov.w	r1, #1
 8015fe2:	f300 80b6 	bgt.w	8016152 <_strtod_l+0x862>
 8015fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8015fea:	9311      	str	r3, [sp, #68]	; 0x44
 8015fec:	2300      	movs	r3, #0
 8015fee:	930c      	str	r3, [sp, #48]	; 0x30
 8015ff0:	eb09 0802 	add.w	r8, r9, r2
 8015ff4:	9b04      	ldr	r3, [sp, #16]
 8015ff6:	45c1      	cmp	r9, r8
 8015ff8:	4417      	add	r7, r2
 8015ffa:	441f      	add	r7, r3
 8015ffc:	464b      	mov	r3, r9
 8015ffe:	bfa8      	it	ge
 8016000:	4643      	movge	r3, r8
 8016002:	42bb      	cmp	r3, r7
 8016004:	bfa8      	it	ge
 8016006:	463b      	movge	r3, r7
 8016008:	2b00      	cmp	r3, #0
 801600a:	bfc2      	ittt	gt
 801600c:	eba8 0803 	subgt.w	r8, r8, r3
 8016010:	1aff      	subgt	r7, r7, r3
 8016012:	eba9 0903 	subgt.w	r9, r9, r3
 8016016:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8016018:	2b00      	cmp	r3, #0
 801601a:	dd17      	ble.n	801604c <_strtod_l+0x75c>
 801601c:	4631      	mov	r1, r6
 801601e:	461a      	mov	r2, r3
 8016020:	4620      	mov	r0, r4
 8016022:	f001 ff3b 	bl	8017e9c <__pow5mult>
 8016026:	4606      	mov	r6, r0
 8016028:	2800      	cmp	r0, #0
 801602a:	f43f aead 	beq.w	8015d88 <_strtod_l+0x498>
 801602e:	4601      	mov	r1, r0
 8016030:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016032:	4620      	mov	r0, r4
 8016034:	f001 fe8c 	bl	8017d50 <__multiply>
 8016038:	900f      	str	r0, [sp, #60]	; 0x3c
 801603a:	2800      	cmp	r0, #0
 801603c:	f43f aea4 	beq.w	8015d88 <_strtod_l+0x498>
 8016040:	991e      	ldr	r1, [sp, #120]	; 0x78
 8016042:	4620      	mov	r0, r4
 8016044:	f001 fd68 	bl	8017b18 <_Bfree>
 8016048:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801604a:	931e      	str	r3, [sp, #120]	; 0x78
 801604c:	f1b8 0f00 	cmp.w	r8, #0
 8016050:	f300 8091 	bgt.w	8016176 <_strtod_l+0x886>
 8016054:	9b08      	ldr	r3, [sp, #32]
 8016056:	2b00      	cmp	r3, #0
 8016058:	dd08      	ble.n	801606c <_strtod_l+0x77c>
 801605a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801605c:	9907      	ldr	r1, [sp, #28]
 801605e:	4620      	mov	r0, r4
 8016060:	f001 ff1c 	bl	8017e9c <__pow5mult>
 8016064:	9007      	str	r0, [sp, #28]
 8016066:	2800      	cmp	r0, #0
 8016068:	f43f ae8e 	beq.w	8015d88 <_strtod_l+0x498>
 801606c:	2f00      	cmp	r7, #0
 801606e:	dd08      	ble.n	8016082 <_strtod_l+0x792>
 8016070:	9907      	ldr	r1, [sp, #28]
 8016072:	463a      	mov	r2, r7
 8016074:	4620      	mov	r0, r4
 8016076:	f001 ff6b 	bl	8017f50 <__lshift>
 801607a:	9007      	str	r0, [sp, #28]
 801607c:	2800      	cmp	r0, #0
 801607e:	f43f ae83 	beq.w	8015d88 <_strtod_l+0x498>
 8016082:	f1b9 0f00 	cmp.w	r9, #0
 8016086:	dd08      	ble.n	801609a <_strtod_l+0x7aa>
 8016088:	4631      	mov	r1, r6
 801608a:	464a      	mov	r2, r9
 801608c:	4620      	mov	r0, r4
 801608e:	f001 ff5f 	bl	8017f50 <__lshift>
 8016092:	4606      	mov	r6, r0
 8016094:	2800      	cmp	r0, #0
 8016096:	f43f ae77 	beq.w	8015d88 <_strtod_l+0x498>
 801609a:	9a07      	ldr	r2, [sp, #28]
 801609c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801609e:	4620      	mov	r0, r4
 80160a0:	f001 ffde 	bl	8018060 <__mdiff>
 80160a4:	4605      	mov	r5, r0
 80160a6:	2800      	cmp	r0, #0
 80160a8:	f43f ae6e 	beq.w	8015d88 <_strtod_l+0x498>
 80160ac:	68c3      	ldr	r3, [r0, #12]
 80160ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80160b0:	2300      	movs	r3, #0
 80160b2:	60c3      	str	r3, [r0, #12]
 80160b4:	4631      	mov	r1, r6
 80160b6:	f001 ffb7 	bl	8018028 <__mcmp>
 80160ba:	2800      	cmp	r0, #0
 80160bc:	da65      	bge.n	801618a <_strtod_l+0x89a>
 80160be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80160c0:	ea53 030a 	orrs.w	r3, r3, sl
 80160c4:	f040 8087 	bne.w	80161d6 <_strtod_l+0x8e6>
 80160c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	f040 8082 	bne.w	80161d6 <_strtod_l+0x8e6>
 80160d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80160d6:	0d1b      	lsrs	r3, r3, #20
 80160d8:	051b      	lsls	r3, r3, #20
 80160da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80160de:	d97a      	bls.n	80161d6 <_strtod_l+0x8e6>
 80160e0:	696b      	ldr	r3, [r5, #20]
 80160e2:	b913      	cbnz	r3, 80160ea <_strtod_l+0x7fa>
 80160e4:	692b      	ldr	r3, [r5, #16]
 80160e6:	2b01      	cmp	r3, #1
 80160e8:	dd75      	ble.n	80161d6 <_strtod_l+0x8e6>
 80160ea:	4629      	mov	r1, r5
 80160ec:	2201      	movs	r2, #1
 80160ee:	4620      	mov	r0, r4
 80160f0:	f001 ff2e 	bl	8017f50 <__lshift>
 80160f4:	4631      	mov	r1, r6
 80160f6:	4605      	mov	r5, r0
 80160f8:	f001 ff96 	bl	8018028 <__mcmp>
 80160fc:	2800      	cmp	r0, #0
 80160fe:	dd6a      	ble.n	80161d6 <_strtod_l+0x8e6>
 8016100:	9904      	ldr	r1, [sp, #16]
 8016102:	4a55      	ldr	r2, [pc, #340]	; (8016258 <_strtod_l+0x968>)
 8016104:	465b      	mov	r3, fp
 8016106:	2900      	cmp	r1, #0
 8016108:	f000 8085 	beq.w	8016216 <_strtod_l+0x926>
 801610c:	ea02 010b 	and.w	r1, r2, fp
 8016110:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016114:	dc7f      	bgt.n	8016216 <_strtod_l+0x926>
 8016116:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801611a:	f77f aeaa 	ble.w	8015e72 <_strtod_l+0x582>
 801611e:	4a4f      	ldr	r2, [pc, #316]	; (801625c <_strtod_l+0x96c>)
 8016120:	2300      	movs	r3, #0
 8016122:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8016126:	4650      	mov	r0, sl
 8016128:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801612c:	4659      	mov	r1, fp
 801612e:	f7ea fa63 	bl	80005f8 <__aeabi_dmul>
 8016132:	460b      	mov	r3, r1
 8016134:	4303      	orrs	r3, r0
 8016136:	bf08      	it	eq
 8016138:	2322      	moveq	r3, #34	; 0x22
 801613a:	4682      	mov	sl, r0
 801613c:	468b      	mov	fp, r1
 801613e:	bf08      	it	eq
 8016140:	6023      	streq	r3, [r4, #0]
 8016142:	e62b      	b.n	8015d9c <_strtod_l+0x4ac>
 8016144:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016148:	fa02 f303 	lsl.w	r3, r2, r3
 801614c:	ea03 0a0a 	and.w	sl, r3, sl
 8016150:	e6de      	b.n	8015f10 <_strtod_l+0x620>
 8016152:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8016156:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801615a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801615e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8016162:	fa01 f308 	lsl.w	r3, r1, r8
 8016166:	930c      	str	r3, [sp, #48]	; 0x30
 8016168:	9111      	str	r1, [sp, #68]	; 0x44
 801616a:	e741      	b.n	8015ff0 <_strtod_l+0x700>
 801616c:	2300      	movs	r3, #0
 801616e:	930c      	str	r3, [sp, #48]	; 0x30
 8016170:	2301      	movs	r3, #1
 8016172:	9311      	str	r3, [sp, #68]	; 0x44
 8016174:	e73c      	b.n	8015ff0 <_strtod_l+0x700>
 8016176:	991e      	ldr	r1, [sp, #120]	; 0x78
 8016178:	4642      	mov	r2, r8
 801617a:	4620      	mov	r0, r4
 801617c:	f001 fee8 	bl	8017f50 <__lshift>
 8016180:	901e      	str	r0, [sp, #120]	; 0x78
 8016182:	2800      	cmp	r0, #0
 8016184:	f47f af66 	bne.w	8016054 <_strtod_l+0x764>
 8016188:	e5fe      	b.n	8015d88 <_strtod_l+0x498>
 801618a:	465f      	mov	r7, fp
 801618c:	d16e      	bne.n	801626c <_strtod_l+0x97c>
 801618e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016190:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016194:	b342      	cbz	r2, 80161e8 <_strtod_l+0x8f8>
 8016196:	4a32      	ldr	r2, [pc, #200]	; (8016260 <_strtod_l+0x970>)
 8016198:	4293      	cmp	r3, r2
 801619a:	d128      	bne.n	80161ee <_strtod_l+0x8fe>
 801619c:	9b04      	ldr	r3, [sp, #16]
 801619e:	4650      	mov	r0, sl
 80161a0:	b1eb      	cbz	r3, 80161de <_strtod_l+0x8ee>
 80161a2:	4a2d      	ldr	r2, [pc, #180]	; (8016258 <_strtod_l+0x968>)
 80161a4:	403a      	ands	r2, r7
 80161a6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80161aa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80161ae:	d819      	bhi.n	80161e4 <_strtod_l+0x8f4>
 80161b0:	0d12      	lsrs	r2, r2, #20
 80161b2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80161b6:	fa01 f303 	lsl.w	r3, r1, r3
 80161ba:	4298      	cmp	r0, r3
 80161bc:	d117      	bne.n	80161ee <_strtod_l+0x8fe>
 80161be:	4b29      	ldr	r3, [pc, #164]	; (8016264 <_strtod_l+0x974>)
 80161c0:	429f      	cmp	r7, r3
 80161c2:	d102      	bne.n	80161ca <_strtod_l+0x8da>
 80161c4:	3001      	adds	r0, #1
 80161c6:	f43f addf 	beq.w	8015d88 <_strtod_l+0x498>
 80161ca:	4b23      	ldr	r3, [pc, #140]	; (8016258 <_strtod_l+0x968>)
 80161cc:	403b      	ands	r3, r7
 80161ce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80161d2:	f04f 0a00 	mov.w	sl, #0
 80161d6:	9b04      	ldr	r3, [sp, #16]
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d1a0      	bne.n	801611e <_strtod_l+0x82e>
 80161dc:	e5de      	b.n	8015d9c <_strtod_l+0x4ac>
 80161de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80161e2:	e7ea      	b.n	80161ba <_strtod_l+0x8ca>
 80161e4:	460b      	mov	r3, r1
 80161e6:	e7e8      	b.n	80161ba <_strtod_l+0x8ca>
 80161e8:	ea53 030a 	orrs.w	r3, r3, sl
 80161ec:	d088      	beq.n	8016100 <_strtod_l+0x810>
 80161ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80161f0:	b1db      	cbz	r3, 801622a <_strtod_l+0x93a>
 80161f2:	423b      	tst	r3, r7
 80161f4:	d0ef      	beq.n	80161d6 <_strtod_l+0x8e6>
 80161f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80161f8:	9a04      	ldr	r2, [sp, #16]
 80161fa:	4650      	mov	r0, sl
 80161fc:	4659      	mov	r1, fp
 80161fe:	b1c3      	cbz	r3, 8016232 <_strtod_l+0x942>
 8016200:	f7ff fb59 	bl	80158b6 <sulp>
 8016204:	4602      	mov	r2, r0
 8016206:	460b      	mov	r3, r1
 8016208:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801620c:	f7ea f83e 	bl	800028c <__adddf3>
 8016210:	4682      	mov	sl, r0
 8016212:	468b      	mov	fp, r1
 8016214:	e7df      	b.n	80161d6 <_strtod_l+0x8e6>
 8016216:	4013      	ands	r3, r2
 8016218:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801621c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016220:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016224:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8016228:	e7d5      	b.n	80161d6 <_strtod_l+0x8e6>
 801622a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801622c:	ea13 0f0a 	tst.w	r3, sl
 8016230:	e7e0      	b.n	80161f4 <_strtod_l+0x904>
 8016232:	f7ff fb40 	bl	80158b6 <sulp>
 8016236:	4602      	mov	r2, r0
 8016238:	460b      	mov	r3, r1
 801623a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801623e:	f7ea f823 	bl	8000288 <__aeabi_dsub>
 8016242:	2200      	movs	r2, #0
 8016244:	2300      	movs	r3, #0
 8016246:	4682      	mov	sl, r0
 8016248:	468b      	mov	fp, r1
 801624a:	f7ea fc3d 	bl	8000ac8 <__aeabi_dcmpeq>
 801624e:	2800      	cmp	r0, #0
 8016250:	d0c1      	beq.n	80161d6 <_strtod_l+0x8e6>
 8016252:	e60e      	b.n	8015e72 <_strtod_l+0x582>
 8016254:	fffffc02 	.word	0xfffffc02
 8016258:	7ff00000 	.word	0x7ff00000
 801625c:	39500000 	.word	0x39500000
 8016260:	000fffff 	.word	0x000fffff
 8016264:	7fefffff 	.word	0x7fefffff
 8016268:	0801a8f0 	.word	0x0801a8f0
 801626c:	4631      	mov	r1, r6
 801626e:	4628      	mov	r0, r5
 8016270:	f002 f856 	bl	8018320 <__ratio>
 8016274:	ec59 8b10 	vmov	r8, r9, d0
 8016278:	ee10 0a10 	vmov	r0, s0
 801627c:	2200      	movs	r2, #0
 801627e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016282:	4649      	mov	r1, r9
 8016284:	f7ea fc34 	bl	8000af0 <__aeabi_dcmple>
 8016288:	2800      	cmp	r0, #0
 801628a:	d07c      	beq.n	8016386 <_strtod_l+0xa96>
 801628c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801628e:	2b00      	cmp	r3, #0
 8016290:	d04c      	beq.n	801632c <_strtod_l+0xa3c>
 8016292:	4b95      	ldr	r3, [pc, #596]	; (80164e8 <_strtod_l+0xbf8>)
 8016294:	2200      	movs	r2, #0
 8016296:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801629a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80164e8 <_strtod_l+0xbf8>
 801629e:	f04f 0800 	mov.w	r8, #0
 80162a2:	4b92      	ldr	r3, [pc, #584]	; (80164ec <_strtod_l+0xbfc>)
 80162a4:	403b      	ands	r3, r7
 80162a6:	9311      	str	r3, [sp, #68]	; 0x44
 80162a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80162aa:	4b91      	ldr	r3, [pc, #580]	; (80164f0 <_strtod_l+0xc00>)
 80162ac:	429a      	cmp	r2, r3
 80162ae:	f040 80b2 	bne.w	8016416 <_strtod_l+0xb26>
 80162b2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80162b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80162ba:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80162be:	ec4b ab10 	vmov	d0, sl, fp
 80162c2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80162c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80162ca:	f001 ff51 	bl	8018170 <__ulp>
 80162ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80162d2:	ec53 2b10 	vmov	r2, r3, d0
 80162d6:	f7ea f98f 	bl	80005f8 <__aeabi_dmul>
 80162da:	4652      	mov	r2, sl
 80162dc:	465b      	mov	r3, fp
 80162de:	f7e9 ffd5 	bl	800028c <__adddf3>
 80162e2:	460b      	mov	r3, r1
 80162e4:	4981      	ldr	r1, [pc, #516]	; (80164ec <_strtod_l+0xbfc>)
 80162e6:	4a83      	ldr	r2, [pc, #524]	; (80164f4 <_strtod_l+0xc04>)
 80162e8:	4019      	ands	r1, r3
 80162ea:	4291      	cmp	r1, r2
 80162ec:	4682      	mov	sl, r0
 80162ee:	d95e      	bls.n	80163ae <_strtod_l+0xabe>
 80162f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80162f2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80162f6:	4293      	cmp	r3, r2
 80162f8:	d103      	bne.n	8016302 <_strtod_l+0xa12>
 80162fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80162fc:	3301      	adds	r3, #1
 80162fe:	f43f ad43 	beq.w	8015d88 <_strtod_l+0x498>
 8016302:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8016500 <_strtod_l+0xc10>
 8016306:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801630a:	991e      	ldr	r1, [sp, #120]	; 0x78
 801630c:	4620      	mov	r0, r4
 801630e:	f001 fc03 	bl	8017b18 <_Bfree>
 8016312:	9907      	ldr	r1, [sp, #28]
 8016314:	4620      	mov	r0, r4
 8016316:	f001 fbff 	bl	8017b18 <_Bfree>
 801631a:	4631      	mov	r1, r6
 801631c:	4620      	mov	r0, r4
 801631e:	f001 fbfb 	bl	8017b18 <_Bfree>
 8016322:	4629      	mov	r1, r5
 8016324:	4620      	mov	r0, r4
 8016326:	f001 fbf7 	bl	8017b18 <_Bfree>
 801632a:	e613      	b.n	8015f54 <_strtod_l+0x664>
 801632c:	f1ba 0f00 	cmp.w	sl, #0
 8016330:	d11b      	bne.n	801636a <_strtod_l+0xa7a>
 8016332:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016336:	b9f3      	cbnz	r3, 8016376 <_strtod_l+0xa86>
 8016338:	4b6b      	ldr	r3, [pc, #428]	; (80164e8 <_strtod_l+0xbf8>)
 801633a:	2200      	movs	r2, #0
 801633c:	4640      	mov	r0, r8
 801633e:	4649      	mov	r1, r9
 8016340:	f7ea fbcc 	bl	8000adc <__aeabi_dcmplt>
 8016344:	b9d0      	cbnz	r0, 801637c <_strtod_l+0xa8c>
 8016346:	4640      	mov	r0, r8
 8016348:	4649      	mov	r1, r9
 801634a:	4b6b      	ldr	r3, [pc, #428]	; (80164f8 <_strtod_l+0xc08>)
 801634c:	2200      	movs	r2, #0
 801634e:	f7ea f953 	bl	80005f8 <__aeabi_dmul>
 8016352:	4680      	mov	r8, r0
 8016354:	4689      	mov	r9, r1
 8016356:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801635a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801635e:	931b      	str	r3, [sp, #108]	; 0x6c
 8016360:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8016364:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8016368:	e79b      	b.n	80162a2 <_strtod_l+0x9b2>
 801636a:	f1ba 0f01 	cmp.w	sl, #1
 801636e:	d102      	bne.n	8016376 <_strtod_l+0xa86>
 8016370:	2f00      	cmp	r7, #0
 8016372:	f43f ad7e 	beq.w	8015e72 <_strtod_l+0x582>
 8016376:	4b61      	ldr	r3, [pc, #388]	; (80164fc <_strtod_l+0xc0c>)
 8016378:	2200      	movs	r2, #0
 801637a:	e78c      	b.n	8016296 <_strtod_l+0x9a6>
 801637c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80164f8 <_strtod_l+0xc08>
 8016380:	f04f 0800 	mov.w	r8, #0
 8016384:	e7e7      	b.n	8016356 <_strtod_l+0xa66>
 8016386:	4b5c      	ldr	r3, [pc, #368]	; (80164f8 <_strtod_l+0xc08>)
 8016388:	4640      	mov	r0, r8
 801638a:	4649      	mov	r1, r9
 801638c:	2200      	movs	r2, #0
 801638e:	f7ea f933 	bl	80005f8 <__aeabi_dmul>
 8016392:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016394:	4680      	mov	r8, r0
 8016396:	4689      	mov	r9, r1
 8016398:	b933      	cbnz	r3, 80163a8 <_strtod_l+0xab8>
 801639a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801639e:	9012      	str	r0, [sp, #72]	; 0x48
 80163a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80163a2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80163a6:	e7dd      	b.n	8016364 <_strtod_l+0xa74>
 80163a8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80163ac:	e7f9      	b.n	80163a2 <_strtod_l+0xab2>
 80163ae:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80163b2:	9b04      	ldr	r3, [sp, #16]
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d1a8      	bne.n	801630a <_strtod_l+0xa1a>
 80163b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80163bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80163be:	0d1b      	lsrs	r3, r3, #20
 80163c0:	051b      	lsls	r3, r3, #20
 80163c2:	429a      	cmp	r2, r3
 80163c4:	d1a1      	bne.n	801630a <_strtod_l+0xa1a>
 80163c6:	4640      	mov	r0, r8
 80163c8:	4649      	mov	r1, r9
 80163ca:	f7ea fc75 	bl	8000cb8 <__aeabi_d2lz>
 80163ce:	f7ea f8e5 	bl	800059c <__aeabi_l2d>
 80163d2:	4602      	mov	r2, r0
 80163d4:	460b      	mov	r3, r1
 80163d6:	4640      	mov	r0, r8
 80163d8:	4649      	mov	r1, r9
 80163da:	f7e9 ff55 	bl	8000288 <__aeabi_dsub>
 80163de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80163e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80163e4:	ea43 030a 	orr.w	r3, r3, sl
 80163e8:	4313      	orrs	r3, r2
 80163ea:	4680      	mov	r8, r0
 80163ec:	4689      	mov	r9, r1
 80163ee:	d053      	beq.n	8016498 <_strtod_l+0xba8>
 80163f0:	a335      	add	r3, pc, #212	; (adr r3, 80164c8 <_strtod_l+0xbd8>)
 80163f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163f6:	f7ea fb71 	bl	8000adc <__aeabi_dcmplt>
 80163fa:	2800      	cmp	r0, #0
 80163fc:	f47f acce 	bne.w	8015d9c <_strtod_l+0x4ac>
 8016400:	a333      	add	r3, pc, #204	; (adr r3, 80164d0 <_strtod_l+0xbe0>)
 8016402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016406:	4640      	mov	r0, r8
 8016408:	4649      	mov	r1, r9
 801640a:	f7ea fb85 	bl	8000b18 <__aeabi_dcmpgt>
 801640e:	2800      	cmp	r0, #0
 8016410:	f43f af7b 	beq.w	801630a <_strtod_l+0xa1a>
 8016414:	e4c2      	b.n	8015d9c <_strtod_l+0x4ac>
 8016416:	9b04      	ldr	r3, [sp, #16]
 8016418:	b333      	cbz	r3, 8016468 <_strtod_l+0xb78>
 801641a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801641c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016420:	d822      	bhi.n	8016468 <_strtod_l+0xb78>
 8016422:	a32d      	add	r3, pc, #180	; (adr r3, 80164d8 <_strtod_l+0xbe8>)
 8016424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016428:	4640      	mov	r0, r8
 801642a:	4649      	mov	r1, r9
 801642c:	f7ea fb60 	bl	8000af0 <__aeabi_dcmple>
 8016430:	b1a0      	cbz	r0, 801645c <_strtod_l+0xb6c>
 8016432:	4649      	mov	r1, r9
 8016434:	4640      	mov	r0, r8
 8016436:	f7ea fbb7 	bl	8000ba8 <__aeabi_d2uiz>
 801643a:	2801      	cmp	r0, #1
 801643c:	bf38      	it	cc
 801643e:	2001      	movcc	r0, #1
 8016440:	f7ea f860 	bl	8000504 <__aeabi_ui2d>
 8016444:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016446:	4680      	mov	r8, r0
 8016448:	4689      	mov	r9, r1
 801644a:	bb13      	cbnz	r3, 8016492 <_strtod_l+0xba2>
 801644c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016450:	9014      	str	r0, [sp, #80]	; 0x50
 8016452:	9315      	str	r3, [sp, #84]	; 0x54
 8016454:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016458:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801645c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801645e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8016460:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016464:	1a9b      	subs	r3, r3, r2
 8016466:	930d      	str	r3, [sp, #52]	; 0x34
 8016468:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801646c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8016470:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016474:	f001 fe7c 	bl	8018170 <__ulp>
 8016478:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801647c:	ec53 2b10 	vmov	r2, r3, d0
 8016480:	f7ea f8ba 	bl	80005f8 <__aeabi_dmul>
 8016484:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016488:	f7e9 ff00 	bl	800028c <__adddf3>
 801648c:	4682      	mov	sl, r0
 801648e:	468b      	mov	fp, r1
 8016490:	e78f      	b.n	80163b2 <_strtod_l+0xac2>
 8016492:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8016496:	e7dd      	b.n	8016454 <_strtod_l+0xb64>
 8016498:	a311      	add	r3, pc, #68	; (adr r3, 80164e0 <_strtod_l+0xbf0>)
 801649a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801649e:	f7ea fb1d 	bl	8000adc <__aeabi_dcmplt>
 80164a2:	e7b4      	b.n	801640e <_strtod_l+0xb1e>
 80164a4:	2300      	movs	r3, #0
 80164a6:	930e      	str	r3, [sp, #56]	; 0x38
 80164a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80164aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80164ac:	6013      	str	r3, [r2, #0]
 80164ae:	f7ff ba65 	b.w	801597c <_strtod_l+0x8c>
 80164b2:	2b65      	cmp	r3, #101	; 0x65
 80164b4:	f43f ab5d 	beq.w	8015b72 <_strtod_l+0x282>
 80164b8:	2b45      	cmp	r3, #69	; 0x45
 80164ba:	f43f ab5a 	beq.w	8015b72 <_strtod_l+0x282>
 80164be:	2201      	movs	r2, #1
 80164c0:	f7ff bb92 	b.w	8015be8 <_strtod_l+0x2f8>
 80164c4:	f3af 8000 	nop.w
 80164c8:	94a03595 	.word	0x94a03595
 80164cc:	3fdfffff 	.word	0x3fdfffff
 80164d0:	35afe535 	.word	0x35afe535
 80164d4:	3fe00000 	.word	0x3fe00000
 80164d8:	ffc00000 	.word	0xffc00000
 80164dc:	41dfffff 	.word	0x41dfffff
 80164e0:	94a03595 	.word	0x94a03595
 80164e4:	3fcfffff 	.word	0x3fcfffff
 80164e8:	3ff00000 	.word	0x3ff00000
 80164ec:	7ff00000 	.word	0x7ff00000
 80164f0:	7fe00000 	.word	0x7fe00000
 80164f4:	7c9fffff 	.word	0x7c9fffff
 80164f8:	3fe00000 	.word	0x3fe00000
 80164fc:	bff00000 	.word	0xbff00000
 8016500:	7fefffff 	.word	0x7fefffff

08016504 <_strtod_r>:
 8016504:	4b01      	ldr	r3, [pc, #4]	; (801650c <_strtod_r+0x8>)
 8016506:	f7ff b9f3 	b.w	80158f0 <_strtod_l>
 801650a:	bf00      	nop
 801650c:	200002a8 	.word	0x200002a8

08016510 <_strtol_l.isra.0>:
 8016510:	2b01      	cmp	r3, #1
 8016512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016516:	d001      	beq.n	801651c <_strtol_l.isra.0+0xc>
 8016518:	2b24      	cmp	r3, #36	; 0x24
 801651a:	d906      	bls.n	801652a <_strtol_l.isra.0+0x1a>
 801651c:	f7fe f94e 	bl	80147bc <__errno>
 8016520:	2316      	movs	r3, #22
 8016522:	6003      	str	r3, [r0, #0]
 8016524:	2000      	movs	r0, #0
 8016526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801652a:	4f3a      	ldr	r7, [pc, #232]	; (8016614 <_strtol_l.isra.0+0x104>)
 801652c:	468e      	mov	lr, r1
 801652e:	4676      	mov	r6, lr
 8016530:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8016534:	5de5      	ldrb	r5, [r4, r7]
 8016536:	f015 0508 	ands.w	r5, r5, #8
 801653a:	d1f8      	bne.n	801652e <_strtol_l.isra.0+0x1e>
 801653c:	2c2d      	cmp	r4, #45	; 0x2d
 801653e:	d134      	bne.n	80165aa <_strtol_l.isra.0+0x9a>
 8016540:	f89e 4000 	ldrb.w	r4, [lr]
 8016544:	f04f 0801 	mov.w	r8, #1
 8016548:	f106 0e02 	add.w	lr, r6, #2
 801654c:	2b00      	cmp	r3, #0
 801654e:	d05c      	beq.n	801660a <_strtol_l.isra.0+0xfa>
 8016550:	2b10      	cmp	r3, #16
 8016552:	d10c      	bne.n	801656e <_strtol_l.isra.0+0x5e>
 8016554:	2c30      	cmp	r4, #48	; 0x30
 8016556:	d10a      	bne.n	801656e <_strtol_l.isra.0+0x5e>
 8016558:	f89e 4000 	ldrb.w	r4, [lr]
 801655c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8016560:	2c58      	cmp	r4, #88	; 0x58
 8016562:	d14d      	bne.n	8016600 <_strtol_l.isra.0+0xf0>
 8016564:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8016568:	2310      	movs	r3, #16
 801656a:	f10e 0e02 	add.w	lr, lr, #2
 801656e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8016572:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8016576:	2600      	movs	r6, #0
 8016578:	fbbc f9f3 	udiv	r9, ip, r3
 801657c:	4635      	mov	r5, r6
 801657e:	fb03 ca19 	mls	sl, r3, r9, ip
 8016582:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8016586:	2f09      	cmp	r7, #9
 8016588:	d818      	bhi.n	80165bc <_strtol_l.isra.0+0xac>
 801658a:	463c      	mov	r4, r7
 801658c:	42a3      	cmp	r3, r4
 801658e:	dd24      	ble.n	80165da <_strtol_l.isra.0+0xca>
 8016590:	2e00      	cmp	r6, #0
 8016592:	db1f      	blt.n	80165d4 <_strtol_l.isra.0+0xc4>
 8016594:	45a9      	cmp	r9, r5
 8016596:	d31d      	bcc.n	80165d4 <_strtol_l.isra.0+0xc4>
 8016598:	d101      	bne.n	801659e <_strtol_l.isra.0+0x8e>
 801659a:	45a2      	cmp	sl, r4
 801659c:	db1a      	blt.n	80165d4 <_strtol_l.isra.0+0xc4>
 801659e:	fb05 4503 	mla	r5, r5, r3, r4
 80165a2:	2601      	movs	r6, #1
 80165a4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80165a8:	e7eb      	b.n	8016582 <_strtol_l.isra.0+0x72>
 80165aa:	2c2b      	cmp	r4, #43	; 0x2b
 80165ac:	bf08      	it	eq
 80165ae:	f89e 4000 	ldrbeq.w	r4, [lr]
 80165b2:	46a8      	mov	r8, r5
 80165b4:	bf08      	it	eq
 80165b6:	f106 0e02 	addeq.w	lr, r6, #2
 80165ba:	e7c7      	b.n	801654c <_strtol_l.isra.0+0x3c>
 80165bc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80165c0:	2f19      	cmp	r7, #25
 80165c2:	d801      	bhi.n	80165c8 <_strtol_l.isra.0+0xb8>
 80165c4:	3c37      	subs	r4, #55	; 0x37
 80165c6:	e7e1      	b.n	801658c <_strtol_l.isra.0+0x7c>
 80165c8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80165cc:	2f19      	cmp	r7, #25
 80165ce:	d804      	bhi.n	80165da <_strtol_l.isra.0+0xca>
 80165d0:	3c57      	subs	r4, #87	; 0x57
 80165d2:	e7db      	b.n	801658c <_strtol_l.isra.0+0x7c>
 80165d4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80165d8:	e7e4      	b.n	80165a4 <_strtol_l.isra.0+0x94>
 80165da:	2e00      	cmp	r6, #0
 80165dc:	da05      	bge.n	80165ea <_strtol_l.isra.0+0xda>
 80165de:	2322      	movs	r3, #34	; 0x22
 80165e0:	6003      	str	r3, [r0, #0]
 80165e2:	4665      	mov	r5, ip
 80165e4:	b942      	cbnz	r2, 80165f8 <_strtol_l.isra.0+0xe8>
 80165e6:	4628      	mov	r0, r5
 80165e8:	e79d      	b.n	8016526 <_strtol_l.isra.0+0x16>
 80165ea:	f1b8 0f00 	cmp.w	r8, #0
 80165ee:	d000      	beq.n	80165f2 <_strtol_l.isra.0+0xe2>
 80165f0:	426d      	negs	r5, r5
 80165f2:	2a00      	cmp	r2, #0
 80165f4:	d0f7      	beq.n	80165e6 <_strtol_l.isra.0+0xd6>
 80165f6:	b10e      	cbz	r6, 80165fc <_strtol_l.isra.0+0xec>
 80165f8:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 80165fc:	6011      	str	r1, [r2, #0]
 80165fe:	e7f2      	b.n	80165e6 <_strtol_l.isra.0+0xd6>
 8016600:	2430      	movs	r4, #48	; 0x30
 8016602:	2b00      	cmp	r3, #0
 8016604:	d1b3      	bne.n	801656e <_strtol_l.isra.0+0x5e>
 8016606:	2308      	movs	r3, #8
 8016608:	e7b1      	b.n	801656e <_strtol_l.isra.0+0x5e>
 801660a:	2c30      	cmp	r4, #48	; 0x30
 801660c:	d0a4      	beq.n	8016558 <_strtol_l.isra.0+0x48>
 801660e:	230a      	movs	r3, #10
 8016610:	e7ad      	b.n	801656e <_strtol_l.isra.0+0x5e>
 8016612:	bf00      	nop
 8016614:	0801a919 	.word	0x0801a919

08016618 <_strtol_r>:
 8016618:	f7ff bf7a 	b.w	8016510 <_strtol_l.isra.0>

0801661c <_write_r>:
 801661c:	b538      	push	{r3, r4, r5, lr}
 801661e:	4d07      	ldr	r5, [pc, #28]	; (801663c <_write_r+0x20>)
 8016620:	4604      	mov	r4, r0
 8016622:	4608      	mov	r0, r1
 8016624:	4611      	mov	r1, r2
 8016626:	2200      	movs	r2, #0
 8016628:	602a      	str	r2, [r5, #0]
 801662a:	461a      	mov	r2, r3
 801662c:	f7f0 fbc9 	bl	8006dc2 <_write>
 8016630:	1c43      	adds	r3, r0, #1
 8016632:	d102      	bne.n	801663a <_write_r+0x1e>
 8016634:	682b      	ldr	r3, [r5, #0]
 8016636:	b103      	cbz	r3, 801663a <_write_r+0x1e>
 8016638:	6023      	str	r3, [r4, #0]
 801663a:	bd38      	pop	{r3, r4, r5, pc}
 801663c:	2000a038 	.word	0x2000a038

08016640 <_close_r>:
 8016640:	b538      	push	{r3, r4, r5, lr}
 8016642:	4d06      	ldr	r5, [pc, #24]	; (801665c <_close_r+0x1c>)
 8016644:	2300      	movs	r3, #0
 8016646:	4604      	mov	r4, r0
 8016648:	4608      	mov	r0, r1
 801664a:	602b      	str	r3, [r5, #0]
 801664c:	f7f0 fbd5 	bl	8006dfa <_close>
 8016650:	1c43      	adds	r3, r0, #1
 8016652:	d102      	bne.n	801665a <_close_r+0x1a>
 8016654:	682b      	ldr	r3, [r5, #0]
 8016656:	b103      	cbz	r3, 801665a <_close_r+0x1a>
 8016658:	6023      	str	r3, [r4, #0]
 801665a:	bd38      	pop	{r3, r4, r5, pc}
 801665c:	2000a038 	.word	0x2000a038

08016660 <quorem>:
 8016660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016664:	6903      	ldr	r3, [r0, #16]
 8016666:	690c      	ldr	r4, [r1, #16]
 8016668:	42a3      	cmp	r3, r4
 801666a:	4607      	mov	r7, r0
 801666c:	f2c0 8081 	blt.w	8016772 <quorem+0x112>
 8016670:	3c01      	subs	r4, #1
 8016672:	f101 0814 	add.w	r8, r1, #20
 8016676:	f100 0514 	add.w	r5, r0, #20
 801667a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801667e:	9301      	str	r3, [sp, #4]
 8016680:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8016684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016688:	3301      	adds	r3, #1
 801668a:	429a      	cmp	r2, r3
 801668c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016690:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016694:	fbb2 f6f3 	udiv	r6, r2, r3
 8016698:	d331      	bcc.n	80166fe <quorem+0x9e>
 801669a:	f04f 0e00 	mov.w	lr, #0
 801669e:	4640      	mov	r0, r8
 80166a0:	46ac      	mov	ip, r5
 80166a2:	46f2      	mov	sl, lr
 80166a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80166a8:	b293      	uxth	r3, r2
 80166aa:	fb06 e303 	mla	r3, r6, r3, lr
 80166ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80166b2:	b29b      	uxth	r3, r3
 80166b4:	ebaa 0303 	sub.w	r3, sl, r3
 80166b8:	0c12      	lsrs	r2, r2, #16
 80166ba:	f8dc a000 	ldr.w	sl, [ip]
 80166be:	fb06 e202 	mla	r2, r6, r2, lr
 80166c2:	fa13 f38a 	uxtah	r3, r3, sl
 80166c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80166ca:	fa1f fa82 	uxth.w	sl, r2
 80166ce:	f8dc 2000 	ldr.w	r2, [ip]
 80166d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80166d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80166da:	b29b      	uxth	r3, r3
 80166dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80166e0:	4581      	cmp	r9, r0
 80166e2:	f84c 3b04 	str.w	r3, [ip], #4
 80166e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80166ea:	d2db      	bcs.n	80166a4 <quorem+0x44>
 80166ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80166f0:	b92b      	cbnz	r3, 80166fe <quorem+0x9e>
 80166f2:	9b01      	ldr	r3, [sp, #4]
 80166f4:	3b04      	subs	r3, #4
 80166f6:	429d      	cmp	r5, r3
 80166f8:	461a      	mov	r2, r3
 80166fa:	d32e      	bcc.n	801675a <quorem+0xfa>
 80166fc:	613c      	str	r4, [r7, #16]
 80166fe:	4638      	mov	r0, r7
 8016700:	f001 fc92 	bl	8018028 <__mcmp>
 8016704:	2800      	cmp	r0, #0
 8016706:	db24      	blt.n	8016752 <quorem+0xf2>
 8016708:	3601      	adds	r6, #1
 801670a:	4628      	mov	r0, r5
 801670c:	f04f 0c00 	mov.w	ip, #0
 8016710:	f858 2b04 	ldr.w	r2, [r8], #4
 8016714:	f8d0 e000 	ldr.w	lr, [r0]
 8016718:	b293      	uxth	r3, r2
 801671a:	ebac 0303 	sub.w	r3, ip, r3
 801671e:	0c12      	lsrs	r2, r2, #16
 8016720:	fa13 f38e 	uxtah	r3, r3, lr
 8016724:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016728:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801672c:	b29b      	uxth	r3, r3
 801672e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016732:	45c1      	cmp	r9, r8
 8016734:	f840 3b04 	str.w	r3, [r0], #4
 8016738:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801673c:	d2e8      	bcs.n	8016710 <quorem+0xb0>
 801673e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016742:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016746:	b922      	cbnz	r2, 8016752 <quorem+0xf2>
 8016748:	3b04      	subs	r3, #4
 801674a:	429d      	cmp	r5, r3
 801674c:	461a      	mov	r2, r3
 801674e:	d30a      	bcc.n	8016766 <quorem+0x106>
 8016750:	613c      	str	r4, [r7, #16]
 8016752:	4630      	mov	r0, r6
 8016754:	b003      	add	sp, #12
 8016756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801675a:	6812      	ldr	r2, [r2, #0]
 801675c:	3b04      	subs	r3, #4
 801675e:	2a00      	cmp	r2, #0
 8016760:	d1cc      	bne.n	80166fc <quorem+0x9c>
 8016762:	3c01      	subs	r4, #1
 8016764:	e7c7      	b.n	80166f6 <quorem+0x96>
 8016766:	6812      	ldr	r2, [r2, #0]
 8016768:	3b04      	subs	r3, #4
 801676a:	2a00      	cmp	r2, #0
 801676c:	d1f0      	bne.n	8016750 <quorem+0xf0>
 801676e:	3c01      	subs	r4, #1
 8016770:	e7eb      	b.n	801674a <quorem+0xea>
 8016772:	2000      	movs	r0, #0
 8016774:	e7ee      	b.n	8016754 <quorem+0xf4>
	...

08016778 <_dtoa_r>:
 8016778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801677c:	ed2d 8b02 	vpush	{d8}
 8016780:	ec57 6b10 	vmov	r6, r7, d0
 8016784:	b095      	sub	sp, #84	; 0x54
 8016786:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016788:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801678c:	9105      	str	r1, [sp, #20]
 801678e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8016792:	4604      	mov	r4, r0
 8016794:	9209      	str	r2, [sp, #36]	; 0x24
 8016796:	930f      	str	r3, [sp, #60]	; 0x3c
 8016798:	b975      	cbnz	r5, 80167b8 <_dtoa_r+0x40>
 801679a:	2010      	movs	r0, #16
 801679c:	f7fe f838 	bl	8014810 <malloc>
 80167a0:	4602      	mov	r2, r0
 80167a2:	6260      	str	r0, [r4, #36]	; 0x24
 80167a4:	b920      	cbnz	r0, 80167b0 <_dtoa_r+0x38>
 80167a6:	4bb2      	ldr	r3, [pc, #712]	; (8016a70 <_dtoa_r+0x2f8>)
 80167a8:	21ea      	movs	r1, #234	; 0xea
 80167aa:	48b2      	ldr	r0, [pc, #712]	; (8016a74 <_dtoa_r+0x2fc>)
 80167ac:	f002 f808 	bl	80187c0 <__assert_func>
 80167b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80167b4:	6005      	str	r5, [r0, #0]
 80167b6:	60c5      	str	r5, [r0, #12]
 80167b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80167ba:	6819      	ldr	r1, [r3, #0]
 80167bc:	b151      	cbz	r1, 80167d4 <_dtoa_r+0x5c>
 80167be:	685a      	ldr	r2, [r3, #4]
 80167c0:	604a      	str	r2, [r1, #4]
 80167c2:	2301      	movs	r3, #1
 80167c4:	4093      	lsls	r3, r2
 80167c6:	608b      	str	r3, [r1, #8]
 80167c8:	4620      	mov	r0, r4
 80167ca:	f001 f9a5 	bl	8017b18 <_Bfree>
 80167ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80167d0:	2200      	movs	r2, #0
 80167d2:	601a      	str	r2, [r3, #0]
 80167d4:	1e3b      	subs	r3, r7, #0
 80167d6:	bfb9      	ittee	lt
 80167d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80167dc:	9303      	strlt	r3, [sp, #12]
 80167de:	2300      	movge	r3, #0
 80167e0:	f8c8 3000 	strge.w	r3, [r8]
 80167e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80167e8:	4ba3      	ldr	r3, [pc, #652]	; (8016a78 <_dtoa_r+0x300>)
 80167ea:	bfbc      	itt	lt
 80167ec:	2201      	movlt	r2, #1
 80167ee:	f8c8 2000 	strlt.w	r2, [r8]
 80167f2:	ea33 0309 	bics.w	r3, r3, r9
 80167f6:	d11b      	bne.n	8016830 <_dtoa_r+0xb8>
 80167f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80167fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80167fe:	6013      	str	r3, [r2, #0]
 8016800:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016804:	4333      	orrs	r3, r6
 8016806:	f000 857a 	beq.w	80172fe <_dtoa_r+0xb86>
 801680a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801680c:	b963      	cbnz	r3, 8016828 <_dtoa_r+0xb0>
 801680e:	4b9b      	ldr	r3, [pc, #620]	; (8016a7c <_dtoa_r+0x304>)
 8016810:	e024      	b.n	801685c <_dtoa_r+0xe4>
 8016812:	4b9b      	ldr	r3, [pc, #620]	; (8016a80 <_dtoa_r+0x308>)
 8016814:	9300      	str	r3, [sp, #0]
 8016816:	3308      	adds	r3, #8
 8016818:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801681a:	6013      	str	r3, [r2, #0]
 801681c:	9800      	ldr	r0, [sp, #0]
 801681e:	b015      	add	sp, #84	; 0x54
 8016820:	ecbd 8b02 	vpop	{d8}
 8016824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016828:	4b94      	ldr	r3, [pc, #592]	; (8016a7c <_dtoa_r+0x304>)
 801682a:	9300      	str	r3, [sp, #0]
 801682c:	3303      	adds	r3, #3
 801682e:	e7f3      	b.n	8016818 <_dtoa_r+0xa0>
 8016830:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016834:	2200      	movs	r2, #0
 8016836:	ec51 0b17 	vmov	r0, r1, d7
 801683a:	2300      	movs	r3, #0
 801683c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8016840:	f7ea f942 	bl	8000ac8 <__aeabi_dcmpeq>
 8016844:	4680      	mov	r8, r0
 8016846:	b158      	cbz	r0, 8016860 <_dtoa_r+0xe8>
 8016848:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801684a:	2301      	movs	r3, #1
 801684c:	6013      	str	r3, [r2, #0]
 801684e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016850:	2b00      	cmp	r3, #0
 8016852:	f000 8551 	beq.w	80172f8 <_dtoa_r+0xb80>
 8016856:	488b      	ldr	r0, [pc, #556]	; (8016a84 <_dtoa_r+0x30c>)
 8016858:	6018      	str	r0, [r3, #0]
 801685a:	1e43      	subs	r3, r0, #1
 801685c:	9300      	str	r3, [sp, #0]
 801685e:	e7dd      	b.n	801681c <_dtoa_r+0xa4>
 8016860:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8016864:	aa12      	add	r2, sp, #72	; 0x48
 8016866:	a913      	add	r1, sp, #76	; 0x4c
 8016868:	4620      	mov	r0, r4
 801686a:	f001 fcfd 	bl	8018268 <__d2b>
 801686e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016872:	4683      	mov	fp, r0
 8016874:	2d00      	cmp	r5, #0
 8016876:	d07c      	beq.n	8016972 <_dtoa_r+0x1fa>
 8016878:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801687a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801687e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016882:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8016886:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801688a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801688e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016892:	4b7d      	ldr	r3, [pc, #500]	; (8016a88 <_dtoa_r+0x310>)
 8016894:	2200      	movs	r2, #0
 8016896:	4630      	mov	r0, r6
 8016898:	4639      	mov	r1, r7
 801689a:	f7e9 fcf5 	bl	8000288 <__aeabi_dsub>
 801689e:	a36e      	add	r3, pc, #440	; (adr r3, 8016a58 <_dtoa_r+0x2e0>)
 80168a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168a4:	f7e9 fea8 	bl	80005f8 <__aeabi_dmul>
 80168a8:	a36d      	add	r3, pc, #436	; (adr r3, 8016a60 <_dtoa_r+0x2e8>)
 80168aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168ae:	f7e9 fced 	bl	800028c <__adddf3>
 80168b2:	4606      	mov	r6, r0
 80168b4:	4628      	mov	r0, r5
 80168b6:	460f      	mov	r7, r1
 80168b8:	f7e9 fe34 	bl	8000524 <__aeabi_i2d>
 80168bc:	a36a      	add	r3, pc, #424	; (adr r3, 8016a68 <_dtoa_r+0x2f0>)
 80168be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168c2:	f7e9 fe99 	bl	80005f8 <__aeabi_dmul>
 80168c6:	4602      	mov	r2, r0
 80168c8:	460b      	mov	r3, r1
 80168ca:	4630      	mov	r0, r6
 80168cc:	4639      	mov	r1, r7
 80168ce:	f7e9 fcdd 	bl	800028c <__adddf3>
 80168d2:	4606      	mov	r6, r0
 80168d4:	460f      	mov	r7, r1
 80168d6:	f7ea f93f 	bl	8000b58 <__aeabi_d2iz>
 80168da:	2200      	movs	r2, #0
 80168dc:	4682      	mov	sl, r0
 80168de:	2300      	movs	r3, #0
 80168e0:	4630      	mov	r0, r6
 80168e2:	4639      	mov	r1, r7
 80168e4:	f7ea f8fa 	bl	8000adc <__aeabi_dcmplt>
 80168e8:	b148      	cbz	r0, 80168fe <_dtoa_r+0x186>
 80168ea:	4650      	mov	r0, sl
 80168ec:	f7e9 fe1a 	bl	8000524 <__aeabi_i2d>
 80168f0:	4632      	mov	r2, r6
 80168f2:	463b      	mov	r3, r7
 80168f4:	f7ea f8e8 	bl	8000ac8 <__aeabi_dcmpeq>
 80168f8:	b908      	cbnz	r0, 80168fe <_dtoa_r+0x186>
 80168fa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80168fe:	f1ba 0f16 	cmp.w	sl, #22
 8016902:	d854      	bhi.n	80169ae <_dtoa_r+0x236>
 8016904:	4b61      	ldr	r3, [pc, #388]	; (8016a8c <_dtoa_r+0x314>)
 8016906:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801690e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016912:	f7ea f8e3 	bl	8000adc <__aeabi_dcmplt>
 8016916:	2800      	cmp	r0, #0
 8016918:	d04b      	beq.n	80169b2 <_dtoa_r+0x23a>
 801691a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801691e:	2300      	movs	r3, #0
 8016920:	930e      	str	r3, [sp, #56]	; 0x38
 8016922:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016924:	1b5d      	subs	r5, r3, r5
 8016926:	1e6b      	subs	r3, r5, #1
 8016928:	9304      	str	r3, [sp, #16]
 801692a:	bf43      	ittte	mi
 801692c:	2300      	movmi	r3, #0
 801692e:	f1c5 0801 	rsbmi	r8, r5, #1
 8016932:	9304      	strmi	r3, [sp, #16]
 8016934:	f04f 0800 	movpl.w	r8, #0
 8016938:	f1ba 0f00 	cmp.w	sl, #0
 801693c:	db3b      	blt.n	80169b6 <_dtoa_r+0x23e>
 801693e:	9b04      	ldr	r3, [sp, #16]
 8016940:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8016944:	4453      	add	r3, sl
 8016946:	9304      	str	r3, [sp, #16]
 8016948:	2300      	movs	r3, #0
 801694a:	9306      	str	r3, [sp, #24]
 801694c:	9b05      	ldr	r3, [sp, #20]
 801694e:	2b09      	cmp	r3, #9
 8016950:	d869      	bhi.n	8016a26 <_dtoa_r+0x2ae>
 8016952:	2b05      	cmp	r3, #5
 8016954:	bfc4      	itt	gt
 8016956:	3b04      	subgt	r3, #4
 8016958:	9305      	strgt	r3, [sp, #20]
 801695a:	9b05      	ldr	r3, [sp, #20]
 801695c:	f1a3 0302 	sub.w	r3, r3, #2
 8016960:	bfcc      	ite	gt
 8016962:	2500      	movgt	r5, #0
 8016964:	2501      	movle	r5, #1
 8016966:	2b03      	cmp	r3, #3
 8016968:	d869      	bhi.n	8016a3e <_dtoa_r+0x2c6>
 801696a:	e8df f003 	tbb	[pc, r3]
 801696e:	4e2c      	.short	0x4e2c
 8016970:	5a4c      	.short	0x5a4c
 8016972:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8016976:	441d      	add	r5, r3
 8016978:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801697c:	2b20      	cmp	r3, #32
 801697e:	bfc1      	itttt	gt
 8016980:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8016984:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8016988:	fa09 f303 	lslgt.w	r3, r9, r3
 801698c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8016990:	bfda      	itte	le
 8016992:	f1c3 0320 	rsble	r3, r3, #32
 8016996:	fa06 f003 	lslle.w	r0, r6, r3
 801699a:	4318      	orrgt	r0, r3
 801699c:	f7e9 fdb2 	bl	8000504 <__aeabi_ui2d>
 80169a0:	2301      	movs	r3, #1
 80169a2:	4606      	mov	r6, r0
 80169a4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80169a8:	3d01      	subs	r5, #1
 80169aa:	9310      	str	r3, [sp, #64]	; 0x40
 80169ac:	e771      	b.n	8016892 <_dtoa_r+0x11a>
 80169ae:	2301      	movs	r3, #1
 80169b0:	e7b6      	b.n	8016920 <_dtoa_r+0x1a8>
 80169b2:	900e      	str	r0, [sp, #56]	; 0x38
 80169b4:	e7b5      	b.n	8016922 <_dtoa_r+0x1aa>
 80169b6:	f1ca 0300 	rsb	r3, sl, #0
 80169ba:	9306      	str	r3, [sp, #24]
 80169bc:	2300      	movs	r3, #0
 80169be:	eba8 080a 	sub.w	r8, r8, sl
 80169c2:	930d      	str	r3, [sp, #52]	; 0x34
 80169c4:	e7c2      	b.n	801694c <_dtoa_r+0x1d4>
 80169c6:	2300      	movs	r3, #0
 80169c8:	9308      	str	r3, [sp, #32]
 80169ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80169cc:	2b00      	cmp	r3, #0
 80169ce:	dc39      	bgt.n	8016a44 <_dtoa_r+0x2cc>
 80169d0:	f04f 0901 	mov.w	r9, #1
 80169d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80169d8:	464b      	mov	r3, r9
 80169da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80169de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80169e0:	2200      	movs	r2, #0
 80169e2:	6042      	str	r2, [r0, #4]
 80169e4:	2204      	movs	r2, #4
 80169e6:	f102 0614 	add.w	r6, r2, #20
 80169ea:	429e      	cmp	r6, r3
 80169ec:	6841      	ldr	r1, [r0, #4]
 80169ee:	d92f      	bls.n	8016a50 <_dtoa_r+0x2d8>
 80169f0:	4620      	mov	r0, r4
 80169f2:	f001 f851 	bl	8017a98 <_Balloc>
 80169f6:	9000      	str	r0, [sp, #0]
 80169f8:	2800      	cmp	r0, #0
 80169fa:	d14b      	bne.n	8016a94 <_dtoa_r+0x31c>
 80169fc:	4b24      	ldr	r3, [pc, #144]	; (8016a90 <_dtoa_r+0x318>)
 80169fe:	4602      	mov	r2, r0
 8016a00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8016a04:	e6d1      	b.n	80167aa <_dtoa_r+0x32>
 8016a06:	2301      	movs	r3, #1
 8016a08:	e7de      	b.n	80169c8 <_dtoa_r+0x250>
 8016a0a:	2300      	movs	r3, #0
 8016a0c:	9308      	str	r3, [sp, #32]
 8016a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016a10:	eb0a 0903 	add.w	r9, sl, r3
 8016a14:	f109 0301 	add.w	r3, r9, #1
 8016a18:	2b01      	cmp	r3, #1
 8016a1a:	9301      	str	r3, [sp, #4]
 8016a1c:	bfb8      	it	lt
 8016a1e:	2301      	movlt	r3, #1
 8016a20:	e7dd      	b.n	80169de <_dtoa_r+0x266>
 8016a22:	2301      	movs	r3, #1
 8016a24:	e7f2      	b.n	8016a0c <_dtoa_r+0x294>
 8016a26:	2501      	movs	r5, #1
 8016a28:	2300      	movs	r3, #0
 8016a2a:	9305      	str	r3, [sp, #20]
 8016a2c:	9508      	str	r5, [sp, #32]
 8016a2e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8016a32:	2200      	movs	r2, #0
 8016a34:	f8cd 9004 	str.w	r9, [sp, #4]
 8016a38:	2312      	movs	r3, #18
 8016a3a:	9209      	str	r2, [sp, #36]	; 0x24
 8016a3c:	e7cf      	b.n	80169de <_dtoa_r+0x266>
 8016a3e:	2301      	movs	r3, #1
 8016a40:	9308      	str	r3, [sp, #32]
 8016a42:	e7f4      	b.n	8016a2e <_dtoa_r+0x2b6>
 8016a44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8016a48:	f8cd 9004 	str.w	r9, [sp, #4]
 8016a4c:	464b      	mov	r3, r9
 8016a4e:	e7c6      	b.n	80169de <_dtoa_r+0x266>
 8016a50:	3101      	adds	r1, #1
 8016a52:	6041      	str	r1, [r0, #4]
 8016a54:	0052      	lsls	r2, r2, #1
 8016a56:	e7c6      	b.n	80169e6 <_dtoa_r+0x26e>
 8016a58:	636f4361 	.word	0x636f4361
 8016a5c:	3fd287a7 	.word	0x3fd287a7
 8016a60:	8b60c8b3 	.word	0x8b60c8b3
 8016a64:	3fc68a28 	.word	0x3fc68a28
 8016a68:	509f79fb 	.word	0x509f79fb
 8016a6c:	3fd34413 	.word	0x3fd34413
 8016a70:	0801aa26 	.word	0x0801aa26
 8016a74:	0801aa3d 	.word	0x0801aa3d
 8016a78:	7ff00000 	.word	0x7ff00000
 8016a7c:	0801aa22 	.word	0x0801aa22
 8016a80:	0801aa19 	.word	0x0801aa19
 8016a84:	0801a899 	.word	0x0801a899
 8016a88:	3ff80000 	.word	0x3ff80000
 8016a8c:	0801abb8 	.word	0x0801abb8
 8016a90:	0801aa9c 	.word	0x0801aa9c
 8016a94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016a96:	9a00      	ldr	r2, [sp, #0]
 8016a98:	601a      	str	r2, [r3, #0]
 8016a9a:	9b01      	ldr	r3, [sp, #4]
 8016a9c:	2b0e      	cmp	r3, #14
 8016a9e:	f200 80ad 	bhi.w	8016bfc <_dtoa_r+0x484>
 8016aa2:	2d00      	cmp	r5, #0
 8016aa4:	f000 80aa 	beq.w	8016bfc <_dtoa_r+0x484>
 8016aa8:	f1ba 0f00 	cmp.w	sl, #0
 8016aac:	dd36      	ble.n	8016b1c <_dtoa_r+0x3a4>
 8016aae:	4ac3      	ldr	r2, [pc, #780]	; (8016dbc <_dtoa_r+0x644>)
 8016ab0:	f00a 030f 	and.w	r3, sl, #15
 8016ab4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016ab8:	ed93 7b00 	vldr	d7, [r3]
 8016abc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8016ac0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8016ac4:	eeb0 8a47 	vmov.f32	s16, s14
 8016ac8:	eef0 8a67 	vmov.f32	s17, s15
 8016acc:	d016      	beq.n	8016afc <_dtoa_r+0x384>
 8016ace:	4bbc      	ldr	r3, [pc, #752]	; (8016dc0 <_dtoa_r+0x648>)
 8016ad0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016ad4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016ad8:	f7e9 feb8 	bl	800084c <__aeabi_ddiv>
 8016adc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016ae0:	f007 070f 	and.w	r7, r7, #15
 8016ae4:	2503      	movs	r5, #3
 8016ae6:	4eb6      	ldr	r6, [pc, #728]	; (8016dc0 <_dtoa_r+0x648>)
 8016ae8:	b957      	cbnz	r7, 8016b00 <_dtoa_r+0x388>
 8016aea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016aee:	ec53 2b18 	vmov	r2, r3, d8
 8016af2:	f7e9 feab 	bl	800084c <__aeabi_ddiv>
 8016af6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016afa:	e029      	b.n	8016b50 <_dtoa_r+0x3d8>
 8016afc:	2502      	movs	r5, #2
 8016afe:	e7f2      	b.n	8016ae6 <_dtoa_r+0x36e>
 8016b00:	07f9      	lsls	r1, r7, #31
 8016b02:	d508      	bpl.n	8016b16 <_dtoa_r+0x39e>
 8016b04:	ec51 0b18 	vmov	r0, r1, d8
 8016b08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016b0c:	f7e9 fd74 	bl	80005f8 <__aeabi_dmul>
 8016b10:	ec41 0b18 	vmov	d8, r0, r1
 8016b14:	3501      	adds	r5, #1
 8016b16:	107f      	asrs	r7, r7, #1
 8016b18:	3608      	adds	r6, #8
 8016b1a:	e7e5      	b.n	8016ae8 <_dtoa_r+0x370>
 8016b1c:	f000 80a6 	beq.w	8016c6c <_dtoa_r+0x4f4>
 8016b20:	f1ca 0600 	rsb	r6, sl, #0
 8016b24:	4ba5      	ldr	r3, [pc, #660]	; (8016dbc <_dtoa_r+0x644>)
 8016b26:	4fa6      	ldr	r7, [pc, #664]	; (8016dc0 <_dtoa_r+0x648>)
 8016b28:	f006 020f 	and.w	r2, r6, #15
 8016b2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016b38:	f7e9 fd5e 	bl	80005f8 <__aeabi_dmul>
 8016b3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016b40:	1136      	asrs	r6, r6, #4
 8016b42:	2300      	movs	r3, #0
 8016b44:	2502      	movs	r5, #2
 8016b46:	2e00      	cmp	r6, #0
 8016b48:	f040 8085 	bne.w	8016c56 <_dtoa_r+0x4de>
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d1d2      	bne.n	8016af6 <_dtoa_r+0x37e>
 8016b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	f000 808c 	beq.w	8016c70 <_dtoa_r+0x4f8>
 8016b58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8016b5c:	4b99      	ldr	r3, [pc, #612]	; (8016dc4 <_dtoa_r+0x64c>)
 8016b5e:	2200      	movs	r2, #0
 8016b60:	4630      	mov	r0, r6
 8016b62:	4639      	mov	r1, r7
 8016b64:	f7e9 ffba 	bl	8000adc <__aeabi_dcmplt>
 8016b68:	2800      	cmp	r0, #0
 8016b6a:	f000 8081 	beq.w	8016c70 <_dtoa_r+0x4f8>
 8016b6e:	9b01      	ldr	r3, [sp, #4]
 8016b70:	2b00      	cmp	r3, #0
 8016b72:	d07d      	beq.n	8016c70 <_dtoa_r+0x4f8>
 8016b74:	f1b9 0f00 	cmp.w	r9, #0
 8016b78:	dd3c      	ble.n	8016bf4 <_dtoa_r+0x47c>
 8016b7a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8016b7e:	9307      	str	r3, [sp, #28]
 8016b80:	2200      	movs	r2, #0
 8016b82:	4b91      	ldr	r3, [pc, #580]	; (8016dc8 <_dtoa_r+0x650>)
 8016b84:	4630      	mov	r0, r6
 8016b86:	4639      	mov	r1, r7
 8016b88:	f7e9 fd36 	bl	80005f8 <__aeabi_dmul>
 8016b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016b90:	3501      	adds	r5, #1
 8016b92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8016b96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8016b9a:	4628      	mov	r0, r5
 8016b9c:	f7e9 fcc2 	bl	8000524 <__aeabi_i2d>
 8016ba0:	4632      	mov	r2, r6
 8016ba2:	463b      	mov	r3, r7
 8016ba4:	f7e9 fd28 	bl	80005f8 <__aeabi_dmul>
 8016ba8:	4b88      	ldr	r3, [pc, #544]	; (8016dcc <_dtoa_r+0x654>)
 8016baa:	2200      	movs	r2, #0
 8016bac:	f7e9 fb6e 	bl	800028c <__adddf3>
 8016bb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8016bb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016bb8:	9303      	str	r3, [sp, #12]
 8016bba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016bbc:	2b00      	cmp	r3, #0
 8016bbe:	d15c      	bne.n	8016c7a <_dtoa_r+0x502>
 8016bc0:	4b83      	ldr	r3, [pc, #524]	; (8016dd0 <_dtoa_r+0x658>)
 8016bc2:	2200      	movs	r2, #0
 8016bc4:	4630      	mov	r0, r6
 8016bc6:	4639      	mov	r1, r7
 8016bc8:	f7e9 fb5e 	bl	8000288 <__aeabi_dsub>
 8016bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016bd0:	4606      	mov	r6, r0
 8016bd2:	460f      	mov	r7, r1
 8016bd4:	f7e9 ffa0 	bl	8000b18 <__aeabi_dcmpgt>
 8016bd8:	2800      	cmp	r0, #0
 8016bda:	f040 8296 	bne.w	801710a <_dtoa_r+0x992>
 8016bde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8016be2:	4630      	mov	r0, r6
 8016be4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016be8:	4639      	mov	r1, r7
 8016bea:	f7e9 ff77 	bl	8000adc <__aeabi_dcmplt>
 8016bee:	2800      	cmp	r0, #0
 8016bf0:	f040 8288 	bne.w	8017104 <_dtoa_r+0x98c>
 8016bf4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016bf8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016bfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	f2c0 8158 	blt.w	8016eb4 <_dtoa_r+0x73c>
 8016c04:	f1ba 0f0e 	cmp.w	sl, #14
 8016c08:	f300 8154 	bgt.w	8016eb4 <_dtoa_r+0x73c>
 8016c0c:	4b6b      	ldr	r3, [pc, #428]	; (8016dbc <_dtoa_r+0x644>)
 8016c0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016c12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	f280 80e3 	bge.w	8016de4 <_dtoa_r+0x66c>
 8016c1e:	9b01      	ldr	r3, [sp, #4]
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	f300 80df 	bgt.w	8016de4 <_dtoa_r+0x66c>
 8016c26:	f040 826d 	bne.w	8017104 <_dtoa_r+0x98c>
 8016c2a:	4b69      	ldr	r3, [pc, #420]	; (8016dd0 <_dtoa_r+0x658>)
 8016c2c:	2200      	movs	r2, #0
 8016c2e:	4640      	mov	r0, r8
 8016c30:	4649      	mov	r1, r9
 8016c32:	f7e9 fce1 	bl	80005f8 <__aeabi_dmul>
 8016c36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016c3a:	f7e9 ff63 	bl	8000b04 <__aeabi_dcmpge>
 8016c3e:	9e01      	ldr	r6, [sp, #4]
 8016c40:	4637      	mov	r7, r6
 8016c42:	2800      	cmp	r0, #0
 8016c44:	f040 8243 	bne.w	80170ce <_dtoa_r+0x956>
 8016c48:	9d00      	ldr	r5, [sp, #0]
 8016c4a:	2331      	movs	r3, #49	; 0x31
 8016c4c:	f805 3b01 	strb.w	r3, [r5], #1
 8016c50:	f10a 0a01 	add.w	sl, sl, #1
 8016c54:	e23f      	b.n	80170d6 <_dtoa_r+0x95e>
 8016c56:	07f2      	lsls	r2, r6, #31
 8016c58:	d505      	bpl.n	8016c66 <_dtoa_r+0x4ee>
 8016c5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016c5e:	f7e9 fccb 	bl	80005f8 <__aeabi_dmul>
 8016c62:	3501      	adds	r5, #1
 8016c64:	2301      	movs	r3, #1
 8016c66:	1076      	asrs	r6, r6, #1
 8016c68:	3708      	adds	r7, #8
 8016c6a:	e76c      	b.n	8016b46 <_dtoa_r+0x3ce>
 8016c6c:	2502      	movs	r5, #2
 8016c6e:	e76f      	b.n	8016b50 <_dtoa_r+0x3d8>
 8016c70:	9b01      	ldr	r3, [sp, #4]
 8016c72:	f8cd a01c 	str.w	sl, [sp, #28]
 8016c76:	930c      	str	r3, [sp, #48]	; 0x30
 8016c78:	e78d      	b.n	8016b96 <_dtoa_r+0x41e>
 8016c7a:	9900      	ldr	r1, [sp, #0]
 8016c7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8016c7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016c80:	4b4e      	ldr	r3, [pc, #312]	; (8016dbc <_dtoa_r+0x644>)
 8016c82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016c86:	4401      	add	r1, r0
 8016c88:	9102      	str	r1, [sp, #8]
 8016c8a:	9908      	ldr	r1, [sp, #32]
 8016c8c:	eeb0 8a47 	vmov.f32	s16, s14
 8016c90:	eef0 8a67 	vmov.f32	s17, s15
 8016c94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016c98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016c9c:	2900      	cmp	r1, #0
 8016c9e:	d045      	beq.n	8016d2c <_dtoa_r+0x5b4>
 8016ca0:	494c      	ldr	r1, [pc, #304]	; (8016dd4 <_dtoa_r+0x65c>)
 8016ca2:	2000      	movs	r0, #0
 8016ca4:	f7e9 fdd2 	bl	800084c <__aeabi_ddiv>
 8016ca8:	ec53 2b18 	vmov	r2, r3, d8
 8016cac:	f7e9 faec 	bl	8000288 <__aeabi_dsub>
 8016cb0:	9d00      	ldr	r5, [sp, #0]
 8016cb2:	ec41 0b18 	vmov	d8, r0, r1
 8016cb6:	4639      	mov	r1, r7
 8016cb8:	4630      	mov	r0, r6
 8016cba:	f7e9 ff4d 	bl	8000b58 <__aeabi_d2iz>
 8016cbe:	900c      	str	r0, [sp, #48]	; 0x30
 8016cc0:	f7e9 fc30 	bl	8000524 <__aeabi_i2d>
 8016cc4:	4602      	mov	r2, r0
 8016cc6:	460b      	mov	r3, r1
 8016cc8:	4630      	mov	r0, r6
 8016cca:	4639      	mov	r1, r7
 8016ccc:	f7e9 fadc 	bl	8000288 <__aeabi_dsub>
 8016cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016cd2:	3330      	adds	r3, #48	; 0x30
 8016cd4:	f805 3b01 	strb.w	r3, [r5], #1
 8016cd8:	ec53 2b18 	vmov	r2, r3, d8
 8016cdc:	4606      	mov	r6, r0
 8016cde:	460f      	mov	r7, r1
 8016ce0:	f7e9 fefc 	bl	8000adc <__aeabi_dcmplt>
 8016ce4:	2800      	cmp	r0, #0
 8016ce6:	d165      	bne.n	8016db4 <_dtoa_r+0x63c>
 8016ce8:	4632      	mov	r2, r6
 8016cea:	463b      	mov	r3, r7
 8016cec:	4935      	ldr	r1, [pc, #212]	; (8016dc4 <_dtoa_r+0x64c>)
 8016cee:	2000      	movs	r0, #0
 8016cf0:	f7e9 faca 	bl	8000288 <__aeabi_dsub>
 8016cf4:	ec53 2b18 	vmov	r2, r3, d8
 8016cf8:	f7e9 fef0 	bl	8000adc <__aeabi_dcmplt>
 8016cfc:	2800      	cmp	r0, #0
 8016cfe:	f040 80b9 	bne.w	8016e74 <_dtoa_r+0x6fc>
 8016d02:	9b02      	ldr	r3, [sp, #8]
 8016d04:	429d      	cmp	r5, r3
 8016d06:	f43f af75 	beq.w	8016bf4 <_dtoa_r+0x47c>
 8016d0a:	4b2f      	ldr	r3, [pc, #188]	; (8016dc8 <_dtoa_r+0x650>)
 8016d0c:	ec51 0b18 	vmov	r0, r1, d8
 8016d10:	2200      	movs	r2, #0
 8016d12:	f7e9 fc71 	bl	80005f8 <__aeabi_dmul>
 8016d16:	4b2c      	ldr	r3, [pc, #176]	; (8016dc8 <_dtoa_r+0x650>)
 8016d18:	ec41 0b18 	vmov	d8, r0, r1
 8016d1c:	2200      	movs	r2, #0
 8016d1e:	4630      	mov	r0, r6
 8016d20:	4639      	mov	r1, r7
 8016d22:	f7e9 fc69 	bl	80005f8 <__aeabi_dmul>
 8016d26:	4606      	mov	r6, r0
 8016d28:	460f      	mov	r7, r1
 8016d2a:	e7c4      	b.n	8016cb6 <_dtoa_r+0x53e>
 8016d2c:	ec51 0b17 	vmov	r0, r1, d7
 8016d30:	f7e9 fc62 	bl	80005f8 <__aeabi_dmul>
 8016d34:	9b02      	ldr	r3, [sp, #8]
 8016d36:	9d00      	ldr	r5, [sp, #0]
 8016d38:	930c      	str	r3, [sp, #48]	; 0x30
 8016d3a:	ec41 0b18 	vmov	d8, r0, r1
 8016d3e:	4639      	mov	r1, r7
 8016d40:	4630      	mov	r0, r6
 8016d42:	f7e9 ff09 	bl	8000b58 <__aeabi_d2iz>
 8016d46:	9011      	str	r0, [sp, #68]	; 0x44
 8016d48:	f7e9 fbec 	bl	8000524 <__aeabi_i2d>
 8016d4c:	4602      	mov	r2, r0
 8016d4e:	460b      	mov	r3, r1
 8016d50:	4630      	mov	r0, r6
 8016d52:	4639      	mov	r1, r7
 8016d54:	f7e9 fa98 	bl	8000288 <__aeabi_dsub>
 8016d58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016d5a:	3330      	adds	r3, #48	; 0x30
 8016d5c:	f805 3b01 	strb.w	r3, [r5], #1
 8016d60:	9b02      	ldr	r3, [sp, #8]
 8016d62:	429d      	cmp	r5, r3
 8016d64:	4606      	mov	r6, r0
 8016d66:	460f      	mov	r7, r1
 8016d68:	f04f 0200 	mov.w	r2, #0
 8016d6c:	d134      	bne.n	8016dd8 <_dtoa_r+0x660>
 8016d6e:	4b19      	ldr	r3, [pc, #100]	; (8016dd4 <_dtoa_r+0x65c>)
 8016d70:	ec51 0b18 	vmov	r0, r1, d8
 8016d74:	f7e9 fa8a 	bl	800028c <__adddf3>
 8016d78:	4602      	mov	r2, r0
 8016d7a:	460b      	mov	r3, r1
 8016d7c:	4630      	mov	r0, r6
 8016d7e:	4639      	mov	r1, r7
 8016d80:	f7e9 feca 	bl	8000b18 <__aeabi_dcmpgt>
 8016d84:	2800      	cmp	r0, #0
 8016d86:	d175      	bne.n	8016e74 <_dtoa_r+0x6fc>
 8016d88:	ec53 2b18 	vmov	r2, r3, d8
 8016d8c:	4911      	ldr	r1, [pc, #68]	; (8016dd4 <_dtoa_r+0x65c>)
 8016d8e:	2000      	movs	r0, #0
 8016d90:	f7e9 fa7a 	bl	8000288 <__aeabi_dsub>
 8016d94:	4602      	mov	r2, r0
 8016d96:	460b      	mov	r3, r1
 8016d98:	4630      	mov	r0, r6
 8016d9a:	4639      	mov	r1, r7
 8016d9c:	f7e9 fe9e 	bl	8000adc <__aeabi_dcmplt>
 8016da0:	2800      	cmp	r0, #0
 8016da2:	f43f af27 	beq.w	8016bf4 <_dtoa_r+0x47c>
 8016da6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8016da8:	1e6b      	subs	r3, r5, #1
 8016daa:	930c      	str	r3, [sp, #48]	; 0x30
 8016dac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016db0:	2b30      	cmp	r3, #48	; 0x30
 8016db2:	d0f8      	beq.n	8016da6 <_dtoa_r+0x62e>
 8016db4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8016db8:	e04a      	b.n	8016e50 <_dtoa_r+0x6d8>
 8016dba:	bf00      	nop
 8016dbc:	0801abb8 	.word	0x0801abb8
 8016dc0:	0801ab90 	.word	0x0801ab90
 8016dc4:	3ff00000 	.word	0x3ff00000
 8016dc8:	40240000 	.word	0x40240000
 8016dcc:	401c0000 	.word	0x401c0000
 8016dd0:	40140000 	.word	0x40140000
 8016dd4:	3fe00000 	.word	0x3fe00000
 8016dd8:	4baf      	ldr	r3, [pc, #700]	; (8017098 <_dtoa_r+0x920>)
 8016dda:	f7e9 fc0d 	bl	80005f8 <__aeabi_dmul>
 8016dde:	4606      	mov	r6, r0
 8016de0:	460f      	mov	r7, r1
 8016de2:	e7ac      	b.n	8016d3e <_dtoa_r+0x5c6>
 8016de4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8016de8:	9d00      	ldr	r5, [sp, #0]
 8016dea:	4642      	mov	r2, r8
 8016dec:	464b      	mov	r3, r9
 8016dee:	4630      	mov	r0, r6
 8016df0:	4639      	mov	r1, r7
 8016df2:	f7e9 fd2b 	bl	800084c <__aeabi_ddiv>
 8016df6:	f7e9 feaf 	bl	8000b58 <__aeabi_d2iz>
 8016dfa:	9002      	str	r0, [sp, #8]
 8016dfc:	f7e9 fb92 	bl	8000524 <__aeabi_i2d>
 8016e00:	4642      	mov	r2, r8
 8016e02:	464b      	mov	r3, r9
 8016e04:	f7e9 fbf8 	bl	80005f8 <__aeabi_dmul>
 8016e08:	4602      	mov	r2, r0
 8016e0a:	460b      	mov	r3, r1
 8016e0c:	4630      	mov	r0, r6
 8016e0e:	4639      	mov	r1, r7
 8016e10:	f7e9 fa3a 	bl	8000288 <__aeabi_dsub>
 8016e14:	9e02      	ldr	r6, [sp, #8]
 8016e16:	9f01      	ldr	r7, [sp, #4]
 8016e18:	3630      	adds	r6, #48	; 0x30
 8016e1a:	f805 6b01 	strb.w	r6, [r5], #1
 8016e1e:	9e00      	ldr	r6, [sp, #0]
 8016e20:	1bae      	subs	r6, r5, r6
 8016e22:	42b7      	cmp	r7, r6
 8016e24:	4602      	mov	r2, r0
 8016e26:	460b      	mov	r3, r1
 8016e28:	d137      	bne.n	8016e9a <_dtoa_r+0x722>
 8016e2a:	f7e9 fa2f 	bl	800028c <__adddf3>
 8016e2e:	4642      	mov	r2, r8
 8016e30:	464b      	mov	r3, r9
 8016e32:	4606      	mov	r6, r0
 8016e34:	460f      	mov	r7, r1
 8016e36:	f7e9 fe6f 	bl	8000b18 <__aeabi_dcmpgt>
 8016e3a:	b9c8      	cbnz	r0, 8016e70 <_dtoa_r+0x6f8>
 8016e3c:	4642      	mov	r2, r8
 8016e3e:	464b      	mov	r3, r9
 8016e40:	4630      	mov	r0, r6
 8016e42:	4639      	mov	r1, r7
 8016e44:	f7e9 fe40 	bl	8000ac8 <__aeabi_dcmpeq>
 8016e48:	b110      	cbz	r0, 8016e50 <_dtoa_r+0x6d8>
 8016e4a:	9b02      	ldr	r3, [sp, #8]
 8016e4c:	07d9      	lsls	r1, r3, #31
 8016e4e:	d40f      	bmi.n	8016e70 <_dtoa_r+0x6f8>
 8016e50:	4620      	mov	r0, r4
 8016e52:	4659      	mov	r1, fp
 8016e54:	f000 fe60 	bl	8017b18 <_Bfree>
 8016e58:	2300      	movs	r3, #0
 8016e5a:	702b      	strb	r3, [r5, #0]
 8016e5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016e5e:	f10a 0001 	add.w	r0, sl, #1
 8016e62:	6018      	str	r0, [r3, #0]
 8016e64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	f43f acd8 	beq.w	801681c <_dtoa_r+0xa4>
 8016e6c:	601d      	str	r5, [r3, #0]
 8016e6e:	e4d5      	b.n	801681c <_dtoa_r+0xa4>
 8016e70:	f8cd a01c 	str.w	sl, [sp, #28]
 8016e74:	462b      	mov	r3, r5
 8016e76:	461d      	mov	r5, r3
 8016e78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016e7c:	2a39      	cmp	r2, #57	; 0x39
 8016e7e:	d108      	bne.n	8016e92 <_dtoa_r+0x71a>
 8016e80:	9a00      	ldr	r2, [sp, #0]
 8016e82:	429a      	cmp	r2, r3
 8016e84:	d1f7      	bne.n	8016e76 <_dtoa_r+0x6fe>
 8016e86:	9a07      	ldr	r2, [sp, #28]
 8016e88:	9900      	ldr	r1, [sp, #0]
 8016e8a:	3201      	adds	r2, #1
 8016e8c:	9207      	str	r2, [sp, #28]
 8016e8e:	2230      	movs	r2, #48	; 0x30
 8016e90:	700a      	strb	r2, [r1, #0]
 8016e92:	781a      	ldrb	r2, [r3, #0]
 8016e94:	3201      	adds	r2, #1
 8016e96:	701a      	strb	r2, [r3, #0]
 8016e98:	e78c      	b.n	8016db4 <_dtoa_r+0x63c>
 8016e9a:	4b7f      	ldr	r3, [pc, #508]	; (8017098 <_dtoa_r+0x920>)
 8016e9c:	2200      	movs	r2, #0
 8016e9e:	f7e9 fbab 	bl	80005f8 <__aeabi_dmul>
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	2300      	movs	r3, #0
 8016ea6:	4606      	mov	r6, r0
 8016ea8:	460f      	mov	r7, r1
 8016eaa:	f7e9 fe0d 	bl	8000ac8 <__aeabi_dcmpeq>
 8016eae:	2800      	cmp	r0, #0
 8016eb0:	d09b      	beq.n	8016dea <_dtoa_r+0x672>
 8016eb2:	e7cd      	b.n	8016e50 <_dtoa_r+0x6d8>
 8016eb4:	9a08      	ldr	r2, [sp, #32]
 8016eb6:	2a00      	cmp	r2, #0
 8016eb8:	f000 80c4 	beq.w	8017044 <_dtoa_r+0x8cc>
 8016ebc:	9a05      	ldr	r2, [sp, #20]
 8016ebe:	2a01      	cmp	r2, #1
 8016ec0:	f300 80a8 	bgt.w	8017014 <_dtoa_r+0x89c>
 8016ec4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8016ec6:	2a00      	cmp	r2, #0
 8016ec8:	f000 80a0 	beq.w	801700c <_dtoa_r+0x894>
 8016ecc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016ed0:	9e06      	ldr	r6, [sp, #24]
 8016ed2:	4645      	mov	r5, r8
 8016ed4:	9a04      	ldr	r2, [sp, #16]
 8016ed6:	2101      	movs	r1, #1
 8016ed8:	441a      	add	r2, r3
 8016eda:	4620      	mov	r0, r4
 8016edc:	4498      	add	r8, r3
 8016ede:	9204      	str	r2, [sp, #16]
 8016ee0:	f000 ff20 	bl	8017d24 <__i2b>
 8016ee4:	4607      	mov	r7, r0
 8016ee6:	2d00      	cmp	r5, #0
 8016ee8:	dd0b      	ble.n	8016f02 <_dtoa_r+0x78a>
 8016eea:	9b04      	ldr	r3, [sp, #16]
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	dd08      	ble.n	8016f02 <_dtoa_r+0x78a>
 8016ef0:	42ab      	cmp	r3, r5
 8016ef2:	9a04      	ldr	r2, [sp, #16]
 8016ef4:	bfa8      	it	ge
 8016ef6:	462b      	movge	r3, r5
 8016ef8:	eba8 0803 	sub.w	r8, r8, r3
 8016efc:	1aed      	subs	r5, r5, r3
 8016efe:	1ad3      	subs	r3, r2, r3
 8016f00:	9304      	str	r3, [sp, #16]
 8016f02:	9b06      	ldr	r3, [sp, #24]
 8016f04:	b1fb      	cbz	r3, 8016f46 <_dtoa_r+0x7ce>
 8016f06:	9b08      	ldr	r3, [sp, #32]
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	f000 809f 	beq.w	801704c <_dtoa_r+0x8d4>
 8016f0e:	2e00      	cmp	r6, #0
 8016f10:	dd11      	ble.n	8016f36 <_dtoa_r+0x7be>
 8016f12:	4639      	mov	r1, r7
 8016f14:	4632      	mov	r2, r6
 8016f16:	4620      	mov	r0, r4
 8016f18:	f000 ffc0 	bl	8017e9c <__pow5mult>
 8016f1c:	465a      	mov	r2, fp
 8016f1e:	4601      	mov	r1, r0
 8016f20:	4607      	mov	r7, r0
 8016f22:	4620      	mov	r0, r4
 8016f24:	f000 ff14 	bl	8017d50 <__multiply>
 8016f28:	4659      	mov	r1, fp
 8016f2a:	9007      	str	r0, [sp, #28]
 8016f2c:	4620      	mov	r0, r4
 8016f2e:	f000 fdf3 	bl	8017b18 <_Bfree>
 8016f32:	9b07      	ldr	r3, [sp, #28]
 8016f34:	469b      	mov	fp, r3
 8016f36:	9b06      	ldr	r3, [sp, #24]
 8016f38:	1b9a      	subs	r2, r3, r6
 8016f3a:	d004      	beq.n	8016f46 <_dtoa_r+0x7ce>
 8016f3c:	4659      	mov	r1, fp
 8016f3e:	4620      	mov	r0, r4
 8016f40:	f000 ffac 	bl	8017e9c <__pow5mult>
 8016f44:	4683      	mov	fp, r0
 8016f46:	2101      	movs	r1, #1
 8016f48:	4620      	mov	r0, r4
 8016f4a:	f000 feeb 	bl	8017d24 <__i2b>
 8016f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	4606      	mov	r6, r0
 8016f54:	dd7c      	ble.n	8017050 <_dtoa_r+0x8d8>
 8016f56:	461a      	mov	r2, r3
 8016f58:	4601      	mov	r1, r0
 8016f5a:	4620      	mov	r0, r4
 8016f5c:	f000 ff9e 	bl	8017e9c <__pow5mult>
 8016f60:	9b05      	ldr	r3, [sp, #20]
 8016f62:	2b01      	cmp	r3, #1
 8016f64:	4606      	mov	r6, r0
 8016f66:	dd76      	ble.n	8017056 <_dtoa_r+0x8de>
 8016f68:	2300      	movs	r3, #0
 8016f6a:	9306      	str	r3, [sp, #24]
 8016f6c:	6933      	ldr	r3, [r6, #16]
 8016f6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8016f72:	6918      	ldr	r0, [r3, #16]
 8016f74:	f000 fe86 	bl	8017c84 <__hi0bits>
 8016f78:	f1c0 0020 	rsb	r0, r0, #32
 8016f7c:	9b04      	ldr	r3, [sp, #16]
 8016f7e:	4418      	add	r0, r3
 8016f80:	f010 001f 	ands.w	r0, r0, #31
 8016f84:	f000 8086 	beq.w	8017094 <_dtoa_r+0x91c>
 8016f88:	f1c0 0320 	rsb	r3, r0, #32
 8016f8c:	2b04      	cmp	r3, #4
 8016f8e:	dd7f      	ble.n	8017090 <_dtoa_r+0x918>
 8016f90:	f1c0 001c 	rsb	r0, r0, #28
 8016f94:	9b04      	ldr	r3, [sp, #16]
 8016f96:	4403      	add	r3, r0
 8016f98:	4480      	add	r8, r0
 8016f9a:	4405      	add	r5, r0
 8016f9c:	9304      	str	r3, [sp, #16]
 8016f9e:	f1b8 0f00 	cmp.w	r8, #0
 8016fa2:	dd05      	ble.n	8016fb0 <_dtoa_r+0x838>
 8016fa4:	4659      	mov	r1, fp
 8016fa6:	4642      	mov	r2, r8
 8016fa8:	4620      	mov	r0, r4
 8016faa:	f000 ffd1 	bl	8017f50 <__lshift>
 8016fae:	4683      	mov	fp, r0
 8016fb0:	9b04      	ldr	r3, [sp, #16]
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	dd05      	ble.n	8016fc2 <_dtoa_r+0x84a>
 8016fb6:	4631      	mov	r1, r6
 8016fb8:	461a      	mov	r2, r3
 8016fba:	4620      	mov	r0, r4
 8016fbc:	f000 ffc8 	bl	8017f50 <__lshift>
 8016fc0:	4606      	mov	r6, r0
 8016fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d069      	beq.n	801709c <_dtoa_r+0x924>
 8016fc8:	4631      	mov	r1, r6
 8016fca:	4658      	mov	r0, fp
 8016fcc:	f001 f82c 	bl	8018028 <__mcmp>
 8016fd0:	2800      	cmp	r0, #0
 8016fd2:	da63      	bge.n	801709c <_dtoa_r+0x924>
 8016fd4:	2300      	movs	r3, #0
 8016fd6:	4659      	mov	r1, fp
 8016fd8:	220a      	movs	r2, #10
 8016fda:	4620      	mov	r0, r4
 8016fdc:	f000 fdbe 	bl	8017b5c <__multadd>
 8016fe0:	9b08      	ldr	r3, [sp, #32]
 8016fe2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8016fe6:	4683      	mov	fp, r0
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	f000 818f 	beq.w	801730c <_dtoa_r+0xb94>
 8016fee:	4639      	mov	r1, r7
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	220a      	movs	r2, #10
 8016ff4:	4620      	mov	r0, r4
 8016ff6:	f000 fdb1 	bl	8017b5c <__multadd>
 8016ffa:	f1b9 0f00 	cmp.w	r9, #0
 8016ffe:	4607      	mov	r7, r0
 8017000:	f300 808e 	bgt.w	8017120 <_dtoa_r+0x9a8>
 8017004:	9b05      	ldr	r3, [sp, #20]
 8017006:	2b02      	cmp	r3, #2
 8017008:	dc50      	bgt.n	80170ac <_dtoa_r+0x934>
 801700a:	e089      	b.n	8017120 <_dtoa_r+0x9a8>
 801700c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801700e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017012:	e75d      	b.n	8016ed0 <_dtoa_r+0x758>
 8017014:	9b01      	ldr	r3, [sp, #4]
 8017016:	1e5e      	subs	r6, r3, #1
 8017018:	9b06      	ldr	r3, [sp, #24]
 801701a:	42b3      	cmp	r3, r6
 801701c:	bfbf      	itttt	lt
 801701e:	9b06      	ldrlt	r3, [sp, #24]
 8017020:	9606      	strlt	r6, [sp, #24]
 8017022:	1af2      	sublt	r2, r6, r3
 8017024:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8017026:	bfb6      	itet	lt
 8017028:	189b      	addlt	r3, r3, r2
 801702a:	1b9e      	subge	r6, r3, r6
 801702c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801702e:	9b01      	ldr	r3, [sp, #4]
 8017030:	bfb8      	it	lt
 8017032:	2600      	movlt	r6, #0
 8017034:	2b00      	cmp	r3, #0
 8017036:	bfb5      	itete	lt
 8017038:	eba8 0503 	sublt.w	r5, r8, r3
 801703c:	9b01      	ldrge	r3, [sp, #4]
 801703e:	2300      	movlt	r3, #0
 8017040:	4645      	movge	r5, r8
 8017042:	e747      	b.n	8016ed4 <_dtoa_r+0x75c>
 8017044:	9e06      	ldr	r6, [sp, #24]
 8017046:	9f08      	ldr	r7, [sp, #32]
 8017048:	4645      	mov	r5, r8
 801704a:	e74c      	b.n	8016ee6 <_dtoa_r+0x76e>
 801704c:	9a06      	ldr	r2, [sp, #24]
 801704e:	e775      	b.n	8016f3c <_dtoa_r+0x7c4>
 8017050:	9b05      	ldr	r3, [sp, #20]
 8017052:	2b01      	cmp	r3, #1
 8017054:	dc18      	bgt.n	8017088 <_dtoa_r+0x910>
 8017056:	9b02      	ldr	r3, [sp, #8]
 8017058:	b9b3      	cbnz	r3, 8017088 <_dtoa_r+0x910>
 801705a:	9b03      	ldr	r3, [sp, #12]
 801705c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017060:	b9a3      	cbnz	r3, 801708c <_dtoa_r+0x914>
 8017062:	9b03      	ldr	r3, [sp, #12]
 8017064:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017068:	0d1b      	lsrs	r3, r3, #20
 801706a:	051b      	lsls	r3, r3, #20
 801706c:	b12b      	cbz	r3, 801707a <_dtoa_r+0x902>
 801706e:	9b04      	ldr	r3, [sp, #16]
 8017070:	3301      	adds	r3, #1
 8017072:	9304      	str	r3, [sp, #16]
 8017074:	f108 0801 	add.w	r8, r8, #1
 8017078:	2301      	movs	r3, #1
 801707a:	9306      	str	r3, [sp, #24]
 801707c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801707e:	2b00      	cmp	r3, #0
 8017080:	f47f af74 	bne.w	8016f6c <_dtoa_r+0x7f4>
 8017084:	2001      	movs	r0, #1
 8017086:	e779      	b.n	8016f7c <_dtoa_r+0x804>
 8017088:	2300      	movs	r3, #0
 801708a:	e7f6      	b.n	801707a <_dtoa_r+0x902>
 801708c:	9b02      	ldr	r3, [sp, #8]
 801708e:	e7f4      	b.n	801707a <_dtoa_r+0x902>
 8017090:	d085      	beq.n	8016f9e <_dtoa_r+0x826>
 8017092:	4618      	mov	r0, r3
 8017094:	301c      	adds	r0, #28
 8017096:	e77d      	b.n	8016f94 <_dtoa_r+0x81c>
 8017098:	40240000 	.word	0x40240000
 801709c:	9b01      	ldr	r3, [sp, #4]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	dc38      	bgt.n	8017114 <_dtoa_r+0x99c>
 80170a2:	9b05      	ldr	r3, [sp, #20]
 80170a4:	2b02      	cmp	r3, #2
 80170a6:	dd35      	ble.n	8017114 <_dtoa_r+0x99c>
 80170a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80170ac:	f1b9 0f00 	cmp.w	r9, #0
 80170b0:	d10d      	bne.n	80170ce <_dtoa_r+0x956>
 80170b2:	4631      	mov	r1, r6
 80170b4:	464b      	mov	r3, r9
 80170b6:	2205      	movs	r2, #5
 80170b8:	4620      	mov	r0, r4
 80170ba:	f000 fd4f 	bl	8017b5c <__multadd>
 80170be:	4601      	mov	r1, r0
 80170c0:	4606      	mov	r6, r0
 80170c2:	4658      	mov	r0, fp
 80170c4:	f000 ffb0 	bl	8018028 <__mcmp>
 80170c8:	2800      	cmp	r0, #0
 80170ca:	f73f adbd 	bgt.w	8016c48 <_dtoa_r+0x4d0>
 80170ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80170d0:	9d00      	ldr	r5, [sp, #0]
 80170d2:	ea6f 0a03 	mvn.w	sl, r3
 80170d6:	f04f 0800 	mov.w	r8, #0
 80170da:	4631      	mov	r1, r6
 80170dc:	4620      	mov	r0, r4
 80170de:	f000 fd1b 	bl	8017b18 <_Bfree>
 80170e2:	2f00      	cmp	r7, #0
 80170e4:	f43f aeb4 	beq.w	8016e50 <_dtoa_r+0x6d8>
 80170e8:	f1b8 0f00 	cmp.w	r8, #0
 80170ec:	d005      	beq.n	80170fa <_dtoa_r+0x982>
 80170ee:	45b8      	cmp	r8, r7
 80170f0:	d003      	beq.n	80170fa <_dtoa_r+0x982>
 80170f2:	4641      	mov	r1, r8
 80170f4:	4620      	mov	r0, r4
 80170f6:	f000 fd0f 	bl	8017b18 <_Bfree>
 80170fa:	4639      	mov	r1, r7
 80170fc:	4620      	mov	r0, r4
 80170fe:	f000 fd0b 	bl	8017b18 <_Bfree>
 8017102:	e6a5      	b.n	8016e50 <_dtoa_r+0x6d8>
 8017104:	2600      	movs	r6, #0
 8017106:	4637      	mov	r7, r6
 8017108:	e7e1      	b.n	80170ce <_dtoa_r+0x956>
 801710a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801710c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8017110:	4637      	mov	r7, r6
 8017112:	e599      	b.n	8016c48 <_dtoa_r+0x4d0>
 8017114:	9b08      	ldr	r3, [sp, #32]
 8017116:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801711a:	2b00      	cmp	r3, #0
 801711c:	f000 80fd 	beq.w	801731a <_dtoa_r+0xba2>
 8017120:	2d00      	cmp	r5, #0
 8017122:	dd05      	ble.n	8017130 <_dtoa_r+0x9b8>
 8017124:	4639      	mov	r1, r7
 8017126:	462a      	mov	r2, r5
 8017128:	4620      	mov	r0, r4
 801712a:	f000 ff11 	bl	8017f50 <__lshift>
 801712e:	4607      	mov	r7, r0
 8017130:	9b06      	ldr	r3, [sp, #24]
 8017132:	2b00      	cmp	r3, #0
 8017134:	d05c      	beq.n	80171f0 <_dtoa_r+0xa78>
 8017136:	6879      	ldr	r1, [r7, #4]
 8017138:	4620      	mov	r0, r4
 801713a:	f000 fcad 	bl	8017a98 <_Balloc>
 801713e:	4605      	mov	r5, r0
 8017140:	b928      	cbnz	r0, 801714e <_dtoa_r+0x9d6>
 8017142:	4b80      	ldr	r3, [pc, #512]	; (8017344 <_dtoa_r+0xbcc>)
 8017144:	4602      	mov	r2, r0
 8017146:	f240 21ea 	movw	r1, #746	; 0x2ea
 801714a:	f7ff bb2e 	b.w	80167aa <_dtoa_r+0x32>
 801714e:	693a      	ldr	r2, [r7, #16]
 8017150:	3202      	adds	r2, #2
 8017152:	0092      	lsls	r2, r2, #2
 8017154:	f107 010c 	add.w	r1, r7, #12
 8017158:	300c      	adds	r0, #12
 801715a:	f7fd fb61 	bl	8014820 <memcpy>
 801715e:	2201      	movs	r2, #1
 8017160:	4629      	mov	r1, r5
 8017162:	4620      	mov	r0, r4
 8017164:	f000 fef4 	bl	8017f50 <__lshift>
 8017168:	9b00      	ldr	r3, [sp, #0]
 801716a:	3301      	adds	r3, #1
 801716c:	9301      	str	r3, [sp, #4]
 801716e:	9b00      	ldr	r3, [sp, #0]
 8017170:	444b      	add	r3, r9
 8017172:	9307      	str	r3, [sp, #28]
 8017174:	9b02      	ldr	r3, [sp, #8]
 8017176:	f003 0301 	and.w	r3, r3, #1
 801717a:	46b8      	mov	r8, r7
 801717c:	9306      	str	r3, [sp, #24]
 801717e:	4607      	mov	r7, r0
 8017180:	9b01      	ldr	r3, [sp, #4]
 8017182:	4631      	mov	r1, r6
 8017184:	3b01      	subs	r3, #1
 8017186:	4658      	mov	r0, fp
 8017188:	9302      	str	r3, [sp, #8]
 801718a:	f7ff fa69 	bl	8016660 <quorem>
 801718e:	4603      	mov	r3, r0
 8017190:	3330      	adds	r3, #48	; 0x30
 8017192:	9004      	str	r0, [sp, #16]
 8017194:	4641      	mov	r1, r8
 8017196:	4658      	mov	r0, fp
 8017198:	9308      	str	r3, [sp, #32]
 801719a:	f000 ff45 	bl	8018028 <__mcmp>
 801719e:	463a      	mov	r2, r7
 80171a0:	4681      	mov	r9, r0
 80171a2:	4631      	mov	r1, r6
 80171a4:	4620      	mov	r0, r4
 80171a6:	f000 ff5b 	bl	8018060 <__mdiff>
 80171aa:	68c2      	ldr	r2, [r0, #12]
 80171ac:	9b08      	ldr	r3, [sp, #32]
 80171ae:	4605      	mov	r5, r0
 80171b0:	bb02      	cbnz	r2, 80171f4 <_dtoa_r+0xa7c>
 80171b2:	4601      	mov	r1, r0
 80171b4:	4658      	mov	r0, fp
 80171b6:	f000 ff37 	bl	8018028 <__mcmp>
 80171ba:	9b08      	ldr	r3, [sp, #32]
 80171bc:	4602      	mov	r2, r0
 80171be:	4629      	mov	r1, r5
 80171c0:	4620      	mov	r0, r4
 80171c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80171c6:	f000 fca7 	bl	8017b18 <_Bfree>
 80171ca:	9b05      	ldr	r3, [sp, #20]
 80171cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80171ce:	9d01      	ldr	r5, [sp, #4]
 80171d0:	ea43 0102 	orr.w	r1, r3, r2
 80171d4:	9b06      	ldr	r3, [sp, #24]
 80171d6:	430b      	orrs	r3, r1
 80171d8:	9b08      	ldr	r3, [sp, #32]
 80171da:	d10d      	bne.n	80171f8 <_dtoa_r+0xa80>
 80171dc:	2b39      	cmp	r3, #57	; 0x39
 80171de:	d029      	beq.n	8017234 <_dtoa_r+0xabc>
 80171e0:	f1b9 0f00 	cmp.w	r9, #0
 80171e4:	dd01      	ble.n	80171ea <_dtoa_r+0xa72>
 80171e6:	9b04      	ldr	r3, [sp, #16]
 80171e8:	3331      	adds	r3, #49	; 0x31
 80171ea:	9a02      	ldr	r2, [sp, #8]
 80171ec:	7013      	strb	r3, [r2, #0]
 80171ee:	e774      	b.n	80170da <_dtoa_r+0x962>
 80171f0:	4638      	mov	r0, r7
 80171f2:	e7b9      	b.n	8017168 <_dtoa_r+0x9f0>
 80171f4:	2201      	movs	r2, #1
 80171f6:	e7e2      	b.n	80171be <_dtoa_r+0xa46>
 80171f8:	f1b9 0f00 	cmp.w	r9, #0
 80171fc:	db06      	blt.n	801720c <_dtoa_r+0xa94>
 80171fe:	9905      	ldr	r1, [sp, #20]
 8017200:	ea41 0909 	orr.w	r9, r1, r9
 8017204:	9906      	ldr	r1, [sp, #24]
 8017206:	ea59 0101 	orrs.w	r1, r9, r1
 801720a:	d120      	bne.n	801724e <_dtoa_r+0xad6>
 801720c:	2a00      	cmp	r2, #0
 801720e:	ddec      	ble.n	80171ea <_dtoa_r+0xa72>
 8017210:	4659      	mov	r1, fp
 8017212:	2201      	movs	r2, #1
 8017214:	4620      	mov	r0, r4
 8017216:	9301      	str	r3, [sp, #4]
 8017218:	f000 fe9a 	bl	8017f50 <__lshift>
 801721c:	4631      	mov	r1, r6
 801721e:	4683      	mov	fp, r0
 8017220:	f000 ff02 	bl	8018028 <__mcmp>
 8017224:	2800      	cmp	r0, #0
 8017226:	9b01      	ldr	r3, [sp, #4]
 8017228:	dc02      	bgt.n	8017230 <_dtoa_r+0xab8>
 801722a:	d1de      	bne.n	80171ea <_dtoa_r+0xa72>
 801722c:	07da      	lsls	r2, r3, #31
 801722e:	d5dc      	bpl.n	80171ea <_dtoa_r+0xa72>
 8017230:	2b39      	cmp	r3, #57	; 0x39
 8017232:	d1d8      	bne.n	80171e6 <_dtoa_r+0xa6e>
 8017234:	9a02      	ldr	r2, [sp, #8]
 8017236:	2339      	movs	r3, #57	; 0x39
 8017238:	7013      	strb	r3, [r2, #0]
 801723a:	462b      	mov	r3, r5
 801723c:	461d      	mov	r5, r3
 801723e:	3b01      	subs	r3, #1
 8017240:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8017244:	2a39      	cmp	r2, #57	; 0x39
 8017246:	d050      	beq.n	80172ea <_dtoa_r+0xb72>
 8017248:	3201      	adds	r2, #1
 801724a:	701a      	strb	r2, [r3, #0]
 801724c:	e745      	b.n	80170da <_dtoa_r+0x962>
 801724e:	2a00      	cmp	r2, #0
 8017250:	dd03      	ble.n	801725a <_dtoa_r+0xae2>
 8017252:	2b39      	cmp	r3, #57	; 0x39
 8017254:	d0ee      	beq.n	8017234 <_dtoa_r+0xabc>
 8017256:	3301      	adds	r3, #1
 8017258:	e7c7      	b.n	80171ea <_dtoa_r+0xa72>
 801725a:	9a01      	ldr	r2, [sp, #4]
 801725c:	9907      	ldr	r1, [sp, #28]
 801725e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017262:	428a      	cmp	r2, r1
 8017264:	d02a      	beq.n	80172bc <_dtoa_r+0xb44>
 8017266:	4659      	mov	r1, fp
 8017268:	2300      	movs	r3, #0
 801726a:	220a      	movs	r2, #10
 801726c:	4620      	mov	r0, r4
 801726e:	f000 fc75 	bl	8017b5c <__multadd>
 8017272:	45b8      	cmp	r8, r7
 8017274:	4683      	mov	fp, r0
 8017276:	f04f 0300 	mov.w	r3, #0
 801727a:	f04f 020a 	mov.w	r2, #10
 801727e:	4641      	mov	r1, r8
 8017280:	4620      	mov	r0, r4
 8017282:	d107      	bne.n	8017294 <_dtoa_r+0xb1c>
 8017284:	f000 fc6a 	bl	8017b5c <__multadd>
 8017288:	4680      	mov	r8, r0
 801728a:	4607      	mov	r7, r0
 801728c:	9b01      	ldr	r3, [sp, #4]
 801728e:	3301      	adds	r3, #1
 8017290:	9301      	str	r3, [sp, #4]
 8017292:	e775      	b.n	8017180 <_dtoa_r+0xa08>
 8017294:	f000 fc62 	bl	8017b5c <__multadd>
 8017298:	4639      	mov	r1, r7
 801729a:	4680      	mov	r8, r0
 801729c:	2300      	movs	r3, #0
 801729e:	220a      	movs	r2, #10
 80172a0:	4620      	mov	r0, r4
 80172a2:	f000 fc5b 	bl	8017b5c <__multadd>
 80172a6:	4607      	mov	r7, r0
 80172a8:	e7f0      	b.n	801728c <_dtoa_r+0xb14>
 80172aa:	f1b9 0f00 	cmp.w	r9, #0
 80172ae:	9a00      	ldr	r2, [sp, #0]
 80172b0:	bfcc      	ite	gt
 80172b2:	464d      	movgt	r5, r9
 80172b4:	2501      	movle	r5, #1
 80172b6:	4415      	add	r5, r2
 80172b8:	f04f 0800 	mov.w	r8, #0
 80172bc:	4659      	mov	r1, fp
 80172be:	2201      	movs	r2, #1
 80172c0:	4620      	mov	r0, r4
 80172c2:	9301      	str	r3, [sp, #4]
 80172c4:	f000 fe44 	bl	8017f50 <__lshift>
 80172c8:	4631      	mov	r1, r6
 80172ca:	4683      	mov	fp, r0
 80172cc:	f000 feac 	bl	8018028 <__mcmp>
 80172d0:	2800      	cmp	r0, #0
 80172d2:	dcb2      	bgt.n	801723a <_dtoa_r+0xac2>
 80172d4:	d102      	bne.n	80172dc <_dtoa_r+0xb64>
 80172d6:	9b01      	ldr	r3, [sp, #4]
 80172d8:	07db      	lsls	r3, r3, #31
 80172da:	d4ae      	bmi.n	801723a <_dtoa_r+0xac2>
 80172dc:	462b      	mov	r3, r5
 80172de:	461d      	mov	r5, r3
 80172e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80172e4:	2a30      	cmp	r2, #48	; 0x30
 80172e6:	d0fa      	beq.n	80172de <_dtoa_r+0xb66>
 80172e8:	e6f7      	b.n	80170da <_dtoa_r+0x962>
 80172ea:	9a00      	ldr	r2, [sp, #0]
 80172ec:	429a      	cmp	r2, r3
 80172ee:	d1a5      	bne.n	801723c <_dtoa_r+0xac4>
 80172f0:	f10a 0a01 	add.w	sl, sl, #1
 80172f4:	2331      	movs	r3, #49	; 0x31
 80172f6:	e779      	b.n	80171ec <_dtoa_r+0xa74>
 80172f8:	4b13      	ldr	r3, [pc, #76]	; (8017348 <_dtoa_r+0xbd0>)
 80172fa:	f7ff baaf 	b.w	801685c <_dtoa_r+0xe4>
 80172fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017300:	2b00      	cmp	r3, #0
 8017302:	f47f aa86 	bne.w	8016812 <_dtoa_r+0x9a>
 8017306:	4b11      	ldr	r3, [pc, #68]	; (801734c <_dtoa_r+0xbd4>)
 8017308:	f7ff baa8 	b.w	801685c <_dtoa_r+0xe4>
 801730c:	f1b9 0f00 	cmp.w	r9, #0
 8017310:	dc03      	bgt.n	801731a <_dtoa_r+0xba2>
 8017312:	9b05      	ldr	r3, [sp, #20]
 8017314:	2b02      	cmp	r3, #2
 8017316:	f73f aec9 	bgt.w	80170ac <_dtoa_r+0x934>
 801731a:	9d00      	ldr	r5, [sp, #0]
 801731c:	4631      	mov	r1, r6
 801731e:	4658      	mov	r0, fp
 8017320:	f7ff f99e 	bl	8016660 <quorem>
 8017324:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8017328:	f805 3b01 	strb.w	r3, [r5], #1
 801732c:	9a00      	ldr	r2, [sp, #0]
 801732e:	1aaa      	subs	r2, r5, r2
 8017330:	4591      	cmp	r9, r2
 8017332:	ddba      	ble.n	80172aa <_dtoa_r+0xb32>
 8017334:	4659      	mov	r1, fp
 8017336:	2300      	movs	r3, #0
 8017338:	220a      	movs	r2, #10
 801733a:	4620      	mov	r0, r4
 801733c:	f000 fc0e 	bl	8017b5c <__multadd>
 8017340:	4683      	mov	fp, r0
 8017342:	e7eb      	b.n	801731c <_dtoa_r+0xba4>
 8017344:	0801aa9c 	.word	0x0801aa9c
 8017348:	0801a898 	.word	0x0801a898
 801734c:	0801aa19 	.word	0x0801aa19

08017350 <rshift>:
 8017350:	6903      	ldr	r3, [r0, #16]
 8017352:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8017356:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801735a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801735e:	f100 0414 	add.w	r4, r0, #20
 8017362:	dd45      	ble.n	80173f0 <rshift+0xa0>
 8017364:	f011 011f 	ands.w	r1, r1, #31
 8017368:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801736c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8017370:	d10c      	bne.n	801738c <rshift+0x3c>
 8017372:	f100 0710 	add.w	r7, r0, #16
 8017376:	4629      	mov	r1, r5
 8017378:	42b1      	cmp	r1, r6
 801737a:	d334      	bcc.n	80173e6 <rshift+0x96>
 801737c:	1a9b      	subs	r3, r3, r2
 801737e:	009b      	lsls	r3, r3, #2
 8017380:	1eea      	subs	r2, r5, #3
 8017382:	4296      	cmp	r6, r2
 8017384:	bf38      	it	cc
 8017386:	2300      	movcc	r3, #0
 8017388:	4423      	add	r3, r4
 801738a:	e015      	b.n	80173b8 <rshift+0x68>
 801738c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017390:	f1c1 0820 	rsb	r8, r1, #32
 8017394:	40cf      	lsrs	r7, r1
 8017396:	f105 0e04 	add.w	lr, r5, #4
 801739a:	46a1      	mov	r9, r4
 801739c:	4576      	cmp	r6, lr
 801739e:	46f4      	mov	ip, lr
 80173a0:	d815      	bhi.n	80173ce <rshift+0x7e>
 80173a2:	1a9b      	subs	r3, r3, r2
 80173a4:	009a      	lsls	r2, r3, #2
 80173a6:	3a04      	subs	r2, #4
 80173a8:	3501      	adds	r5, #1
 80173aa:	42ae      	cmp	r6, r5
 80173ac:	bf38      	it	cc
 80173ae:	2200      	movcc	r2, #0
 80173b0:	18a3      	adds	r3, r4, r2
 80173b2:	50a7      	str	r7, [r4, r2]
 80173b4:	b107      	cbz	r7, 80173b8 <rshift+0x68>
 80173b6:	3304      	adds	r3, #4
 80173b8:	1b1a      	subs	r2, r3, r4
 80173ba:	42a3      	cmp	r3, r4
 80173bc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80173c0:	bf08      	it	eq
 80173c2:	2300      	moveq	r3, #0
 80173c4:	6102      	str	r2, [r0, #16]
 80173c6:	bf08      	it	eq
 80173c8:	6143      	streq	r3, [r0, #20]
 80173ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80173ce:	f8dc c000 	ldr.w	ip, [ip]
 80173d2:	fa0c fc08 	lsl.w	ip, ip, r8
 80173d6:	ea4c 0707 	orr.w	r7, ip, r7
 80173da:	f849 7b04 	str.w	r7, [r9], #4
 80173de:	f85e 7b04 	ldr.w	r7, [lr], #4
 80173e2:	40cf      	lsrs	r7, r1
 80173e4:	e7da      	b.n	801739c <rshift+0x4c>
 80173e6:	f851 cb04 	ldr.w	ip, [r1], #4
 80173ea:	f847 cf04 	str.w	ip, [r7, #4]!
 80173ee:	e7c3      	b.n	8017378 <rshift+0x28>
 80173f0:	4623      	mov	r3, r4
 80173f2:	e7e1      	b.n	80173b8 <rshift+0x68>

080173f4 <__hexdig_fun>:
 80173f4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80173f8:	2b09      	cmp	r3, #9
 80173fa:	d802      	bhi.n	8017402 <__hexdig_fun+0xe>
 80173fc:	3820      	subs	r0, #32
 80173fe:	b2c0      	uxtb	r0, r0
 8017400:	4770      	bx	lr
 8017402:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017406:	2b05      	cmp	r3, #5
 8017408:	d801      	bhi.n	801740e <__hexdig_fun+0x1a>
 801740a:	3847      	subs	r0, #71	; 0x47
 801740c:	e7f7      	b.n	80173fe <__hexdig_fun+0xa>
 801740e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017412:	2b05      	cmp	r3, #5
 8017414:	d801      	bhi.n	801741a <__hexdig_fun+0x26>
 8017416:	3827      	subs	r0, #39	; 0x27
 8017418:	e7f1      	b.n	80173fe <__hexdig_fun+0xa>
 801741a:	2000      	movs	r0, #0
 801741c:	4770      	bx	lr
	...

08017420 <__gethex>:
 8017420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017424:	ed2d 8b02 	vpush	{d8}
 8017428:	b089      	sub	sp, #36	; 0x24
 801742a:	ee08 0a10 	vmov	s16, r0
 801742e:	9304      	str	r3, [sp, #16]
 8017430:	4bbc      	ldr	r3, [pc, #752]	; (8017724 <__gethex+0x304>)
 8017432:	681b      	ldr	r3, [r3, #0]
 8017434:	9301      	str	r3, [sp, #4]
 8017436:	4618      	mov	r0, r3
 8017438:	468b      	mov	fp, r1
 801743a:	4690      	mov	r8, r2
 801743c:	f7e8 fec8 	bl	80001d0 <strlen>
 8017440:	9b01      	ldr	r3, [sp, #4]
 8017442:	f8db 2000 	ldr.w	r2, [fp]
 8017446:	4403      	add	r3, r0
 8017448:	4682      	mov	sl, r0
 801744a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801744e:	9305      	str	r3, [sp, #20]
 8017450:	1c93      	adds	r3, r2, #2
 8017452:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8017456:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801745a:	32fe      	adds	r2, #254	; 0xfe
 801745c:	18d1      	adds	r1, r2, r3
 801745e:	461f      	mov	r7, r3
 8017460:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017464:	9100      	str	r1, [sp, #0]
 8017466:	2830      	cmp	r0, #48	; 0x30
 8017468:	d0f8      	beq.n	801745c <__gethex+0x3c>
 801746a:	f7ff ffc3 	bl	80173f4 <__hexdig_fun>
 801746e:	4604      	mov	r4, r0
 8017470:	2800      	cmp	r0, #0
 8017472:	d13a      	bne.n	80174ea <__gethex+0xca>
 8017474:	9901      	ldr	r1, [sp, #4]
 8017476:	4652      	mov	r2, sl
 8017478:	4638      	mov	r0, r7
 801747a:	f001 f982 	bl	8018782 <strncmp>
 801747e:	4605      	mov	r5, r0
 8017480:	2800      	cmp	r0, #0
 8017482:	d168      	bne.n	8017556 <__gethex+0x136>
 8017484:	f817 000a 	ldrb.w	r0, [r7, sl]
 8017488:	eb07 060a 	add.w	r6, r7, sl
 801748c:	f7ff ffb2 	bl	80173f4 <__hexdig_fun>
 8017490:	2800      	cmp	r0, #0
 8017492:	d062      	beq.n	801755a <__gethex+0x13a>
 8017494:	4633      	mov	r3, r6
 8017496:	7818      	ldrb	r0, [r3, #0]
 8017498:	2830      	cmp	r0, #48	; 0x30
 801749a:	461f      	mov	r7, r3
 801749c:	f103 0301 	add.w	r3, r3, #1
 80174a0:	d0f9      	beq.n	8017496 <__gethex+0x76>
 80174a2:	f7ff ffa7 	bl	80173f4 <__hexdig_fun>
 80174a6:	2301      	movs	r3, #1
 80174a8:	fab0 f480 	clz	r4, r0
 80174ac:	0964      	lsrs	r4, r4, #5
 80174ae:	4635      	mov	r5, r6
 80174b0:	9300      	str	r3, [sp, #0]
 80174b2:	463a      	mov	r2, r7
 80174b4:	4616      	mov	r6, r2
 80174b6:	3201      	adds	r2, #1
 80174b8:	7830      	ldrb	r0, [r6, #0]
 80174ba:	f7ff ff9b 	bl	80173f4 <__hexdig_fun>
 80174be:	2800      	cmp	r0, #0
 80174c0:	d1f8      	bne.n	80174b4 <__gethex+0x94>
 80174c2:	9901      	ldr	r1, [sp, #4]
 80174c4:	4652      	mov	r2, sl
 80174c6:	4630      	mov	r0, r6
 80174c8:	f001 f95b 	bl	8018782 <strncmp>
 80174cc:	b980      	cbnz	r0, 80174f0 <__gethex+0xd0>
 80174ce:	b94d      	cbnz	r5, 80174e4 <__gethex+0xc4>
 80174d0:	eb06 050a 	add.w	r5, r6, sl
 80174d4:	462a      	mov	r2, r5
 80174d6:	4616      	mov	r6, r2
 80174d8:	3201      	adds	r2, #1
 80174da:	7830      	ldrb	r0, [r6, #0]
 80174dc:	f7ff ff8a 	bl	80173f4 <__hexdig_fun>
 80174e0:	2800      	cmp	r0, #0
 80174e2:	d1f8      	bne.n	80174d6 <__gethex+0xb6>
 80174e4:	1bad      	subs	r5, r5, r6
 80174e6:	00ad      	lsls	r5, r5, #2
 80174e8:	e004      	b.n	80174f4 <__gethex+0xd4>
 80174ea:	2400      	movs	r4, #0
 80174ec:	4625      	mov	r5, r4
 80174ee:	e7e0      	b.n	80174b2 <__gethex+0x92>
 80174f0:	2d00      	cmp	r5, #0
 80174f2:	d1f7      	bne.n	80174e4 <__gethex+0xc4>
 80174f4:	7833      	ldrb	r3, [r6, #0]
 80174f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80174fa:	2b50      	cmp	r3, #80	; 0x50
 80174fc:	d13b      	bne.n	8017576 <__gethex+0x156>
 80174fe:	7873      	ldrb	r3, [r6, #1]
 8017500:	2b2b      	cmp	r3, #43	; 0x2b
 8017502:	d02c      	beq.n	801755e <__gethex+0x13e>
 8017504:	2b2d      	cmp	r3, #45	; 0x2d
 8017506:	d02e      	beq.n	8017566 <__gethex+0x146>
 8017508:	1c71      	adds	r1, r6, #1
 801750a:	f04f 0900 	mov.w	r9, #0
 801750e:	7808      	ldrb	r0, [r1, #0]
 8017510:	f7ff ff70 	bl	80173f4 <__hexdig_fun>
 8017514:	1e43      	subs	r3, r0, #1
 8017516:	b2db      	uxtb	r3, r3
 8017518:	2b18      	cmp	r3, #24
 801751a:	d82c      	bhi.n	8017576 <__gethex+0x156>
 801751c:	f1a0 0210 	sub.w	r2, r0, #16
 8017520:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017524:	f7ff ff66 	bl	80173f4 <__hexdig_fun>
 8017528:	1e43      	subs	r3, r0, #1
 801752a:	b2db      	uxtb	r3, r3
 801752c:	2b18      	cmp	r3, #24
 801752e:	d91d      	bls.n	801756c <__gethex+0x14c>
 8017530:	f1b9 0f00 	cmp.w	r9, #0
 8017534:	d000      	beq.n	8017538 <__gethex+0x118>
 8017536:	4252      	negs	r2, r2
 8017538:	4415      	add	r5, r2
 801753a:	f8cb 1000 	str.w	r1, [fp]
 801753e:	b1e4      	cbz	r4, 801757a <__gethex+0x15a>
 8017540:	9b00      	ldr	r3, [sp, #0]
 8017542:	2b00      	cmp	r3, #0
 8017544:	bf14      	ite	ne
 8017546:	2700      	movne	r7, #0
 8017548:	2706      	moveq	r7, #6
 801754a:	4638      	mov	r0, r7
 801754c:	b009      	add	sp, #36	; 0x24
 801754e:	ecbd 8b02 	vpop	{d8}
 8017552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017556:	463e      	mov	r6, r7
 8017558:	4625      	mov	r5, r4
 801755a:	2401      	movs	r4, #1
 801755c:	e7ca      	b.n	80174f4 <__gethex+0xd4>
 801755e:	f04f 0900 	mov.w	r9, #0
 8017562:	1cb1      	adds	r1, r6, #2
 8017564:	e7d3      	b.n	801750e <__gethex+0xee>
 8017566:	f04f 0901 	mov.w	r9, #1
 801756a:	e7fa      	b.n	8017562 <__gethex+0x142>
 801756c:	230a      	movs	r3, #10
 801756e:	fb03 0202 	mla	r2, r3, r2, r0
 8017572:	3a10      	subs	r2, #16
 8017574:	e7d4      	b.n	8017520 <__gethex+0x100>
 8017576:	4631      	mov	r1, r6
 8017578:	e7df      	b.n	801753a <__gethex+0x11a>
 801757a:	1bf3      	subs	r3, r6, r7
 801757c:	3b01      	subs	r3, #1
 801757e:	4621      	mov	r1, r4
 8017580:	2b07      	cmp	r3, #7
 8017582:	dc0b      	bgt.n	801759c <__gethex+0x17c>
 8017584:	ee18 0a10 	vmov	r0, s16
 8017588:	f000 fa86 	bl	8017a98 <_Balloc>
 801758c:	4604      	mov	r4, r0
 801758e:	b940      	cbnz	r0, 80175a2 <__gethex+0x182>
 8017590:	4b65      	ldr	r3, [pc, #404]	; (8017728 <__gethex+0x308>)
 8017592:	4602      	mov	r2, r0
 8017594:	21de      	movs	r1, #222	; 0xde
 8017596:	4865      	ldr	r0, [pc, #404]	; (801772c <__gethex+0x30c>)
 8017598:	f001 f912 	bl	80187c0 <__assert_func>
 801759c:	3101      	adds	r1, #1
 801759e:	105b      	asrs	r3, r3, #1
 80175a0:	e7ee      	b.n	8017580 <__gethex+0x160>
 80175a2:	f100 0914 	add.w	r9, r0, #20
 80175a6:	f04f 0b00 	mov.w	fp, #0
 80175aa:	f1ca 0301 	rsb	r3, sl, #1
 80175ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80175b2:	f8cd b000 	str.w	fp, [sp]
 80175b6:	9306      	str	r3, [sp, #24]
 80175b8:	42b7      	cmp	r7, r6
 80175ba:	d340      	bcc.n	801763e <__gethex+0x21e>
 80175bc:	9802      	ldr	r0, [sp, #8]
 80175be:	9b00      	ldr	r3, [sp, #0]
 80175c0:	f840 3b04 	str.w	r3, [r0], #4
 80175c4:	eba0 0009 	sub.w	r0, r0, r9
 80175c8:	1080      	asrs	r0, r0, #2
 80175ca:	0146      	lsls	r6, r0, #5
 80175cc:	6120      	str	r0, [r4, #16]
 80175ce:	4618      	mov	r0, r3
 80175d0:	f000 fb58 	bl	8017c84 <__hi0bits>
 80175d4:	1a30      	subs	r0, r6, r0
 80175d6:	f8d8 6000 	ldr.w	r6, [r8]
 80175da:	42b0      	cmp	r0, r6
 80175dc:	dd63      	ble.n	80176a6 <__gethex+0x286>
 80175de:	1b87      	subs	r7, r0, r6
 80175e0:	4639      	mov	r1, r7
 80175e2:	4620      	mov	r0, r4
 80175e4:	f000 fef2 	bl	80183cc <__any_on>
 80175e8:	4682      	mov	sl, r0
 80175ea:	b1a8      	cbz	r0, 8017618 <__gethex+0x1f8>
 80175ec:	1e7b      	subs	r3, r7, #1
 80175ee:	1159      	asrs	r1, r3, #5
 80175f0:	f003 021f 	and.w	r2, r3, #31
 80175f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80175f8:	f04f 0a01 	mov.w	sl, #1
 80175fc:	fa0a f202 	lsl.w	r2, sl, r2
 8017600:	420a      	tst	r2, r1
 8017602:	d009      	beq.n	8017618 <__gethex+0x1f8>
 8017604:	4553      	cmp	r3, sl
 8017606:	dd05      	ble.n	8017614 <__gethex+0x1f4>
 8017608:	1eb9      	subs	r1, r7, #2
 801760a:	4620      	mov	r0, r4
 801760c:	f000 fede 	bl	80183cc <__any_on>
 8017610:	2800      	cmp	r0, #0
 8017612:	d145      	bne.n	80176a0 <__gethex+0x280>
 8017614:	f04f 0a02 	mov.w	sl, #2
 8017618:	4639      	mov	r1, r7
 801761a:	4620      	mov	r0, r4
 801761c:	f7ff fe98 	bl	8017350 <rshift>
 8017620:	443d      	add	r5, r7
 8017622:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017626:	42ab      	cmp	r3, r5
 8017628:	da4c      	bge.n	80176c4 <__gethex+0x2a4>
 801762a:	ee18 0a10 	vmov	r0, s16
 801762e:	4621      	mov	r1, r4
 8017630:	f000 fa72 	bl	8017b18 <_Bfree>
 8017634:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017636:	2300      	movs	r3, #0
 8017638:	6013      	str	r3, [r2, #0]
 801763a:	27a3      	movs	r7, #163	; 0xa3
 801763c:	e785      	b.n	801754a <__gethex+0x12a>
 801763e:	1e73      	subs	r3, r6, #1
 8017640:	9a05      	ldr	r2, [sp, #20]
 8017642:	9303      	str	r3, [sp, #12]
 8017644:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017648:	4293      	cmp	r3, r2
 801764a:	d019      	beq.n	8017680 <__gethex+0x260>
 801764c:	f1bb 0f20 	cmp.w	fp, #32
 8017650:	d107      	bne.n	8017662 <__gethex+0x242>
 8017652:	9b02      	ldr	r3, [sp, #8]
 8017654:	9a00      	ldr	r2, [sp, #0]
 8017656:	f843 2b04 	str.w	r2, [r3], #4
 801765a:	9302      	str	r3, [sp, #8]
 801765c:	2300      	movs	r3, #0
 801765e:	9300      	str	r3, [sp, #0]
 8017660:	469b      	mov	fp, r3
 8017662:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8017666:	f7ff fec5 	bl	80173f4 <__hexdig_fun>
 801766a:	9b00      	ldr	r3, [sp, #0]
 801766c:	f000 000f 	and.w	r0, r0, #15
 8017670:	fa00 f00b 	lsl.w	r0, r0, fp
 8017674:	4303      	orrs	r3, r0
 8017676:	9300      	str	r3, [sp, #0]
 8017678:	f10b 0b04 	add.w	fp, fp, #4
 801767c:	9b03      	ldr	r3, [sp, #12]
 801767e:	e00d      	b.n	801769c <__gethex+0x27c>
 8017680:	9b03      	ldr	r3, [sp, #12]
 8017682:	9a06      	ldr	r2, [sp, #24]
 8017684:	4413      	add	r3, r2
 8017686:	42bb      	cmp	r3, r7
 8017688:	d3e0      	bcc.n	801764c <__gethex+0x22c>
 801768a:	4618      	mov	r0, r3
 801768c:	9901      	ldr	r1, [sp, #4]
 801768e:	9307      	str	r3, [sp, #28]
 8017690:	4652      	mov	r2, sl
 8017692:	f001 f876 	bl	8018782 <strncmp>
 8017696:	9b07      	ldr	r3, [sp, #28]
 8017698:	2800      	cmp	r0, #0
 801769a:	d1d7      	bne.n	801764c <__gethex+0x22c>
 801769c:	461e      	mov	r6, r3
 801769e:	e78b      	b.n	80175b8 <__gethex+0x198>
 80176a0:	f04f 0a03 	mov.w	sl, #3
 80176a4:	e7b8      	b.n	8017618 <__gethex+0x1f8>
 80176a6:	da0a      	bge.n	80176be <__gethex+0x29e>
 80176a8:	1a37      	subs	r7, r6, r0
 80176aa:	4621      	mov	r1, r4
 80176ac:	ee18 0a10 	vmov	r0, s16
 80176b0:	463a      	mov	r2, r7
 80176b2:	f000 fc4d 	bl	8017f50 <__lshift>
 80176b6:	1bed      	subs	r5, r5, r7
 80176b8:	4604      	mov	r4, r0
 80176ba:	f100 0914 	add.w	r9, r0, #20
 80176be:	f04f 0a00 	mov.w	sl, #0
 80176c2:	e7ae      	b.n	8017622 <__gethex+0x202>
 80176c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80176c8:	42a8      	cmp	r0, r5
 80176ca:	dd72      	ble.n	80177b2 <__gethex+0x392>
 80176cc:	1b45      	subs	r5, r0, r5
 80176ce:	42ae      	cmp	r6, r5
 80176d0:	dc36      	bgt.n	8017740 <__gethex+0x320>
 80176d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80176d6:	2b02      	cmp	r3, #2
 80176d8:	d02a      	beq.n	8017730 <__gethex+0x310>
 80176da:	2b03      	cmp	r3, #3
 80176dc:	d02c      	beq.n	8017738 <__gethex+0x318>
 80176de:	2b01      	cmp	r3, #1
 80176e0:	d115      	bne.n	801770e <__gethex+0x2ee>
 80176e2:	42ae      	cmp	r6, r5
 80176e4:	d113      	bne.n	801770e <__gethex+0x2ee>
 80176e6:	2e01      	cmp	r6, #1
 80176e8:	d10b      	bne.n	8017702 <__gethex+0x2e2>
 80176ea:	9a04      	ldr	r2, [sp, #16]
 80176ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80176f0:	6013      	str	r3, [r2, #0]
 80176f2:	2301      	movs	r3, #1
 80176f4:	6123      	str	r3, [r4, #16]
 80176f6:	f8c9 3000 	str.w	r3, [r9]
 80176fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80176fc:	2762      	movs	r7, #98	; 0x62
 80176fe:	601c      	str	r4, [r3, #0]
 8017700:	e723      	b.n	801754a <__gethex+0x12a>
 8017702:	1e71      	subs	r1, r6, #1
 8017704:	4620      	mov	r0, r4
 8017706:	f000 fe61 	bl	80183cc <__any_on>
 801770a:	2800      	cmp	r0, #0
 801770c:	d1ed      	bne.n	80176ea <__gethex+0x2ca>
 801770e:	ee18 0a10 	vmov	r0, s16
 8017712:	4621      	mov	r1, r4
 8017714:	f000 fa00 	bl	8017b18 <_Bfree>
 8017718:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801771a:	2300      	movs	r3, #0
 801771c:	6013      	str	r3, [r2, #0]
 801771e:	2750      	movs	r7, #80	; 0x50
 8017720:	e713      	b.n	801754a <__gethex+0x12a>
 8017722:	bf00      	nop
 8017724:	0801ab18 	.word	0x0801ab18
 8017728:	0801aa9c 	.word	0x0801aa9c
 801772c:	0801aaad 	.word	0x0801aaad
 8017730:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017732:	2b00      	cmp	r3, #0
 8017734:	d1eb      	bne.n	801770e <__gethex+0x2ee>
 8017736:	e7d8      	b.n	80176ea <__gethex+0x2ca>
 8017738:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801773a:	2b00      	cmp	r3, #0
 801773c:	d1d5      	bne.n	80176ea <__gethex+0x2ca>
 801773e:	e7e6      	b.n	801770e <__gethex+0x2ee>
 8017740:	1e6f      	subs	r7, r5, #1
 8017742:	f1ba 0f00 	cmp.w	sl, #0
 8017746:	d131      	bne.n	80177ac <__gethex+0x38c>
 8017748:	b127      	cbz	r7, 8017754 <__gethex+0x334>
 801774a:	4639      	mov	r1, r7
 801774c:	4620      	mov	r0, r4
 801774e:	f000 fe3d 	bl	80183cc <__any_on>
 8017752:	4682      	mov	sl, r0
 8017754:	117b      	asrs	r3, r7, #5
 8017756:	2101      	movs	r1, #1
 8017758:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801775c:	f007 071f 	and.w	r7, r7, #31
 8017760:	fa01 f707 	lsl.w	r7, r1, r7
 8017764:	421f      	tst	r7, r3
 8017766:	4629      	mov	r1, r5
 8017768:	4620      	mov	r0, r4
 801776a:	bf18      	it	ne
 801776c:	f04a 0a02 	orrne.w	sl, sl, #2
 8017770:	1b76      	subs	r6, r6, r5
 8017772:	f7ff fded 	bl	8017350 <rshift>
 8017776:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801777a:	2702      	movs	r7, #2
 801777c:	f1ba 0f00 	cmp.w	sl, #0
 8017780:	d048      	beq.n	8017814 <__gethex+0x3f4>
 8017782:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017786:	2b02      	cmp	r3, #2
 8017788:	d015      	beq.n	80177b6 <__gethex+0x396>
 801778a:	2b03      	cmp	r3, #3
 801778c:	d017      	beq.n	80177be <__gethex+0x39e>
 801778e:	2b01      	cmp	r3, #1
 8017790:	d109      	bne.n	80177a6 <__gethex+0x386>
 8017792:	f01a 0f02 	tst.w	sl, #2
 8017796:	d006      	beq.n	80177a6 <__gethex+0x386>
 8017798:	f8d9 0000 	ldr.w	r0, [r9]
 801779c:	ea4a 0a00 	orr.w	sl, sl, r0
 80177a0:	f01a 0f01 	tst.w	sl, #1
 80177a4:	d10e      	bne.n	80177c4 <__gethex+0x3a4>
 80177a6:	f047 0710 	orr.w	r7, r7, #16
 80177aa:	e033      	b.n	8017814 <__gethex+0x3f4>
 80177ac:	f04f 0a01 	mov.w	sl, #1
 80177b0:	e7d0      	b.n	8017754 <__gethex+0x334>
 80177b2:	2701      	movs	r7, #1
 80177b4:	e7e2      	b.n	801777c <__gethex+0x35c>
 80177b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80177b8:	f1c3 0301 	rsb	r3, r3, #1
 80177bc:	9315      	str	r3, [sp, #84]	; 0x54
 80177be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	d0f0      	beq.n	80177a6 <__gethex+0x386>
 80177c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80177c8:	f104 0314 	add.w	r3, r4, #20
 80177cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80177d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80177d4:	f04f 0c00 	mov.w	ip, #0
 80177d8:	4618      	mov	r0, r3
 80177da:	f853 2b04 	ldr.w	r2, [r3], #4
 80177de:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80177e2:	d01c      	beq.n	801781e <__gethex+0x3fe>
 80177e4:	3201      	adds	r2, #1
 80177e6:	6002      	str	r2, [r0, #0]
 80177e8:	2f02      	cmp	r7, #2
 80177ea:	f104 0314 	add.w	r3, r4, #20
 80177ee:	d13f      	bne.n	8017870 <__gethex+0x450>
 80177f0:	f8d8 2000 	ldr.w	r2, [r8]
 80177f4:	3a01      	subs	r2, #1
 80177f6:	42b2      	cmp	r2, r6
 80177f8:	d10a      	bne.n	8017810 <__gethex+0x3f0>
 80177fa:	1171      	asrs	r1, r6, #5
 80177fc:	2201      	movs	r2, #1
 80177fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017802:	f006 061f 	and.w	r6, r6, #31
 8017806:	fa02 f606 	lsl.w	r6, r2, r6
 801780a:	421e      	tst	r6, r3
 801780c:	bf18      	it	ne
 801780e:	4617      	movne	r7, r2
 8017810:	f047 0720 	orr.w	r7, r7, #32
 8017814:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017816:	601c      	str	r4, [r3, #0]
 8017818:	9b04      	ldr	r3, [sp, #16]
 801781a:	601d      	str	r5, [r3, #0]
 801781c:	e695      	b.n	801754a <__gethex+0x12a>
 801781e:	4299      	cmp	r1, r3
 8017820:	f843 cc04 	str.w	ip, [r3, #-4]
 8017824:	d8d8      	bhi.n	80177d8 <__gethex+0x3b8>
 8017826:	68a3      	ldr	r3, [r4, #8]
 8017828:	459b      	cmp	fp, r3
 801782a:	db19      	blt.n	8017860 <__gethex+0x440>
 801782c:	6861      	ldr	r1, [r4, #4]
 801782e:	ee18 0a10 	vmov	r0, s16
 8017832:	3101      	adds	r1, #1
 8017834:	f000 f930 	bl	8017a98 <_Balloc>
 8017838:	4681      	mov	r9, r0
 801783a:	b918      	cbnz	r0, 8017844 <__gethex+0x424>
 801783c:	4b1a      	ldr	r3, [pc, #104]	; (80178a8 <__gethex+0x488>)
 801783e:	4602      	mov	r2, r0
 8017840:	2184      	movs	r1, #132	; 0x84
 8017842:	e6a8      	b.n	8017596 <__gethex+0x176>
 8017844:	6922      	ldr	r2, [r4, #16]
 8017846:	3202      	adds	r2, #2
 8017848:	f104 010c 	add.w	r1, r4, #12
 801784c:	0092      	lsls	r2, r2, #2
 801784e:	300c      	adds	r0, #12
 8017850:	f7fc ffe6 	bl	8014820 <memcpy>
 8017854:	4621      	mov	r1, r4
 8017856:	ee18 0a10 	vmov	r0, s16
 801785a:	f000 f95d 	bl	8017b18 <_Bfree>
 801785e:	464c      	mov	r4, r9
 8017860:	6923      	ldr	r3, [r4, #16]
 8017862:	1c5a      	adds	r2, r3, #1
 8017864:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017868:	6122      	str	r2, [r4, #16]
 801786a:	2201      	movs	r2, #1
 801786c:	615a      	str	r2, [r3, #20]
 801786e:	e7bb      	b.n	80177e8 <__gethex+0x3c8>
 8017870:	6922      	ldr	r2, [r4, #16]
 8017872:	455a      	cmp	r2, fp
 8017874:	dd0b      	ble.n	801788e <__gethex+0x46e>
 8017876:	2101      	movs	r1, #1
 8017878:	4620      	mov	r0, r4
 801787a:	f7ff fd69 	bl	8017350 <rshift>
 801787e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017882:	3501      	adds	r5, #1
 8017884:	42ab      	cmp	r3, r5
 8017886:	f6ff aed0 	blt.w	801762a <__gethex+0x20a>
 801788a:	2701      	movs	r7, #1
 801788c:	e7c0      	b.n	8017810 <__gethex+0x3f0>
 801788e:	f016 061f 	ands.w	r6, r6, #31
 8017892:	d0fa      	beq.n	801788a <__gethex+0x46a>
 8017894:	449a      	add	sl, r3
 8017896:	f1c6 0620 	rsb	r6, r6, #32
 801789a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801789e:	f000 f9f1 	bl	8017c84 <__hi0bits>
 80178a2:	42b0      	cmp	r0, r6
 80178a4:	dbe7      	blt.n	8017876 <__gethex+0x456>
 80178a6:	e7f0      	b.n	801788a <__gethex+0x46a>
 80178a8:	0801aa9c 	.word	0x0801aa9c

080178ac <L_shift>:
 80178ac:	f1c2 0208 	rsb	r2, r2, #8
 80178b0:	0092      	lsls	r2, r2, #2
 80178b2:	b570      	push	{r4, r5, r6, lr}
 80178b4:	f1c2 0620 	rsb	r6, r2, #32
 80178b8:	6843      	ldr	r3, [r0, #4]
 80178ba:	6804      	ldr	r4, [r0, #0]
 80178bc:	fa03 f506 	lsl.w	r5, r3, r6
 80178c0:	432c      	orrs	r4, r5
 80178c2:	40d3      	lsrs	r3, r2
 80178c4:	6004      	str	r4, [r0, #0]
 80178c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80178ca:	4288      	cmp	r0, r1
 80178cc:	d3f4      	bcc.n	80178b8 <L_shift+0xc>
 80178ce:	bd70      	pop	{r4, r5, r6, pc}

080178d0 <__match>:
 80178d0:	b530      	push	{r4, r5, lr}
 80178d2:	6803      	ldr	r3, [r0, #0]
 80178d4:	3301      	adds	r3, #1
 80178d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80178da:	b914      	cbnz	r4, 80178e2 <__match+0x12>
 80178dc:	6003      	str	r3, [r0, #0]
 80178de:	2001      	movs	r0, #1
 80178e0:	bd30      	pop	{r4, r5, pc}
 80178e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80178e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80178ea:	2d19      	cmp	r5, #25
 80178ec:	bf98      	it	ls
 80178ee:	3220      	addls	r2, #32
 80178f0:	42a2      	cmp	r2, r4
 80178f2:	d0f0      	beq.n	80178d6 <__match+0x6>
 80178f4:	2000      	movs	r0, #0
 80178f6:	e7f3      	b.n	80178e0 <__match+0x10>

080178f8 <__hexnan>:
 80178f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178fc:	680b      	ldr	r3, [r1, #0]
 80178fe:	6801      	ldr	r1, [r0, #0]
 8017900:	115e      	asrs	r6, r3, #5
 8017902:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017906:	f013 031f 	ands.w	r3, r3, #31
 801790a:	b087      	sub	sp, #28
 801790c:	bf18      	it	ne
 801790e:	3604      	addne	r6, #4
 8017910:	2500      	movs	r5, #0
 8017912:	1f37      	subs	r7, r6, #4
 8017914:	4682      	mov	sl, r0
 8017916:	4690      	mov	r8, r2
 8017918:	9301      	str	r3, [sp, #4]
 801791a:	f846 5c04 	str.w	r5, [r6, #-4]
 801791e:	46b9      	mov	r9, r7
 8017920:	463c      	mov	r4, r7
 8017922:	9502      	str	r5, [sp, #8]
 8017924:	46ab      	mov	fp, r5
 8017926:	784a      	ldrb	r2, [r1, #1]
 8017928:	1c4b      	adds	r3, r1, #1
 801792a:	9303      	str	r3, [sp, #12]
 801792c:	b342      	cbz	r2, 8017980 <__hexnan+0x88>
 801792e:	4610      	mov	r0, r2
 8017930:	9105      	str	r1, [sp, #20]
 8017932:	9204      	str	r2, [sp, #16]
 8017934:	f7ff fd5e 	bl	80173f4 <__hexdig_fun>
 8017938:	2800      	cmp	r0, #0
 801793a:	d14f      	bne.n	80179dc <__hexnan+0xe4>
 801793c:	9a04      	ldr	r2, [sp, #16]
 801793e:	9905      	ldr	r1, [sp, #20]
 8017940:	2a20      	cmp	r2, #32
 8017942:	d818      	bhi.n	8017976 <__hexnan+0x7e>
 8017944:	9b02      	ldr	r3, [sp, #8]
 8017946:	459b      	cmp	fp, r3
 8017948:	dd13      	ble.n	8017972 <__hexnan+0x7a>
 801794a:	454c      	cmp	r4, r9
 801794c:	d206      	bcs.n	801795c <__hexnan+0x64>
 801794e:	2d07      	cmp	r5, #7
 8017950:	dc04      	bgt.n	801795c <__hexnan+0x64>
 8017952:	462a      	mov	r2, r5
 8017954:	4649      	mov	r1, r9
 8017956:	4620      	mov	r0, r4
 8017958:	f7ff ffa8 	bl	80178ac <L_shift>
 801795c:	4544      	cmp	r4, r8
 801795e:	d950      	bls.n	8017a02 <__hexnan+0x10a>
 8017960:	2300      	movs	r3, #0
 8017962:	f1a4 0904 	sub.w	r9, r4, #4
 8017966:	f844 3c04 	str.w	r3, [r4, #-4]
 801796a:	f8cd b008 	str.w	fp, [sp, #8]
 801796e:	464c      	mov	r4, r9
 8017970:	461d      	mov	r5, r3
 8017972:	9903      	ldr	r1, [sp, #12]
 8017974:	e7d7      	b.n	8017926 <__hexnan+0x2e>
 8017976:	2a29      	cmp	r2, #41	; 0x29
 8017978:	d156      	bne.n	8017a28 <__hexnan+0x130>
 801797a:	3102      	adds	r1, #2
 801797c:	f8ca 1000 	str.w	r1, [sl]
 8017980:	f1bb 0f00 	cmp.w	fp, #0
 8017984:	d050      	beq.n	8017a28 <__hexnan+0x130>
 8017986:	454c      	cmp	r4, r9
 8017988:	d206      	bcs.n	8017998 <__hexnan+0xa0>
 801798a:	2d07      	cmp	r5, #7
 801798c:	dc04      	bgt.n	8017998 <__hexnan+0xa0>
 801798e:	462a      	mov	r2, r5
 8017990:	4649      	mov	r1, r9
 8017992:	4620      	mov	r0, r4
 8017994:	f7ff ff8a 	bl	80178ac <L_shift>
 8017998:	4544      	cmp	r4, r8
 801799a:	d934      	bls.n	8017a06 <__hexnan+0x10e>
 801799c:	f1a8 0204 	sub.w	r2, r8, #4
 80179a0:	4623      	mov	r3, r4
 80179a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80179a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80179aa:	429f      	cmp	r7, r3
 80179ac:	d2f9      	bcs.n	80179a2 <__hexnan+0xaa>
 80179ae:	1b3b      	subs	r3, r7, r4
 80179b0:	f023 0303 	bic.w	r3, r3, #3
 80179b4:	3304      	adds	r3, #4
 80179b6:	3401      	adds	r4, #1
 80179b8:	3e03      	subs	r6, #3
 80179ba:	42b4      	cmp	r4, r6
 80179bc:	bf88      	it	hi
 80179be:	2304      	movhi	r3, #4
 80179c0:	4443      	add	r3, r8
 80179c2:	2200      	movs	r2, #0
 80179c4:	f843 2b04 	str.w	r2, [r3], #4
 80179c8:	429f      	cmp	r7, r3
 80179ca:	d2fb      	bcs.n	80179c4 <__hexnan+0xcc>
 80179cc:	683b      	ldr	r3, [r7, #0]
 80179ce:	b91b      	cbnz	r3, 80179d8 <__hexnan+0xe0>
 80179d0:	4547      	cmp	r7, r8
 80179d2:	d127      	bne.n	8017a24 <__hexnan+0x12c>
 80179d4:	2301      	movs	r3, #1
 80179d6:	603b      	str	r3, [r7, #0]
 80179d8:	2005      	movs	r0, #5
 80179da:	e026      	b.n	8017a2a <__hexnan+0x132>
 80179dc:	3501      	adds	r5, #1
 80179de:	2d08      	cmp	r5, #8
 80179e0:	f10b 0b01 	add.w	fp, fp, #1
 80179e4:	dd06      	ble.n	80179f4 <__hexnan+0xfc>
 80179e6:	4544      	cmp	r4, r8
 80179e8:	d9c3      	bls.n	8017972 <__hexnan+0x7a>
 80179ea:	2300      	movs	r3, #0
 80179ec:	f844 3c04 	str.w	r3, [r4, #-4]
 80179f0:	2501      	movs	r5, #1
 80179f2:	3c04      	subs	r4, #4
 80179f4:	6822      	ldr	r2, [r4, #0]
 80179f6:	f000 000f 	and.w	r0, r0, #15
 80179fa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80179fe:	6022      	str	r2, [r4, #0]
 8017a00:	e7b7      	b.n	8017972 <__hexnan+0x7a>
 8017a02:	2508      	movs	r5, #8
 8017a04:	e7b5      	b.n	8017972 <__hexnan+0x7a>
 8017a06:	9b01      	ldr	r3, [sp, #4]
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d0df      	beq.n	80179cc <__hexnan+0xd4>
 8017a0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017a10:	f1c3 0320 	rsb	r3, r3, #32
 8017a14:	fa22 f303 	lsr.w	r3, r2, r3
 8017a18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8017a1c:	401a      	ands	r2, r3
 8017a1e:	f846 2c04 	str.w	r2, [r6, #-4]
 8017a22:	e7d3      	b.n	80179cc <__hexnan+0xd4>
 8017a24:	3f04      	subs	r7, #4
 8017a26:	e7d1      	b.n	80179cc <__hexnan+0xd4>
 8017a28:	2004      	movs	r0, #4
 8017a2a:	b007      	add	sp, #28
 8017a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017a30 <_localeconv_r>:
 8017a30:	4800      	ldr	r0, [pc, #0]	; (8017a34 <_localeconv_r+0x4>)
 8017a32:	4770      	bx	lr
 8017a34:	20000398 	.word	0x20000398

08017a38 <_lseek_r>:
 8017a38:	b538      	push	{r3, r4, r5, lr}
 8017a3a:	4d07      	ldr	r5, [pc, #28]	; (8017a58 <_lseek_r+0x20>)
 8017a3c:	4604      	mov	r4, r0
 8017a3e:	4608      	mov	r0, r1
 8017a40:	4611      	mov	r1, r2
 8017a42:	2200      	movs	r2, #0
 8017a44:	602a      	str	r2, [r5, #0]
 8017a46:	461a      	mov	r2, r3
 8017a48:	f7ef f9fe 	bl	8006e48 <_lseek>
 8017a4c:	1c43      	adds	r3, r0, #1
 8017a4e:	d102      	bne.n	8017a56 <_lseek_r+0x1e>
 8017a50:	682b      	ldr	r3, [r5, #0]
 8017a52:	b103      	cbz	r3, 8017a56 <_lseek_r+0x1e>
 8017a54:	6023      	str	r3, [r4, #0]
 8017a56:	bd38      	pop	{r3, r4, r5, pc}
 8017a58:	2000a038 	.word	0x2000a038

08017a5c <__ascii_mbtowc>:
 8017a5c:	b082      	sub	sp, #8
 8017a5e:	b901      	cbnz	r1, 8017a62 <__ascii_mbtowc+0x6>
 8017a60:	a901      	add	r1, sp, #4
 8017a62:	b142      	cbz	r2, 8017a76 <__ascii_mbtowc+0x1a>
 8017a64:	b14b      	cbz	r3, 8017a7a <__ascii_mbtowc+0x1e>
 8017a66:	7813      	ldrb	r3, [r2, #0]
 8017a68:	600b      	str	r3, [r1, #0]
 8017a6a:	7812      	ldrb	r2, [r2, #0]
 8017a6c:	1e10      	subs	r0, r2, #0
 8017a6e:	bf18      	it	ne
 8017a70:	2001      	movne	r0, #1
 8017a72:	b002      	add	sp, #8
 8017a74:	4770      	bx	lr
 8017a76:	4610      	mov	r0, r2
 8017a78:	e7fb      	b.n	8017a72 <__ascii_mbtowc+0x16>
 8017a7a:	f06f 0001 	mvn.w	r0, #1
 8017a7e:	e7f8      	b.n	8017a72 <__ascii_mbtowc+0x16>

08017a80 <__malloc_lock>:
 8017a80:	4801      	ldr	r0, [pc, #4]	; (8017a88 <__malloc_lock+0x8>)
 8017a82:	f001 b885 	b.w	8018b90 <__retarget_lock_acquire_recursive>
 8017a86:	bf00      	nop
 8017a88:	2000a040 	.word	0x2000a040

08017a8c <__malloc_unlock>:
 8017a8c:	4801      	ldr	r0, [pc, #4]	; (8017a94 <__malloc_unlock+0x8>)
 8017a8e:	f001 b880 	b.w	8018b92 <__retarget_lock_release_recursive>
 8017a92:	bf00      	nop
 8017a94:	2000a040 	.word	0x2000a040

08017a98 <_Balloc>:
 8017a98:	b570      	push	{r4, r5, r6, lr}
 8017a9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8017a9c:	4604      	mov	r4, r0
 8017a9e:	460d      	mov	r5, r1
 8017aa0:	b976      	cbnz	r6, 8017ac0 <_Balloc+0x28>
 8017aa2:	2010      	movs	r0, #16
 8017aa4:	f7fc feb4 	bl	8014810 <malloc>
 8017aa8:	4602      	mov	r2, r0
 8017aaa:	6260      	str	r0, [r4, #36]	; 0x24
 8017aac:	b920      	cbnz	r0, 8017ab8 <_Balloc+0x20>
 8017aae:	4b18      	ldr	r3, [pc, #96]	; (8017b10 <_Balloc+0x78>)
 8017ab0:	4818      	ldr	r0, [pc, #96]	; (8017b14 <_Balloc+0x7c>)
 8017ab2:	2166      	movs	r1, #102	; 0x66
 8017ab4:	f000 fe84 	bl	80187c0 <__assert_func>
 8017ab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017abc:	6006      	str	r6, [r0, #0]
 8017abe:	60c6      	str	r6, [r0, #12]
 8017ac0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017ac2:	68f3      	ldr	r3, [r6, #12]
 8017ac4:	b183      	cbz	r3, 8017ae8 <_Balloc+0x50>
 8017ac6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017ac8:	68db      	ldr	r3, [r3, #12]
 8017aca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017ace:	b9b8      	cbnz	r0, 8017b00 <_Balloc+0x68>
 8017ad0:	2101      	movs	r1, #1
 8017ad2:	fa01 f605 	lsl.w	r6, r1, r5
 8017ad6:	1d72      	adds	r2, r6, #5
 8017ad8:	0092      	lsls	r2, r2, #2
 8017ada:	4620      	mov	r0, r4
 8017adc:	f000 fc97 	bl	801840e <_calloc_r>
 8017ae0:	b160      	cbz	r0, 8017afc <_Balloc+0x64>
 8017ae2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017ae6:	e00e      	b.n	8017b06 <_Balloc+0x6e>
 8017ae8:	2221      	movs	r2, #33	; 0x21
 8017aea:	2104      	movs	r1, #4
 8017aec:	4620      	mov	r0, r4
 8017aee:	f000 fc8e 	bl	801840e <_calloc_r>
 8017af2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017af4:	60f0      	str	r0, [r6, #12]
 8017af6:	68db      	ldr	r3, [r3, #12]
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	d1e4      	bne.n	8017ac6 <_Balloc+0x2e>
 8017afc:	2000      	movs	r0, #0
 8017afe:	bd70      	pop	{r4, r5, r6, pc}
 8017b00:	6802      	ldr	r2, [r0, #0]
 8017b02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017b06:	2300      	movs	r3, #0
 8017b08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017b0c:	e7f7      	b.n	8017afe <_Balloc+0x66>
 8017b0e:	bf00      	nop
 8017b10:	0801aa26 	.word	0x0801aa26
 8017b14:	0801ab2c 	.word	0x0801ab2c

08017b18 <_Bfree>:
 8017b18:	b570      	push	{r4, r5, r6, lr}
 8017b1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8017b1c:	4605      	mov	r5, r0
 8017b1e:	460c      	mov	r4, r1
 8017b20:	b976      	cbnz	r6, 8017b40 <_Bfree+0x28>
 8017b22:	2010      	movs	r0, #16
 8017b24:	f7fc fe74 	bl	8014810 <malloc>
 8017b28:	4602      	mov	r2, r0
 8017b2a:	6268      	str	r0, [r5, #36]	; 0x24
 8017b2c:	b920      	cbnz	r0, 8017b38 <_Bfree+0x20>
 8017b2e:	4b09      	ldr	r3, [pc, #36]	; (8017b54 <_Bfree+0x3c>)
 8017b30:	4809      	ldr	r0, [pc, #36]	; (8017b58 <_Bfree+0x40>)
 8017b32:	218a      	movs	r1, #138	; 0x8a
 8017b34:	f000 fe44 	bl	80187c0 <__assert_func>
 8017b38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017b3c:	6006      	str	r6, [r0, #0]
 8017b3e:	60c6      	str	r6, [r0, #12]
 8017b40:	b13c      	cbz	r4, 8017b52 <_Bfree+0x3a>
 8017b42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017b44:	6862      	ldr	r2, [r4, #4]
 8017b46:	68db      	ldr	r3, [r3, #12]
 8017b48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017b4c:	6021      	str	r1, [r4, #0]
 8017b4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017b52:	bd70      	pop	{r4, r5, r6, pc}
 8017b54:	0801aa26 	.word	0x0801aa26
 8017b58:	0801ab2c 	.word	0x0801ab2c

08017b5c <__multadd>:
 8017b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b60:	690e      	ldr	r6, [r1, #16]
 8017b62:	4607      	mov	r7, r0
 8017b64:	4698      	mov	r8, r3
 8017b66:	460c      	mov	r4, r1
 8017b68:	f101 0014 	add.w	r0, r1, #20
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	6805      	ldr	r5, [r0, #0]
 8017b70:	b2a9      	uxth	r1, r5
 8017b72:	fb02 8101 	mla	r1, r2, r1, r8
 8017b76:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8017b7a:	0c2d      	lsrs	r5, r5, #16
 8017b7c:	fb02 c505 	mla	r5, r2, r5, ip
 8017b80:	b289      	uxth	r1, r1
 8017b82:	3301      	adds	r3, #1
 8017b84:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8017b88:	429e      	cmp	r6, r3
 8017b8a:	f840 1b04 	str.w	r1, [r0], #4
 8017b8e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8017b92:	dcec      	bgt.n	8017b6e <__multadd+0x12>
 8017b94:	f1b8 0f00 	cmp.w	r8, #0
 8017b98:	d022      	beq.n	8017be0 <__multadd+0x84>
 8017b9a:	68a3      	ldr	r3, [r4, #8]
 8017b9c:	42b3      	cmp	r3, r6
 8017b9e:	dc19      	bgt.n	8017bd4 <__multadd+0x78>
 8017ba0:	6861      	ldr	r1, [r4, #4]
 8017ba2:	4638      	mov	r0, r7
 8017ba4:	3101      	adds	r1, #1
 8017ba6:	f7ff ff77 	bl	8017a98 <_Balloc>
 8017baa:	4605      	mov	r5, r0
 8017bac:	b928      	cbnz	r0, 8017bba <__multadd+0x5e>
 8017bae:	4602      	mov	r2, r0
 8017bb0:	4b0d      	ldr	r3, [pc, #52]	; (8017be8 <__multadd+0x8c>)
 8017bb2:	480e      	ldr	r0, [pc, #56]	; (8017bec <__multadd+0x90>)
 8017bb4:	21b5      	movs	r1, #181	; 0xb5
 8017bb6:	f000 fe03 	bl	80187c0 <__assert_func>
 8017bba:	6922      	ldr	r2, [r4, #16]
 8017bbc:	3202      	adds	r2, #2
 8017bbe:	f104 010c 	add.w	r1, r4, #12
 8017bc2:	0092      	lsls	r2, r2, #2
 8017bc4:	300c      	adds	r0, #12
 8017bc6:	f7fc fe2b 	bl	8014820 <memcpy>
 8017bca:	4621      	mov	r1, r4
 8017bcc:	4638      	mov	r0, r7
 8017bce:	f7ff ffa3 	bl	8017b18 <_Bfree>
 8017bd2:	462c      	mov	r4, r5
 8017bd4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8017bd8:	3601      	adds	r6, #1
 8017bda:	f8c3 8014 	str.w	r8, [r3, #20]
 8017bde:	6126      	str	r6, [r4, #16]
 8017be0:	4620      	mov	r0, r4
 8017be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017be6:	bf00      	nop
 8017be8:	0801aa9c 	.word	0x0801aa9c
 8017bec:	0801ab2c 	.word	0x0801ab2c

08017bf0 <__s2b>:
 8017bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017bf4:	460c      	mov	r4, r1
 8017bf6:	4615      	mov	r5, r2
 8017bf8:	461f      	mov	r7, r3
 8017bfa:	2209      	movs	r2, #9
 8017bfc:	3308      	adds	r3, #8
 8017bfe:	4606      	mov	r6, r0
 8017c00:	fb93 f3f2 	sdiv	r3, r3, r2
 8017c04:	2100      	movs	r1, #0
 8017c06:	2201      	movs	r2, #1
 8017c08:	429a      	cmp	r2, r3
 8017c0a:	db09      	blt.n	8017c20 <__s2b+0x30>
 8017c0c:	4630      	mov	r0, r6
 8017c0e:	f7ff ff43 	bl	8017a98 <_Balloc>
 8017c12:	b940      	cbnz	r0, 8017c26 <__s2b+0x36>
 8017c14:	4602      	mov	r2, r0
 8017c16:	4b19      	ldr	r3, [pc, #100]	; (8017c7c <__s2b+0x8c>)
 8017c18:	4819      	ldr	r0, [pc, #100]	; (8017c80 <__s2b+0x90>)
 8017c1a:	21ce      	movs	r1, #206	; 0xce
 8017c1c:	f000 fdd0 	bl	80187c0 <__assert_func>
 8017c20:	0052      	lsls	r2, r2, #1
 8017c22:	3101      	adds	r1, #1
 8017c24:	e7f0      	b.n	8017c08 <__s2b+0x18>
 8017c26:	9b08      	ldr	r3, [sp, #32]
 8017c28:	6143      	str	r3, [r0, #20]
 8017c2a:	2d09      	cmp	r5, #9
 8017c2c:	f04f 0301 	mov.w	r3, #1
 8017c30:	6103      	str	r3, [r0, #16]
 8017c32:	dd16      	ble.n	8017c62 <__s2b+0x72>
 8017c34:	f104 0909 	add.w	r9, r4, #9
 8017c38:	46c8      	mov	r8, r9
 8017c3a:	442c      	add	r4, r5
 8017c3c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8017c40:	4601      	mov	r1, r0
 8017c42:	3b30      	subs	r3, #48	; 0x30
 8017c44:	220a      	movs	r2, #10
 8017c46:	4630      	mov	r0, r6
 8017c48:	f7ff ff88 	bl	8017b5c <__multadd>
 8017c4c:	45a0      	cmp	r8, r4
 8017c4e:	d1f5      	bne.n	8017c3c <__s2b+0x4c>
 8017c50:	f1a5 0408 	sub.w	r4, r5, #8
 8017c54:	444c      	add	r4, r9
 8017c56:	1b2d      	subs	r5, r5, r4
 8017c58:	1963      	adds	r3, r4, r5
 8017c5a:	42bb      	cmp	r3, r7
 8017c5c:	db04      	blt.n	8017c68 <__s2b+0x78>
 8017c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c62:	340a      	adds	r4, #10
 8017c64:	2509      	movs	r5, #9
 8017c66:	e7f6      	b.n	8017c56 <__s2b+0x66>
 8017c68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8017c6c:	4601      	mov	r1, r0
 8017c6e:	3b30      	subs	r3, #48	; 0x30
 8017c70:	220a      	movs	r2, #10
 8017c72:	4630      	mov	r0, r6
 8017c74:	f7ff ff72 	bl	8017b5c <__multadd>
 8017c78:	e7ee      	b.n	8017c58 <__s2b+0x68>
 8017c7a:	bf00      	nop
 8017c7c:	0801aa9c 	.word	0x0801aa9c
 8017c80:	0801ab2c 	.word	0x0801ab2c

08017c84 <__hi0bits>:
 8017c84:	0c03      	lsrs	r3, r0, #16
 8017c86:	041b      	lsls	r3, r3, #16
 8017c88:	b9d3      	cbnz	r3, 8017cc0 <__hi0bits+0x3c>
 8017c8a:	0400      	lsls	r0, r0, #16
 8017c8c:	2310      	movs	r3, #16
 8017c8e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8017c92:	bf04      	itt	eq
 8017c94:	0200      	lsleq	r0, r0, #8
 8017c96:	3308      	addeq	r3, #8
 8017c98:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8017c9c:	bf04      	itt	eq
 8017c9e:	0100      	lsleq	r0, r0, #4
 8017ca0:	3304      	addeq	r3, #4
 8017ca2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8017ca6:	bf04      	itt	eq
 8017ca8:	0080      	lsleq	r0, r0, #2
 8017caa:	3302      	addeq	r3, #2
 8017cac:	2800      	cmp	r0, #0
 8017cae:	db05      	blt.n	8017cbc <__hi0bits+0x38>
 8017cb0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8017cb4:	f103 0301 	add.w	r3, r3, #1
 8017cb8:	bf08      	it	eq
 8017cba:	2320      	moveq	r3, #32
 8017cbc:	4618      	mov	r0, r3
 8017cbe:	4770      	bx	lr
 8017cc0:	2300      	movs	r3, #0
 8017cc2:	e7e4      	b.n	8017c8e <__hi0bits+0xa>

08017cc4 <__lo0bits>:
 8017cc4:	6803      	ldr	r3, [r0, #0]
 8017cc6:	f013 0207 	ands.w	r2, r3, #7
 8017cca:	4601      	mov	r1, r0
 8017ccc:	d00b      	beq.n	8017ce6 <__lo0bits+0x22>
 8017cce:	07da      	lsls	r2, r3, #31
 8017cd0:	d424      	bmi.n	8017d1c <__lo0bits+0x58>
 8017cd2:	0798      	lsls	r0, r3, #30
 8017cd4:	bf49      	itett	mi
 8017cd6:	085b      	lsrmi	r3, r3, #1
 8017cd8:	089b      	lsrpl	r3, r3, #2
 8017cda:	2001      	movmi	r0, #1
 8017cdc:	600b      	strmi	r3, [r1, #0]
 8017cde:	bf5c      	itt	pl
 8017ce0:	600b      	strpl	r3, [r1, #0]
 8017ce2:	2002      	movpl	r0, #2
 8017ce4:	4770      	bx	lr
 8017ce6:	b298      	uxth	r0, r3
 8017ce8:	b9b0      	cbnz	r0, 8017d18 <__lo0bits+0x54>
 8017cea:	0c1b      	lsrs	r3, r3, #16
 8017cec:	2010      	movs	r0, #16
 8017cee:	f013 0fff 	tst.w	r3, #255	; 0xff
 8017cf2:	bf04      	itt	eq
 8017cf4:	0a1b      	lsreq	r3, r3, #8
 8017cf6:	3008      	addeq	r0, #8
 8017cf8:	071a      	lsls	r2, r3, #28
 8017cfa:	bf04      	itt	eq
 8017cfc:	091b      	lsreq	r3, r3, #4
 8017cfe:	3004      	addeq	r0, #4
 8017d00:	079a      	lsls	r2, r3, #30
 8017d02:	bf04      	itt	eq
 8017d04:	089b      	lsreq	r3, r3, #2
 8017d06:	3002      	addeq	r0, #2
 8017d08:	07da      	lsls	r2, r3, #31
 8017d0a:	d403      	bmi.n	8017d14 <__lo0bits+0x50>
 8017d0c:	085b      	lsrs	r3, r3, #1
 8017d0e:	f100 0001 	add.w	r0, r0, #1
 8017d12:	d005      	beq.n	8017d20 <__lo0bits+0x5c>
 8017d14:	600b      	str	r3, [r1, #0]
 8017d16:	4770      	bx	lr
 8017d18:	4610      	mov	r0, r2
 8017d1a:	e7e8      	b.n	8017cee <__lo0bits+0x2a>
 8017d1c:	2000      	movs	r0, #0
 8017d1e:	4770      	bx	lr
 8017d20:	2020      	movs	r0, #32
 8017d22:	4770      	bx	lr

08017d24 <__i2b>:
 8017d24:	b510      	push	{r4, lr}
 8017d26:	460c      	mov	r4, r1
 8017d28:	2101      	movs	r1, #1
 8017d2a:	f7ff feb5 	bl	8017a98 <_Balloc>
 8017d2e:	4602      	mov	r2, r0
 8017d30:	b928      	cbnz	r0, 8017d3e <__i2b+0x1a>
 8017d32:	4b05      	ldr	r3, [pc, #20]	; (8017d48 <__i2b+0x24>)
 8017d34:	4805      	ldr	r0, [pc, #20]	; (8017d4c <__i2b+0x28>)
 8017d36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8017d3a:	f000 fd41 	bl	80187c0 <__assert_func>
 8017d3e:	2301      	movs	r3, #1
 8017d40:	6144      	str	r4, [r0, #20]
 8017d42:	6103      	str	r3, [r0, #16]
 8017d44:	bd10      	pop	{r4, pc}
 8017d46:	bf00      	nop
 8017d48:	0801aa9c 	.word	0x0801aa9c
 8017d4c:	0801ab2c 	.word	0x0801ab2c

08017d50 <__multiply>:
 8017d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d54:	4614      	mov	r4, r2
 8017d56:	690a      	ldr	r2, [r1, #16]
 8017d58:	6923      	ldr	r3, [r4, #16]
 8017d5a:	429a      	cmp	r2, r3
 8017d5c:	bfb8      	it	lt
 8017d5e:	460b      	movlt	r3, r1
 8017d60:	460d      	mov	r5, r1
 8017d62:	bfbc      	itt	lt
 8017d64:	4625      	movlt	r5, r4
 8017d66:	461c      	movlt	r4, r3
 8017d68:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8017d6c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017d70:	68ab      	ldr	r3, [r5, #8]
 8017d72:	6869      	ldr	r1, [r5, #4]
 8017d74:	eb0a 0709 	add.w	r7, sl, r9
 8017d78:	42bb      	cmp	r3, r7
 8017d7a:	b085      	sub	sp, #20
 8017d7c:	bfb8      	it	lt
 8017d7e:	3101      	addlt	r1, #1
 8017d80:	f7ff fe8a 	bl	8017a98 <_Balloc>
 8017d84:	b930      	cbnz	r0, 8017d94 <__multiply+0x44>
 8017d86:	4602      	mov	r2, r0
 8017d88:	4b42      	ldr	r3, [pc, #264]	; (8017e94 <__multiply+0x144>)
 8017d8a:	4843      	ldr	r0, [pc, #268]	; (8017e98 <__multiply+0x148>)
 8017d8c:	f240 115d 	movw	r1, #349	; 0x15d
 8017d90:	f000 fd16 	bl	80187c0 <__assert_func>
 8017d94:	f100 0614 	add.w	r6, r0, #20
 8017d98:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8017d9c:	4633      	mov	r3, r6
 8017d9e:	2200      	movs	r2, #0
 8017da0:	4543      	cmp	r3, r8
 8017da2:	d31e      	bcc.n	8017de2 <__multiply+0x92>
 8017da4:	f105 0c14 	add.w	ip, r5, #20
 8017da8:	f104 0314 	add.w	r3, r4, #20
 8017dac:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8017db0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8017db4:	9202      	str	r2, [sp, #8]
 8017db6:	ebac 0205 	sub.w	r2, ip, r5
 8017dba:	3a15      	subs	r2, #21
 8017dbc:	f022 0203 	bic.w	r2, r2, #3
 8017dc0:	3204      	adds	r2, #4
 8017dc2:	f105 0115 	add.w	r1, r5, #21
 8017dc6:	458c      	cmp	ip, r1
 8017dc8:	bf38      	it	cc
 8017dca:	2204      	movcc	r2, #4
 8017dcc:	9201      	str	r2, [sp, #4]
 8017dce:	9a02      	ldr	r2, [sp, #8]
 8017dd0:	9303      	str	r3, [sp, #12]
 8017dd2:	429a      	cmp	r2, r3
 8017dd4:	d808      	bhi.n	8017de8 <__multiply+0x98>
 8017dd6:	2f00      	cmp	r7, #0
 8017dd8:	dc55      	bgt.n	8017e86 <__multiply+0x136>
 8017dda:	6107      	str	r7, [r0, #16]
 8017ddc:	b005      	add	sp, #20
 8017dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017de2:	f843 2b04 	str.w	r2, [r3], #4
 8017de6:	e7db      	b.n	8017da0 <__multiply+0x50>
 8017de8:	f8b3 a000 	ldrh.w	sl, [r3]
 8017dec:	f1ba 0f00 	cmp.w	sl, #0
 8017df0:	d020      	beq.n	8017e34 <__multiply+0xe4>
 8017df2:	f105 0e14 	add.w	lr, r5, #20
 8017df6:	46b1      	mov	r9, r6
 8017df8:	2200      	movs	r2, #0
 8017dfa:	f85e 4b04 	ldr.w	r4, [lr], #4
 8017dfe:	f8d9 b000 	ldr.w	fp, [r9]
 8017e02:	b2a1      	uxth	r1, r4
 8017e04:	fa1f fb8b 	uxth.w	fp, fp
 8017e08:	fb0a b101 	mla	r1, sl, r1, fp
 8017e0c:	4411      	add	r1, r2
 8017e0e:	f8d9 2000 	ldr.w	r2, [r9]
 8017e12:	0c24      	lsrs	r4, r4, #16
 8017e14:	0c12      	lsrs	r2, r2, #16
 8017e16:	fb0a 2404 	mla	r4, sl, r4, r2
 8017e1a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8017e1e:	b289      	uxth	r1, r1
 8017e20:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8017e24:	45f4      	cmp	ip, lr
 8017e26:	f849 1b04 	str.w	r1, [r9], #4
 8017e2a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8017e2e:	d8e4      	bhi.n	8017dfa <__multiply+0xaa>
 8017e30:	9901      	ldr	r1, [sp, #4]
 8017e32:	5072      	str	r2, [r6, r1]
 8017e34:	9a03      	ldr	r2, [sp, #12]
 8017e36:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8017e3a:	3304      	adds	r3, #4
 8017e3c:	f1b9 0f00 	cmp.w	r9, #0
 8017e40:	d01f      	beq.n	8017e82 <__multiply+0x132>
 8017e42:	6834      	ldr	r4, [r6, #0]
 8017e44:	f105 0114 	add.w	r1, r5, #20
 8017e48:	46b6      	mov	lr, r6
 8017e4a:	f04f 0a00 	mov.w	sl, #0
 8017e4e:	880a      	ldrh	r2, [r1, #0]
 8017e50:	f8be b002 	ldrh.w	fp, [lr, #2]
 8017e54:	fb09 b202 	mla	r2, r9, r2, fp
 8017e58:	4492      	add	sl, r2
 8017e5a:	b2a4      	uxth	r4, r4
 8017e5c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8017e60:	f84e 4b04 	str.w	r4, [lr], #4
 8017e64:	f851 4b04 	ldr.w	r4, [r1], #4
 8017e68:	f8be 2000 	ldrh.w	r2, [lr]
 8017e6c:	0c24      	lsrs	r4, r4, #16
 8017e6e:	fb09 2404 	mla	r4, r9, r4, r2
 8017e72:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8017e76:	458c      	cmp	ip, r1
 8017e78:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8017e7c:	d8e7      	bhi.n	8017e4e <__multiply+0xfe>
 8017e7e:	9a01      	ldr	r2, [sp, #4]
 8017e80:	50b4      	str	r4, [r6, r2]
 8017e82:	3604      	adds	r6, #4
 8017e84:	e7a3      	b.n	8017dce <__multiply+0x7e>
 8017e86:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8017e8a:	2b00      	cmp	r3, #0
 8017e8c:	d1a5      	bne.n	8017dda <__multiply+0x8a>
 8017e8e:	3f01      	subs	r7, #1
 8017e90:	e7a1      	b.n	8017dd6 <__multiply+0x86>
 8017e92:	bf00      	nop
 8017e94:	0801aa9c 	.word	0x0801aa9c
 8017e98:	0801ab2c 	.word	0x0801ab2c

08017e9c <__pow5mult>:
 8017e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ea0:	4615      	mov	r5, r2
 8017ea2:	f012 0203 	ands.w	r2, r2, #3
 8017ea6:	4606      	mov	r6, r0
 8017ea8:	460f      	mov	r7, r1
 8017eaa:	d007      	beq.n	8017ebc <__pow5mult+0x20>
 8017eac:	4c25      	ldr	r4, [pc, #148]	; (8017f44 <__pow5mult+0xa8>)
 8017eae:	3a01      	subs	r2, #1
 8017eb0:	2300      	movs	r3, #0
 8017eb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017eb6:	f7ff fe51 	bl	8017b5c <__multadd>
 8017eba:	4607      	mov	r7, r0
 8017ebc:	10ad      	asrs	r5, r5, #2
 8017ebe:	d03d      	beq.n	8017f3c <__pow5mult+0xa0>
 8017ec0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8017ec2:	b97c      	cbnz	r4, 8017ee4 <__pow5mult+0x48>
 8017ec4:	2010      	movs	r0, #16
 8017ec6:	f7fc fca3 	bl	8014810 <malloc>
 8017eca:	4602      	mov	r2, r0
 8017ecc:	6270      	str	r0, [r6, #36]	; 0x24
 8017ece:	b928      	cbnz	r0, 8017edc <__pow5mult+0x40>
 8017ed0:	4b1d      	ldr	r3, [pc, #116]	; (8017f48 <__pow5mult+0xac>)
 8017ed2:	481e      	ldr	r0, [pc, #120]	; (8017f4c <__pow5mult+0xb0>)
 8017ed4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8017ed8:	f000 fc72 	bl	80187c0 <__assert_func>
 8017edc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017ee0:	6004      	str	r4, [r0, #0]
 8017ee2:	60c4      	str	r4, [r0, #12]
 8017ee4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017ee8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017eec:	b94c      	cbnz	r4, 8017f02 <__pow5mult+0x66>
 8017eee:	f240 2171 	movw	r1, #625	; 0x271
 8017ef2:	4630      	mov	r0, r6
 8017ef4:	f7ff ff16 	bl	8017d24 <__i2b>
 8017ef8:	2300      	movs	r3, #0
 8017efa:	f8c8 0008 	str.w	r0, [r8, #8]
 8017efe:	4604      	mov	r4, r0
 8017f00:	6003      	str	r3, [r0, #0]
 8017f02:	f04f 0900 	mov.w	r9, #0
 8017f06:	07eb      	lsls	r3, r5, #31
 8017f08:	d50a      	bpl.n	8017f20 <__pow5mult+0x84>
 8017f0a:	4639      	mov	r1, r7
 8017f0c:	4622      	mov	r2, r4
 8017f0e:	4630      	mov	r0, r6
 8017f10:	f7ff ff1e 	bl	8017d50 <__multiply>
 8017f14:	4639      	mov	r1, r7
 8017f16:	4680      	mov	r8, r0
 8017f18:	4630      	mov	r0, r6
 8017f1a:	f7ff fdfd 	bl	8017b18 <_Bfree>
 8017f1e:	4647      	mov	r7, r8
 8017f20:	106d      	asrs	r5, r5, #1
 8017f22:	d00b      	beq.n	8017f3c <__pow5mult+0xa0>
 8017f24:	6820      	ldr	r0, [r4, #0]
 8017f26:	b938      	cbnz	r0, 8017f38 <__pow5mult+0x9c>
 8017f28:	4622      	mov	r2, r4
 8017f2a:	4621      	mov	r1, r4
 8017f2c:	4630      	mov	r0, r6
 8017f2e:	f7ff ff0f 	bl	8017d50 <__multiply>
 8017f32:	6020      	str	r0, [r4, #0]
 8017f34:	f8c0 9000 	str.w	r9, [r0]
 8017f38:	4604      	mov	r4, r0
 8017f3a:	e7e4      	b.n	8017f06 <__pow5mult+0x6a>
 8017f3c:	4638      	mov	r0, r7
 8017f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017f42:	bf00      	nop
 8017f44:	0801ac80 	.word	0x0801ac80
 8017f48:	0801aa26 	.word	0x0801aa26
 8017f4c:	0801ab2c 	.word	0x0801ab2c

08017f50 <__lshift>:
 8017f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f54:	460c      	mov	r4, r1
 8017f56:	6849      	ldr	r1, [r1, #4]
 8017f58:	6923      	ldr	r3, [r4, #16]
 8017f5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017f5e:	68a3      	ldr	r3, [r4, #8]
 8017f60:	4607      	mov	r7, r0
 8017f62:	4691      	mov	r9, r2
 8017f64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017f68:	f108 0601 	add.w	r6, r8, #1
 8017f6c:	42b3      	cmp	r3, r6
 8017f6e:	db0b      	blt.n	8017f88 <__lshift+0x38>
 8017f70:	4638      	mov	r0, r7
 8017f72:	f7ff fd91 	bl	8017a98 <_Balloc>
 8017f76:	4605      	mov	r5, r0
 8017f78:	b948      	cbnz	r0, 8017f8e <__lshift+0x3e>
 8017f7a:	4602      	mov	r2, r0
 8017f7c:	4b28      	ldr	r3, [pc, #160]	; (8018020 <__lshift+0xd0>)
 8017f7e:	4829      	ldr	r0, [pc, #164]	; (8018024 <__lshift+0xd4>)
 8017f80:	f240 11d9 	movw	r1, #473	; 0x1d9
 8017f84:	f000 fc1c 	bl	80187c0 <__assert_func>
 8017f88:	3101      	adds	r1, #1
 8017f8a:	005b      	lsls	r3, r3, #1
 8017f8c:	e7ee      	b.n	8017f6c <__lshift+0x1c>
 8017f8e:	2300      	movs	r3, #0
 8017f90:	f100 0114 	add.w	r1, r0, #20
 8017f94:	f100 0210 	add.w	r2, r0, #16
 8017f98:	4618      	mov	r0, r3
 8017f9a:	4553      	cmp	r3, sl
 8017f9c:	db33      	blt.n	8018006 <__lshift+0xb6>
 8017f9e:	6920      	ldr	r0, [r4, #16]
 8017fa0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017fa4:	f104 0314 	add.w	r3, r4, #20
 8017fa8:	f019 091f 	ands.w	r9, r9, #31
 8017fac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017fb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017fb4:	d02b      	beq.n	801800e <__lshift+0xbe>
 8017fb6:	f1c9 0e20 	rsb	lr, r9, #32
 8017fba:	468a      	mov	sl, r1
 8017fbc:	2200      	movs	r2, #0
 8017fbe:	6818      	ldr	r0, [r3, #0]
 8017fc0:	fa00 f009 	lsl.w	r0, r0, r9
 8017fc4:	4302      	orrs	r2, r0
 8017fc6:	f84a 2b04 	str.w	r2, [sl], #4
 8017fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8017fce:	459c      	cmp	ip, r3
 8017fd0:	fa22 f20e 	lsr.w	r2, r2, lr
 8017fd4:	d8f3      	bhi.n	8017fbe <__lshift+0x6e>
 8017fd6:	ebac 0304 	sub.w	r3, ip, r4
 8017fda:	3b15      	subs	r3, #21
 8017fdc:	f023 0303 	bic.w	r3, r3, #3
 8017fe0:	3304      	adds	r3, #4
 8017fe2:	f104 0015 	add.w	r0, r4, #21
 8017fe6:	4584      	cmp	ip, r0
 8017fe8:	bf38      	it	cc
 8017fea:	2304      	movcc	r3, #4
 8017fec:	50ca      	str	r2, [r1, r3]
 8017fee:	b10a      	cbz	r2, 8017ff4 <__lshift+0xa4>
 8017ff0:	f108 0602 	add.w	r6, r8, #2
 8017ff4:	3e01      	subs	r6, #1
 8017ff6:	4638      	mov	r0, r7
 8017ff8:	612e      	str	r6, [r5, #16]
 8017ffa:	4621      	mov	r1, r4
 8017ffc:	f7ff fd8c 	bl	8017b18 <_Bfree>
 8018000:	4628      	mov	r0, r5
 8018002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018006:	f842 0f04 	str.w	r0, [r2, #4]!
 801800a:	3301      	adds	r3, #1
 801800c:	e7c5      	b.n	8017f9a <__lshift+0x4a>
 801800e:	3904      	subs	r1, #4
 8018010:	f853 2b04 	ldr.w	r2, [r3], #4
 8018014:	f841 2f04 	str.w	r2, [r1, #4]!
 8018018:	459c      	cmp	ip, r3
 801801a:	d8f9      	bhi.n	8018010 <__lshift+0xc0>
 801801c:	e7ea      	b.n	8017ff4 <__lshift+0xa4>
 801801e:	bf00      	nop
 8018020:	0801aa9c 	.word	0x0801aa9c
 8018024:	0801ab2c 	.word	0x0801ab2c

08018028 <__mcmp>:
 8018028:	b530      	push	{r4, r5, lr}
 801802a:	6902      	ldr	r2, [r0, #16]
 801802c:	690c      	ldr	r4, [r1, #16]
 801802e:	1b12      	subs	r2, r2, r4
 8018030:	d10e      	bne.n	8018050 <__mcmp+0x28>
 8018032:	f100 0314 	add.w	r3, r0, #20
 8018036:	3114      	adds	r1, #20
 8018038:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801803c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018040:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8018044:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018048:	42a5      	cmp	r5, r4
 801804a:	d003      	beq.n	8018054 <__mcmp+0x2c>
 801804c:	d305      	bcc.n	801805a <__mcmp+0x32>
 801804e:	2201      	movs	r2, #1
 8018050:	4610      	mov	r0, r2
 8018052:	bd30      	pop	{r4, r5, pc}
 8018054:	4283      	cmp	r3, r0
 8018056:	d3f3      	bcc.n	8018040 <__mcmp+0x18>
 8018058:	e7fa      	b.n	8018050 <__mcmp+0x28>
 801805a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801805e:	e7f7      	b.n	8018050 <__mcmp+0x28>

08018060 <__mdiff>:
 8018060:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018064:	460c      	mov	r4, r1
 8018066:	4606      	mov	r6, r0
 8018068:	4611      	mov	r1, r2
 801806a:	4620      	mov	r0, r4
 801806c:	4617      	mov	r7, r2
 801806e:	f7ff ffdb 	bl	8018028 <__mcmp>
 8018072:	1e05      	subs	r5, r0, #0
 8018074:	d110      	bne.n	8018098 <__mdiff+0x38>
 8018076:	4629      	mov	r1, r5
 8018078:	4630      	mov	r0, r6
 801807a:	f7ff fd0d 	bl	8017a98 <_Balloc>
 801807e:	b930      	cbnz	r0, 801808e <__mdiff+0x2e>
 8018080:	4b39      	ldr	r3, [pc, #228]	; (8018168 <__mdiff+0x108>)
 8018082:	4602      	mov	r2, r0
 8018084:	f240 2132 	movw	r1, #562	; 0x232
 8018088:	4838      	ldr	r0, [pc, #224]	; (801816c <__mdiff+0x10c>)
 801808a:	f000 fb99 	bl	80187c0 <__assert_func>
 801808e:	2301      	movs	r3, #1
 8018090:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018094:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018098:	bfa4      	itt	ge
 801809a:	463b      	movge	r3, r7
 801809c:	4627      	movge	r7, r4
 801809e:	4630      	mov	r0, r6
 80180a0:	6879      	ldr	r1, [r7, #4]
 80180a2:	bfa6      	itte	ge
 80180a4:	461c      	movge	r4, r3
 80180a6:	2500      	movge	r5, #0
 80180a8:	2501      	movlt	r5, #1
 80180aa:	f7ff fcf5 	bl	8017a98 <_Balloc>
 80180ae:	b920      	cbnz	r0, 80180ba <__mdiff+0x5a>
 80180b0:	4b2d      	ldr	r3, [pc, #180]	; (8018168 <__mdiff+0x108>)
 80180b2:	4602      	mov	r2, r0
 80180b4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80180b8:	e7e6      	b.n	8018088 <__mdiff+0x28>
 80180ba:	693e      	ldr	r6, [r7, #16]
 80180bc:	60c5      	str	r5, [r0, #12]
 80180be:	6925      	ldr	r5, [r4, #16]
 80180c0:	f107 0114 	add.w	r1, r7, #20
 80180c4:	f104 0914 	add.w	r9, r4, #20
 80180c8:	f100 0e14 	add.w	lr, r0, #20
 80180cc:	f107 0210 	add.w	r2, r7, #16
 80180d0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80180d4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80180d8:	46f2      	mov	sl, lr
 80180da:	2700      	movs	r7, #0
 80180dc:	f859 3b04 	ldr.w	r3, [r9], #4
 80180e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80180e4:	fa1f f883 	uxth.w	r8, r3
 80180e8:	fa17 f78b 	uxtah	r7, r7, fp
 80180ec:	0c1b      	lsrs	r3, r3, #16
 80180ee:	eba7 0808 	sub.w	r8, r7, r8
 80180f2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80180f6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80180fa:	fa1f f888 	uxth.w	r8, r8
 80180fe:	141f      	asrs	r7, r3, #16
 8018100:	454d      	cmp	r5, r9
 8018102:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8018106:	f84a 3b04 	str.w	r3, [sl], #4
 801810a:	d8e7      	bhi.n	80180dc <__mdiff+0x7c>
 801810c:	1b2b      	subs	r3, r5, r4
 801810e:	3b15      	subs	r3, #21
 8018110:	f023 0303 	bic.w	r3, r3, #3
 8018114:	3304      	adds	r3, #4
 8018116:	3415      	adds	r4, #21
 8018118:	42a5      	cmp	r5, r4
 801811a:	bf38      	it	cc
 801811c:	2304      	movcc	r3, #4
 801811e:	4419      	add	r1, r3
 8018120:	4473      	add	r3, lr
 8018122:	469e      	mov	lr, r3
 8018124:	460d      	mov	r5, r1
 8018126:	4565      	cmp	r5, ip
 8018128:	d30e      	bcc.n	8018148 <__mdiff+0xe8>
 801812a:	f10c 0203 	add.w	r2, ip, #3
 801812e:	1a52      	subs	r2, r2, r1
 8018130:	f022 0203 	bic.w	r2, r2, #3
 8018134:	3903      	subs	r1, #3
 8018136:	458c      	cmp	ip, r1
 8018138:	bf38      	it	cc
 801813a:	2200      	movcc	r2, #0
 801813c:	441a      	add	r2, r3
 801813e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8018142:	b17b      	cbz	r3, 8018164 <__mdiff+0x104>
 8018144:	6106      	str	r6, [r0, #16]
 8018146:	e7a5      	b.n	8018094 <__mdiff+0x34>
 8018148:	f855 8b04 	ldr.w	r8, [r5], #4
 801814c:	fa17 f488 	uxtah	r4, r7, r8
 8018150:	1422      	asrs	r2, r4, #16
 8018152:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8018156:	b2a4      	uxth	r4, r4
 8018158:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801815c:	f84e 4b04 	str.w	r4, [lr], #4
 8018160:	1417      	asrs	r7, r2, #16
 8018162:	e7e0      	b.n	8018126 <__mdiff+0xc6>
 8018164:	3e01      	subs	r6, #1
 8018166:	e7ea      	b.n	801813e <__mdiff+0xde>
 8018168:	0801aa9c 	.word	0x0801aa9c
 801816c:	0801ab2c 	.word	0x0801ab2c

08018170 <__ulp>:
 8018170:	b082      	sub	sp, #8
 8018172:	ed8d 0b00 	vstr	d0, [sp]
 8018176:	9b01      	ldr	r3, [sp, #4]
 8018178:	4912      	ldr	r1, [pc, #72]	; (80181c4 <__ulp+0x54>)
 801817a:	4019      	ands	r1, r3
 801817c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8018180:	2900      	cmp	r1, #0
 8018182:	dd05      	ble.n	8018190 <__ulp+0x20>
 8018184:	2200      	movs	r2, #0
 8018186:	460b      	mov	r3, r1
 8018188:	ec43 2b10 	vmov	d0, r2, r3
 801818c:	b002      	add	sp, #8
 801818e:	4770      	bx	lr
 8018190:	4249      	negs	r1, r1
 8018192:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8018196:	ea4f 5021 	mov.w	r0, r1, asr #20
 801819a:	f04f 0200 	mov.w	r2, #0
 801819e:	f04f 0300 	mov.w	r3, #0
 80181a2:	da04      	bge.n	80181ae <__ulp+0x3e>
 80181a4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80181a8:	fa41 f300 	asr.w	r3, r1, r0
 80181ac:	e7ec      	b.n	8018188 <__ulp+0x18>
 80181ae:	f1a0 0114 	sub.w	r1, r0, #20
 80181b2:	291e      	cmp	r1, #30
 80181b4:	bfda      	itte	le
 80181b6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80181ba:	fa20 f101 	lsrle.w	r1, r0, r1
 80181be:	2101      	movgt	r1, #1
 80181c0:	460a      	mov	r2, r1
 80181c2:	e7e1      	b.n	8018188 <__ulp+0x18>
 80181c4:	7ff00000 	.word	0x7ff00000

080181c8 <__b2d>:
 80181c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181ca:	6905      	ldr	r5, [r0, #16]
 80181cc:	f100 0714 	add.w	r7, r0, #20
 80181d0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80181d4:	1f2e      	subs	r6, r5, #4
 80181d6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80181da:	4620      	mov	r0, r4
 80181dc:	f7ff fd52 	bl	8017c84 <__hi0bits>
 80181e0:	f1c0 0320 	rsb	r3, r0, #32
 80181e4:	280a      	cmp	r0, #10
 80181e6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8018264 <__b2d+0x9c>
 80181ea:	600b      	str	r3, [r1, #0]
 80181ec:	dc14      	bgt.n	8018218 <__b2d+0x50>
 80181ee:	f1c0 0e0b 	rsb	lr, r0, #11
 80181f2:	fa24 f10e 	lsr.w	r1, r4, lr
 80181f6:	42b7      	cmp	r7, r6
 80181f8:	ea41 030c 	orr.w	r3, r1, ip
 80181fc:	bf34      	ite	cc
 80181fe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018202:	2100      	movcs	r1, #0
 8018204:	3015      	adds	r0, #21
 8018206:	fa04 f000 	lsl.w	r0, r4, r0
 801820a:	fa21 f10e 	lsr.w	r1, r1, lr
 801820e:	ea40 0201 	orr.w	r2, r0, r1
 8018212:	ec43 2b10 	vmov	d0, r2, r3
 8018216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018218:	42b7      	cmp	r7, r6
 801821a:	bf3a      	itte	cc
 801821c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018220:	f1a5 0608 	subcc.w	r6, r5, #8
 8018224:	2100      	movcs	r1, #0
 8018226:	380b      	subs	r0, #11
 8018228:	d017      	beq.n	801825a <__b2d+0x92>
 801822a:	f1c0 0c20 	rsb	ip, r0, #32
 801822e:	fa04 f500 	lsl.w	r5, r4, r0
 8018232:	42be      	cmp	r6, r7
 8018234:	fa21 f40c 	lsr.w	r4, r1, ip
 8018238:	ea45 0504 	orr.w	r5, r5, r4
 801823c:	bf8c      	ite	hi
 801823e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018242:	2400      	movls	r4, #0
 8018244:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8018248:	fa01 f000 	lsl.w	r0, r1, r0
 801824c:	fa24 f40c 	lsr.w	r4, r4, ip
 8018250:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8018254:	ea40 0204 	orr.w	r2, r0, r4
 8018258:	e7db      	b.n	8018212 <__b2d+0x4a>
 801825a:	ea44 030c 	orr.w	r3, r4, ip
 801825e:	460a      	mov	r2, r1
 8018260:	e7d7      	b.n	8018212 <__b2d+0x4a>
 8018262:	bf00      	nop
 8018264:	3ff00000 	.word	0x3ff00000

08018268 <__d2b>:
 8018268:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801826c:	4689      	mov	r9, r1
 801826e:	2101      	movs	r1, #1
 8018270:	ec57 6b10 	vmov	r6, r7, d0
 8018274:	4690      	mov	r8, r2
 8018276:	f7ff fc0f 	bl	8017a98 <_Balloc>
 801827a:	4604      	mov	r4, r0
 801827c:	b930      	cbnz	r0, 801828c <__d2b+0x24>
 801827e:	4602      	mov	r2, r0
 8018280:	4b25      	ldr	r3, [pc, #148]	; (8018318 <__d2b+0xb0>)
 8018282:	4826      	ldr	r0, [pc, #152]	; (801831c <__d2b+0xb4>)
 8018284:	f240 310a 	movw	r1, #778	; 0x30a
 8018288:	f000 fa9a 	bl	80187c0 <__assert_func>
 801828c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8018290:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018294:	bb35      	cbnz	r5, 80182e4 <__d2b+0x7c>
 8018296:	2e00      	cmp	r6, #0
 8018298:	9301      	str	r3, [sp, #4]
 801829a:	d028      	beq.n	80182ee <__d2b+0x86>
 801829c:	4668      	mov	r0, sp
 801829e:	9600      	str	r6, [sp, #0]
 80182a0:	f7ff fd10 	bl	8017cc4 <__lo0bits>
 80182a4:	9900      	ldr	r1, [sp, #0]
 80182a6:	b300      	cbz	r0, 80182ea <__d2b+0x82>
 80182a8:	9a01      	ldr	r2, [sp, #4]
 80182aa:	f1c0 0320 	rsb	r3, r0, #32
 80182ae:	fa02 f303 	lsl.w	r3, r2, r3
 80182b2:	430b      	orrs	r3, r1
 80182b4:	40c2      	lsrs	r2, r0
 80182b6:	6163      	str	r3, [r4, #20]
 80182b8:	9201      	str	r2, [sp, #4]
 80182ba:	9b01      	ldr	r3, [sp, #4]
 80182bc:	61a3      	str	r3, [r4, #24]
 80182be:	2b00      	cmp	r3, #0
 80182c0:	bf14      	ite	ne
 80182c2:	2202      	movne	r2, #2
 80182c4:	2201      	moveq	r2, #1
 80182c6:	6122      	str	r2, [r4, #16]
 80182c8:	b1d5      	cbz	r5, 8018300 <__d2b+0x98>
 80182ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80182ce:	4405      	add	r5, r0
 80182d0:	f8c9 5000 	str.w	r5, [r9]
 80182d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80182d8:	f8c8 0000 	str.w	r0, [r8]
 80182dc:	4620      	mov	r0, r4
 80182de:	b003      	add	sp, #12
 80182e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80182e8:	e7d5      	b.n	8018296 <__d2b+0x2e>
 80182ea:	6161      	str	r1, [r4, #20]
 80182ec:	e7e5      	b.n	80182ba <__d2b+0x52>
 80182ee:	a801      	add	r0, sp, #4
 80182f0:	f7ff fce8 	bl	8017cc4 <__lo0bits>
 80182f4:	9b01      	ldr	r3, [sp, #4]
 80182f6:	6163      	str	r3, [r4, #20]
 80182f8:	2201      	movs	r2, #1
 80182fa:	6122      	str	r2, [r4, #16]
 80182fc:	3020      	adds	r0, #32
 80182fe:	e7e3      	b.n	80182c8 <__d2b+0x60>
 8018300:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018304:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018308:	f8c9 0000 	str.w	r0, [r9]
 801830c:	6918      	ldr	r0, [r3, #16]
 801830e:	f7ff fcb9 	bl	8017c84 <__hi0bits>
 8018312:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018316:	e7df      	b.n	80182d8 <__d2b+0x70>
 8018318:	0801aa9c 	.word	0x0801aa9c
 801831c:	0801ab2c 	.word	0x0801ab2c

08018320 <__ratio>:
 8018320:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018324:	4688      	mov	r8, r1
 8018326:	4669      	mov	r1, sp
 8018328:	4681      	mov	r9, r0
 801832a:	f7ff ff4d 	bl	80181c8 <__b2d>
 801832e:	a901      	add	r1, sp, #4
 8018330:	4640      	mov	r0, r8
 8018332:	ec55 4b10 	vmov	r4, r5, d0
 8018336:	f7ff ff47 	bl	80181c8 <__b2d>
 801833a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801833e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018342:	eba3 0c02 	sub.w	ip, r3, r2
 8018346:	e9dd 3200 	ldrd	r3, r2, [sp]
 801834a:	1a9b      	subs	r3, r3, r2
 801834c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018350:	ec51 0b10 	vmov	r0, r1, d0
 8018354:	2b00      	cmp	r3, #0
 8018356:	bfd6      	itet	le
 8018358:	460a      	movle	r2, r1
 801835a:	462a      	movgt	r2, r5
 801835c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018360:	468b      	mov	fp, r1
 8018362:	462f      	mov	r7, r5
 8018364:	bfd4      	ite	le
 8018366:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801836a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801836e:	4620      	mov	r0, r4
 8018370:	ee10 2a10 	vmov	r2, s0
 8018374:	465b      	mov	r3, fp
 8018376:	4639      	mov	r1, r7
 8018378:	f7e8 fa68 	bl	800084c <__aeabi_ddiv>
 801837c:	ec41 0b10 	vmov	d0, r0, r1
 8018380:	b003      	add	sp, #12
 8018382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018386 <__copybits>:
 8018386:	3901      	subs	r1, #1
 8018388:	b570      	push	{r4, r5, r6, lr}
 801838a:	1149      	asrs	r1, r1, #5
 801838c:	6914      	ldr	r4, [r2, #16]
 801838e:	3101      	adds	r1, #1
 8018390:	f102 0314 	add.w	r3, r2, #20
 8018394:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018398:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801839c:	1f05      	subs	r5, r0, #4
 801839e:	42a3      	cmp	r3, r4
 80183a0:	d30c      	bcc.n	80183bc <__copybits+0x36>
 80183a2:	1aa3      	subs	r3, r4, r2
 80183a4:	3b11      	subs	r3, #17
 80183a6:	f023 0303 	bic.w	r3, r3, #3
 80183aa:	3211      	adds	r2, #17
 80183ac:	42a2      	cmp	r2, r4
 80183ae:	bf88      	it	hi
 80183b0:	2300      	movhi	r3, #0
 80183b2:	4418      	add	r0, r3
 80183b4:	2300      	movs	r3, #0
 80183b6:	4288      	cmp	r0, r1
 80183b8:	d305      	bcc.n	80183c6 <__copybits+0x40>
 80183ba:	bd70      	pop	{r4, r5, r6, pc}
 80183bc:	f853 6b04 	ldr.w	r6, [r3], #4
 80183c0:	f845 6f04 	str.w	r6, [r5, #4]!
 80183c4:	e7eb      	b.n	801839e <__copybits+0x18>
 80183c6:	f840 3b04 	str.w	r3, [r0], #4
 80183ca:	e7f4      	b.n	80183b6 <__copybits+0x30>

080183cc <__any_on>:
 80183cc:	f100 0214 	add.w	r2, r0, #20
 80183d0:	6900      	ldr	r0, [r0, #16]
 80183d2:	114b      	asrs	r3, r1, #5
 80183d4:	4298      	cmp	r0, r3
 80183d6:	b510      	push	{r4, lr}
 80183d8:	db11      	blt.n	80183fe <__any_on+0x32>
 80183da:	dd0a      	ble.n	80183f2 <__any_on+0x26>
 80183dc:	f011 011f 	ands.w	r1, r1, #31
 80183e0:	d007      	beq.n	80183f2 <__any_on+0x26>
 80183e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80183e6:	fa24 f001 	lsr.w	r0, r4, r1
 80183ea:	fa00 f101 	lsl.w	r1, r0, r1
 80183ee:	428c      	cmp	r4, r1
 80183f0:	d10b      	bne.n	801840a <__any_on+0x3e>
 80183f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80183f6:	4293      	cmp	r3, r2
 80183f8:	d803      	bhi.n	8018402 <__any_on+0x36>
 80183fa:	2000      	movs	r0, #0
 80183fc:	bd10      	pop	{r4, pc}
 80183fe:	4603      	mov	r3, r0
 8018400:	e7f7      	b.n	80183f2 <__any_on+0x26>
 8018402:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018406:	2900      	cmp	r1, #0
 8018408:	d0f5      	beq.n	80183f6 <__any_on+0x2a>
 801840a:	2001      	movs	r0, #1
 801840c:	e7f6      	b.n	80183fc <__any_on+0x30>

0801840e <_calloc_r>:
 801840e:	b513      	push	{r0, r1, r4, lr}
 8018410:	434a      	muls	r2, r1
 8018412:	4611      	mov	r1, r2
 8018414:	9201      	str	r2, [sp, #4]
 8018416:	f7fc fa69 	bl	80148ec <_malloc_r>
 801841a:	4604      	mov	r4, r0
 801841c:	b118      	cbz	r0, 8018426 <_calloc_r+0x18>
 801841e:	9a01      	ldr	r2, [sp, #4]
 8018420:	2100      	movs	r1, #0
 8018422:	f7fc fa0b 	bl	801483c <memset>
 8018426:	4620      	mov	r0, r4
 8018428:	b002      	add	sp, #8
 801842a:	bd10      	pop	{r4, pc}

0801842c <_realloc_r>:
 801842c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801842e:	4607      	mov	r7, r0
 8018430:	4614      	mov	r4, r2
 8018432:	460e      	mov	r6, r1
 8018434:	b921      	cbnz	r1, 8018440 <_realloc_r+0x14>
 8018436:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801843a:	4611      	mov	r1, r2
 801843c:	f7fc ba56 	b.w	80148ec <_malloc_r>
 8018440:	b922      	cbnz	r2, 801844c <_realloc_r+0x20>
 8018442:	f7fc fa03 	bl	801484c <_free_r>
 8018446:	4625      	mov	r5, r4
 8018448:	4628      	mov	r0, r5
 801844a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801844c:	f000 fbbc 	bl	8018bc8 <_malloc_usable_size_r>
 8018450:	42a0      	cmp	r0, r4
 8018452:	d20f      	bcs.n	8018474 <_realloc_r+0x48>
 8018454:	4621      	mov	r1, r4
 8018456:	4638      	mov	r0, r7
 8018458:	f7fc fa48 	bl	80148ec <_malloc_r>
 801845c:	4605      	mov	r5, r0
 801845e:	2800      	cmp	r0, #0
 8018460:	d0f2      	beq.n	8018448 <_realloc_r+0x1c>
 8018462:	4631      	mov	r1, r6
 8018464:	4622      	mov	r2, r4
 8018466:	f7fc f9db 	bl	8014820 <memcpy>
 801846a:	4631      	mov	r1, r6
 801846c:	4638      	mov	r0, r7
 801846e:	f7fc f9ed 	bl	801484c <_free_r>
 8018472:	e7e9      	b.n	8018448 <_realloc_r+0x1c>
 8018474:	4635      	mov	r5, r6
 8018476:	e7e7      	b.n	8018448 <_realloc_r+0x1c>

08018478 <__ssputs_r>:
 8018478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801847c:	688e      	ldr	r6, [r1, #8]
 801847e:	429e      	cmp	r6, r3
 8018480:	4682      	mov	sl, r0
 8018482:	460c      	mov	r4, r1
 8018484:	4690      	mov	r8, r2
 8018486:	461f      	mov	r7, r3
 8018488:	d838      	bhi.n	80184fc <__ssputs_r+0x84>
 801848a:	898a      	ldrh	r2, [r1, #12]
 801848c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018490:	d032      	beq.n	80184f8 <__ssputs_r+0x80>
 8018492:	6825      	ldr	r5, [r4, #0]
 8018494:	6909      	ldr	r1, [r1, #16]
 8018496:	eba5 0901 	sub.w	r9, r5, r1
 801849a:	6965      	ldr	r5, [r4, #20]
 801849c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80184a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80184a4:	3301      	adds	r3, #1
 80184a6:	444b      	add	r3, r9
 80184a8:	106d      	asrs	r5, r5, #1
 80184aa:	429d      	cmp	r5, r3
 80184ac:	bf38      	it	cc
 80184ae:	461d      	movcc	r5, r3
 80184b0:	0553      	lsls	r3, r2, #21
 80184b2:	d531      	bpl.n	8018518 <__ssputs_r+0xa0>
 80184b4:	4629      	mov	r1, r5
 80184b6:	f7fc fa19 	bl	80148ec <_malloc_r>
 80184ba:	4606      	mov	r6, r0
 80184bc:	b950      	cbnz	r0, 80184d4 <__ssputs_r+0x5c>
 80184be:	230c      	movs	r3, #12
 80184c0:	f8ca 3000 	str.w	r3, [sl]
 80184c4:	89a3      	ldrh	r3, [r4, #12]
 80184c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80184ca:	81a3      	strh	r3, [r4, #12]
 80184cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80184d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184d4:	6921      	ldr	r1, [r4, #16]
 80184d6:	464a      	mov	r2, r9
 80184d8:	f7fc f9a2 	bl	8014820 <memcpy>
 80184dc:	89a3      	ldrh	r3, [r4, #12]
 80184de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80184e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80184e6:	81a3      	strh	r3, [r4, #12]
 80184e8:	6126      	str	r6, [r4, #16]
 80184ea:	6165      	str	r5, [r4, #20]
 80184ec:	444e      	add	r6, r9
 80184ee:	eba5 0509 	sub.w	r5, r5, r9
 80184f2:	6026      	str	r6, [r4, #0]
 80184f4:	60a5      	str	r5, [r4, #8]
 80184f6:	463e      	mov	r6, r7
 80184f8:	42be      	cmp	r6, r7
 80184fa:	d900      	bls.n	80184fe <__ssputs_r+0x86>
 80184fc:	463e      	mov	r6, r7
 80184fe:	4632      	mov	r2, r6
 8018500:	6820      	ldr	r0, [r4, #0]
 8018502:	4641      	mov	r1, r8
 8018504:	f000 fb46 	bl	8018b94 <memmove>
 8018508:	68a3      	ldr	r3, [r4, #8]
 801850a:	6822      	ldr	r2, [r4, #0]
 801850c:	1b9b      	subs	r3, r3, r6
 801850e:	4432      	add	r2, r6
 8018510:	60a3      	str	r3, [r4, #8]
 8018512:	6022      	str	r2, [r4, #0]
 8018514:	2000      	movs	r0, #0
 8018516:	e7db      	b.n	80184d0 <__ssputs_r+0x58>
 8018518:	462a      	mov	r2, r5
 801851a:	f7ff ff87 	bl	801842c <_realloc_r>
 801851e:	4606      	mov	r6, r0
 8018520:	2800      	cmp	r0, #0
 8018522:	d1e1      	bne.n	80184e8 <__ssputs_r+0x70>
 8018524:	6921      	ldr	r1, [r4, #16]
 8018526:	4650      	mov	r0, sl
 8018528:	f7fc f990 	bl	801484c <_free_r>
 801852c:	e7c7      	b.n	80184be <__ssputs_r+0x46>
	...

08018530 <_svfiprintf_r>:
 8018530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018534:	4698      	mov	r8, r3
 8018536:	898b      	ldrh	r3, [r1, #12]
 8018538:	061b      	lsls	r3, r3, #24
 801853a:	b09d      	sub	sp, #116	; 0x74
 801853c:	4607      	mov	r7, r0
 801853e:	460d      	mov	r5, r1
 8018540:	4614      	mov	r4, r2
 8018542:	d50e      	bpl.n	8018562 <_svfiprintf_r+0x32>
 8018544:	690b      	ldr	r3, [r1, #16]
 8018546:	b963      	cbnz	r3, 8018562 <_svfiprintf_r+0x32>
 8018548:	2140      	movs	r1, #64	; 0x40
 801854a:	f7fc f9cf 	bl	80148ec <_malloc_r>
 801854e:	6028      	str	r0, [r5, #0]
 8018550:	6128      	str	r0, [r5, #16]
 8018552:	b920      	cbnz	r0, 801855e <_svfiprintf_r+0x2e>
 8018554:	230c      	movs	r3, #12
 8018556:	603b      	str	r3, [r7, #0]
 8018558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801855c:	e0d1      	b.n	8018702 <_svfiprintf_r+0x1d2>
 801855e:	2340      	movs	r3, #64	; 0x40
 8018560:	616b      	str	r3, [r5, #20]
 8018562:	2300      	movs	r3, #0
 8018564:	9309      	str	r3, [sp, #36]	; 0x24
 8018566:	2320      	movs	r3, #32
 8018568:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801856c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018570:	2330      	movs	r3, #48	; 0x30
 8018572:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801871c <_svfiprintf_r+0x1ec>
 8018576:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801857a:	f04f 0901 	mov.w	r9, #1
 801857e:	4623      	mov	r3, r4
 8018580:	469a      	mov	sl, r3
 8018582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018586:	b10a      	cbz	r2, 801858c <_svfiprintf_r+0x5c>
 8018588:	2a25      	cmp	r2, #37	; 0x25
 801858a:	d1f9      	bne.n	8018580 <_svfiprintf_r+0x50>
 801858c:	ebba 0b04 	subs.w	fp, sl, r4
 8018590:	d00b      	beq.n	80185aa <_svfiprintf_r+0x7a>
 8018592:	465b      	mov	r3, fp
 8018594:	4622      	mov	r2, r4
 8018596:	4629      	mov	r1, r5
 8018598:	4638      	mov	r0, r7
 801859a:	f7ff ff6d 	bl	8018478 <__ssputs_r>
 801859e:	3001      	adds	r0, #1
 80185a0:	f000 80aa 	beq.w	80186f8 <_svfiprintf_r+0x1c8>
 80185a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80185a6:	445a      	add	r2, fp
 80185a8:	9209      	str	r2, [sp, #36]	; 0x24
 80185aa:	f89a 3000 	ldrb.w	r3, [sl]
 80185ae:	2b00      	cmp	r3, #0
 80185b0:	f000 80a2 	beq.w	80186f8 <_svfiprintf_r+0x1c8>
 80185b4:	2300      	movs	r3, #0
 80185b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80185ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80185be:	f10a 0a01 	add.w	sl, sl, #1
 80185c2:	9304      	str	r3, [sp, #16]
 80185c4:	9307      	str	r3, [sp, #28]
 80185c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80185ca:	931a      	str	r3, [sp, #104]	; 0x68
 80185cc:	4654      	mov	r4, sl
 80185ce:	2205      	movs	r2, #5
 80185d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80185d4:	4851      	ldr	r0, [pc, #324]	; (801871c <_svfiprintf_r+0x1ec>)
 80185d6:	f7e7 fe03 	bl	80001e0 <memchr>
 80185da:	9a04      	ldr	r2, [sp, #16]
 80185dc:	b9d8      	cbnz	r0, 8018616 <_svfiprintf_r+0xe6>
 80185de:	06d0      	lsls	r0, r2, #27
 80185e0:	bf44      	itt	mi
 80185e2:	2320      	movmi	r3, #32
 80185e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80185e8:	0711      	lsls	r1, r2, #28
 80185ea:	bf44      	itt	mi
 80185ec:	232b      	movmi	r3, #43	; 0x2b
 80185ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80185f2:	f89a 3000 	ldrb.w	r3, [sl]
 80185f6:	2b2a      	cmp	r3, #42	; 0x2a
 80185f8:	d015      	beq.n	8018626 <_svfiprintf_r+0xf6>
 80185fa:	9a07      	ldr	r2, [sp, #28]
 80185fc:	4654      	mov	r4, sl
 80185fe:	2000      	movs	r0, #0
 8018600:	f04f 0c0a 	mov.w	ip, #10
 8018604:	4621      	mov	r1, r4
 8018606:	f811 3b01 	ldrb.w	r3, [r1], #1
 801860a:	3b30      	subs	r3, #48	; 0x30
 801860c:	2b09      	cmp	r3, #9
 801860e:	d94e      	bls.n	80186ae <_svfiprintf_r+0x17e>
 8018610:	b1b0      	cbz	r0, 8018640 <_svfiprintf_r+0x110>
 8018612:	9207      	str	r2, [sp, #28]
 8018614:	e014      	b.n	8018640 <_svfiprintf_r+0x110>
 8018616:	eba0 0308 	sub.w	r3, r0, r8
 801861a:	fa09 f303 	lsl.w	r3, r9, r3
 801861e:	4313      	orrs	r3, r2
 8018620:	9304      	str	r3, [sp, #16]
 8018622:	46a2      	mov	sl, r4
 8018624:	e7d2      	b.n	80185cc <_svfiprintf_r+0x9c>
 8018626:	9b03      	ldr	r3, [sp, #12]
 8018628:	1d19      	adds	r1, r3, #4
 801862a:	681b      	ldr	r3, [r3, #0]
 801862c:	9103      	str	r1, [sp, #12]
 801862e:	2b00      	cmp	r3, #0
 8018630:	bfbb      	ittet	lt
 8018632:	425b      	neglt	r3, r3
 8018634:	f042 0202 	orrlt.w	r2, r2, #2
 8018638:	9307      	strge	r3, [sp, #28]
 801863a:	9307      	strlt	r3, [sp, #28]
 801863c:	bfb8      	it	lt
 801863e:	9204      	strlt	r2, [sp, #16]
 8018640:	7823      	ldrb	r3, [r4, #0]
 8018642:	2b2e      	cmp	r3, #46	; 0x2e
 8018644:	d10c      	bne.n	8018660 <_svfiprintf_r+0x130>
 8018646:	7863      	ldrb	r3, [r4, #1]
 8018648:	2b2a      	cmp	r3, #42	; 0x2a
 801864a:	d135      	bne.n	80186b8 <_svfiprintf_r+0x188>
 801864c:	9b03      	ldr	r3, [sp, #12]
 801864e:	1d1a      	adds	r2, r3, #4
 8018650:	681b      	ldr	r3, [r3, #0]
 8018652:	9203      	str	r2, [sp, #12]
 8018654:	2b00      	cmp	r3, #0
 8018656:	bfb8      	it	lt
 8018658:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801865c:	3402      	adds	r4, #2
 801865e:	9305      	str	r3, [sp, #20]
 8018660:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801872c <_svfiprintf_r+0x1fc>
 8018664:	7821      	ldrb	r1, [r4, #0]
 8018666:	2203      	movs	r2, #3
 8018668:	4650      	mov	r0, sl
 801866a:	f7e7 fdb9 	bl	80001e0 <memchr>
 801866e:	b140      	cbz	r0, 8018682 <_svfiprintf_r+0x152>
 8018670:	2340      	movs	r3, #64	; 0x40
 8018672:	eba0 000a 	sub.w	r0, r0, sl
 8018676:	fa03 f000 	lsl.w	r0, r3, r0
 801867a:	9b04      	ldr	r3, [sp, #16]
 801867c:	4303      	orrs	r3, r0
 801867e:	3401      	adds	r4, #1
 8018680:	9304      	str	r3, [sp, #16]
 8018682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018686:	4826      	ldr	r0, [pc, #152]	; (8018720 <_svfiprintf_r+0x1f0>)
 8018688:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801868c:	2206      	movs	r2, #6
 801868e:	f7e7 fda7 	bl	80001e0 <memchr>
 8018692:	2800      	cmp	r0, #0
 8018694:	d038      	beq.n	8018708 <_svfiprintf_r+0x1d8>
 8018696:	4b23      	ldr	r3, [pc, #140]	; (8018724 <_svfiprintf_r+0x1f4>)
 8018698:	bb1b      	cbnz	r3, 80186e2 <_svfiprintf_r+0x1b2>
 801869a:	9b03      	ldr	r3, [sp, #12]
 801869c:	3307      	adds	r3, #7
 801869e:	f023 0307 	bic.w	r3, r3, #7
 80186a2:	3308      	adds	r3, #8
 80186a4:	9303      	str	r3, [sp, #12]
 80186a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80186a8:	4433      	add	r3, r6
 80186aa:	9309      	str	r3, [sp, #36]	; 0x24
 80186ac:	e767      	b.n	801857e <_svfiprintf_r+0x4e>
 80186ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80186b2:	460c      	mov	r4, r1
 80186b4:	2001      	movs	r0, #1
 80186b6:	e7a5      	b.n	8018604 <_svfiprintf_r+0xd4>
 80186b8:	2300      	movs	r3, #0
 80186ba:	3401      	adds	r4, #1
 80186bc:	9305      	str	r3, [sp, #20]
 80186be:	4619      	mov	r1, r3
 80186c0:	f04f 0c0a 	mov.w	ip, #10
 80186c4:	4620      	mov	r0, r4
 80186c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186ca:	3a30      	subs	r2, #48	; 0x30
 80186cc:	2a09      	cmp	r2, #9
 80186ce:	d903      	bls.n	80186d8 <_svfiprintf_r+0x1a8>
 80186d0:	2b00      	cmp	r3, #0
 80186d2:	d0c5      	beq.n	8018660 <_svfiprintf_r+0x130>
 80186d4:	9105      	str	r1, [sp, #20]
 80186d6:	e7c3      	b.n	8018660 <_svfiprintf_r+0x130>
 80186d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80186dc:	4604      	mov	r4, r0
 80186de:	2301      	movs	r3, #1
 80186e0:	e7f0      	b.n	80186c4 <_svfiprintf_r+0x194>
 80186e2:	ab03      	add	r3, sp, #12
 80186e4:	9300      	str	r3, [sp, #0]
 80186e6:	462a      	mov	r2, r5
 80186e8:	4b0f      	ldr	r3, [pc, #60]	; (8018728 <_svfiprintf_r+0x1f8>)
 80186ea:	a904      	add	r1, sp, #16
 80186ec:	4638      	mov	r0, r7
 80186ee:	f7fc f9f7 	bl	8014ae0 <_printf_float>
 80186f2:	1c42      	adds	r2, r0, #1
 80186f4:	4606      	mov	r6, r0
 80186f6:	d1d6      	bne.n	80186a6 <_svfiprintf_r+0x176>
 80186f8:	89ab      	ldrh	r3, [r5, #12]
 80186fa:	065b      	lsls	r3, r3, #25
 80186fc:	f53f af2c 	bmi.w	8018558 <_svfiprintf_r+0x28>
 8018700:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018702:	b01d      	add	sp, #116	; 0x74
 8018704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018708:	ab03      	add	r3, sp, #12
 801870a:	9300      	str	r3, [sp, #0]
 801870c:	462a      	mov	r2, r5
 801870e:	4b06      	ldr	r3, [pc, #24]	; (8018728 <_svfiprintf_r+0x1f8>)
 8018710:	a904      	add	r1, sp, #16
 8018712:	4638      	mov	r0, r7
 8018714:	f7fc fc88 	bl	8015028 <_printf_i>
 8018718:	e7eb      	b.n	80186f2 <_svfiprintf_r+0x1c2>
 801871a:	bf00      	nop
 801871c:	0801ac8c 	.word	0x0801ac8c
 8018720:	0801ac96 	.word	0x0801ac96
 8018724:	08014ae1 	.word	0x08014ae1
 8018728:	08018479 	.word	0x08018479
 801872c:	0801ac92 	.word	0x0801ac92

08018730 <_read_r>:
 8018730:	b538      	push	{r3, r4, r5, lr}
 8018732:	4d07      	ldr	r5, [pc, #28]	; (8018750 <_read_r+0x20>)
 8018734:	4604      	mov	r4, r0
 8018736:	4608      	mov	r0, r1
 8018738:	4611      	mov	r1, r2
 801873a:	2200      	movs	r2, #0
 801873c:	602a      	str	r2, [r5, #0]
 801873e:	461a      	mov	r2, r3
 8018740:	f7ee fb22 	bl	8006d88 <_read>
 8018744:	1c43      	adds	r3, r0, #1
 8018746:	d102      	bne.n	801874e <_read_r+0x1e>
 8018748:	682b      	ldr	r3, [r5, #0]
 801874a:	b103      	cbz	r3, 801874e <_read_r+0x1e>
 801874c:	6023      	str	r3, [r4, #0]
 801874e:	bd38      	pop	{r3, r4, r5, pc}
 8018750:	2000a038 	.word	0x2000a038
 8018754:	00000000 	.word	0x00000000

08018758 <nan>:
 8018758:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8018760 <nan+0x8>
 801875c:	4770      	bx	lr
 801875e:	bf00      	nop
 8018760:	00000000 	.word	0x00000000
 8018764:	7ff80000 	.word	0x7ff80000

08018768 <finitef>:
 8018768:	b082      	sub	sp, #8
 801876a:	ed8d 0a01 	vstr	s0, [sp, #4]
 801876e:	9801      	ldr	r0, [sp, #4]
 8018770:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8018774:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8018778:	bfac      	ite	ge
 801877a:	2000      	movge	r0, #0
 801877c:	2001      	movlt	r0, #1
 801877e:	b002      	add	sp, #8
 8018780:	4770      	bx	lr

08018782 <strncmp>:
 8018782:	b510      	push	{r4, lr}
 8018784:	b16a      	cbz	r2, 80187a2 <strncmp+0x20>
 8018786:	3901      	subs	r1, #1
 8018788:	1884      	adds	r4, r0, r2
 801878a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801878e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018792:	4293      	cmp	r3, r2
 8018794:	d103      	bne.n	801879e <strncmp+0x1c>
 8018796:	42a0      	cmp	r0, r4
 8018798:	d001      	beq.n	801879e <strncmp+0x1c>
 801879a:	2b00      	cmp	r3, #0
 801879c:	d1f5      	bne.n	801878a <strncmp+0x8>
 801879e:	1a98      	subs	r0, r3, r2
 80187a0:	bd10      	pop	{r4, pc}
 80187a2:	4610      	mov	r0, r2
 80187a4:	e7fc      	b.n	80187a0 <strncmp+0x1e>

080187a6 <__ascii_wctomb>:
 80187a6:	b149      	cbz	r1, 80187bc <__ascii_wctomb+0x16>
 80187a8:	2aff      	cmp	r2, #255	; 0xff
 80187aa:	bf85      	ittet	hi
 80187ac:	238a      	movhi	r3, #138	; 0x8a
 80187ae:	6003      	strhi	r3, [r0, #0]
 80187b0:	700a      	strbls	r2, [r1, #0]
 80187b2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80187b6:	bf98      	it	ls
 80187b8:	2001      	movls	r0, #1
 80187ba:	4770      	bx	lr
 80187bc:	4608      	mov	r0, r1
 80187be:	4770      	bx	lr

080187c0 <__assert_func>:
 80187c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80187c2:	4614      	mov	r4, r2
 80187c4:	461a      	mov	r2, r3
 80187c6:	4b09      	ldr	r3, [pc, #36]	; (80187ec <__assert_func+0x2c>)
 80187c8:	681b      	ldr	r3, [r3, #0]
 80187ca:	4605      	mov	r5, r0
 80187cc:	68d8      	ldr	r0, [r3, #12]
 80187ce:	b14c      	cbz	r4, 80187e4 <__assert_func+0x24>
 80187d0:	4b07      	ldr	r3, [pc, #28]	; (80187f0 <__assert_func+0x30>)
 80187d2:	9100      	str	r1, [sp, #0]
 80187d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80187d8:	4906      	ldr	r1, [pc, #24]	; (80187f4 <__assert_func+0x34>)
 80187da:	462b      	mov	r3, r5
 80187dc:	f000 f9a6 	bl	8018b2c <fiprintf>
 80187e0:	f000 fc14 	bl	801900c <abort>
 80187e4:	4b04      	ldr	r3, [pc, #16]	; (80187f8 <__assert_func+0x38>)
 80187e6:	461c      	mov	r4, r3
 80187e8:	e7f3      	b.n	80187d2 <__assert_func+0x12>
 80187ea:	bf00      	nop
 80187ec:	20000240 	.word	0x20000240
 80187f0:	0801ac9d 	.word	0x0801ac9d
 80187f4:	0801acaa 	.word	0x0801acaa
 80187f8:	0801acd8 	.word	0x0801acd8

080187fc <__sflush_r>:
 80187fc:	898a      	ldrh	r2, [r1, #12]
 80187fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018802:	4605      	mov	r5, r0
 8018804:	0710      	lsls	r0, r2, #28
 8018806:	460c      	mov	r4, r1
 8018808:	d458      	bmi.n	80188bc <__sflush_r+0xc0>
 801880a:	684b      	ldr	r3, [r1, #4]
 801880c:	2b00      	cmp	r3, #0
 801880e:	dc05      	bgt.n	801881c <__sflush_r+0x20>
 8018810:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018812:	2b00      	cmp	r3, #0
 8018814:	dc02      	bgt.n	801881c <__sflush_r+0x20>
 8018816:	2000      	movs	r0, #0
 8018818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801881c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801881e:	2e00      	cmp	r6, #0
 8018820:	d0f9      	beq.n	8018816 <__sflush_r+0x1a>
 8018822:	2300      	movs	r3, #0
 8018824:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018828:	682f      	ldr	r7, [r5, #0]
 801882a:	602b      	str	r3, [r5, #0]
 801882c:	d032      	beq.n	8018894 <__sflush_r+0x98>
 801882e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018830:	89a3      	ldrh	r3, [r4, #12]
 8018832:	075a      	lsls	r2, r3, #29
 8018834:	d505      	bpl.n	8018842 <__sflush_r+0x46>
 8018836:	6863      	ldr	r3, [r4, #4]
 8018838:	1ac0      	subs	r0, r0, r3
 801883a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801883c:	b10b      	cbz	r3, 8018842 <__sflush_r+0x46>
 801883e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018840:	1ac0      	subs	r0, r0, r3
 8018842:	2300      	movs	r3, #0
 8018844:	4602      	mov	r2, r0
 8018846:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018848:	6a21      	ldr	r1, [r4, #32]
 801884a:	4628      	mov	r0, r5
 801884c:	47b0      	blx	r6
 801884e:	1c43      	adds	r3, r0, #1
 8018850:	89a3      	ldrh	r3, [r4, #12]
 8018852:	d106      	bne.n	8018862 <__sflush_r+0x66>
 8018854:	6829      	ldr	r1, [r5, #0]
 8018856:	291d      	cmp	r1, #29
 8018858:	d82c      	bhi.n	80188b4 <__sflush_r+0xb8>
 801885a:	4a2a      	ldr	r2, [pc, #168]	; (8018904 <__sflush_r+0x108>)
 801885c:	40ca      	lsrs	r2, r1
 801885e:	07d6      	lsls	r6, r2, #31
 8018860:	d528      	bpl.n	80188b4 <__sflush_r+0xb8>
 8018862:	2200      	movs	r2, #0
 8018864:	6062      	str	r2, [r4, #4]
 8018866:	04d9      	lsls	r1, r3, #19
 8018868:	6922      	ldr	r2, [r4, #16]
 801886a:	6022      	str	r2, [r4, #0]
 801886c:	d504      	bpl.n	8018878 <__sflush_r+0x7c>
 801886e:	1c42      	adds	r2, r0, #1
 8018870:	d101      	bne.n	8018876 <__sflush_r+0x7a>
 8018872:	682b      	ldr	r3, [r5, #0]
 8018874:	b903      	cbnz	r3, 8018878 <__sflush_r+0x7c>
 8018876:	6560      	str	r0, [r4, #84]	; 0x54
 8018878:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801887a:	602f      	str	r7, [r5, #0]
 801887c:	2900      	cmp	r1, #0
 801887e:	d0ca      	beq.n	8018816 <__sflush_r+0x1a>
 8018880:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018884:	4299      	cmp	r1, r3
 8018886:	d002      	beq.n	801888e <__sflush_r+0x92>
 8018888:	4628      	mov	r0, r5
 801888a:	f7fb ffdf 	bl	801484c <_free_r>
 801888e:	2000      	movs	r0, #0
 8018890:	6360      	str	r0, [r4, #52]	; 0x34
 8018892:	e7c1      	b.n	8018818 <__sflush_r+0x1c>
 8018894:	6a21      	ldr	r1, [r4, #32]
 8018896:	2301      	movs	r3, #1
 8018898:	4628      	mov	r0, r5
 801889a:	47b0      	blx	r6
 801889c:	1c41      	adds	r1, r0, #1
 801889e:	d1c7      	bne.n	8018830 <__sflush_r+0x34>
 80188a0:	682b      	ldr	r3, [r5, #0]
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d0c4      	beq.n	8018830 <__sflush_r+0x34>
 80188a6:	2b1d      	cmp	r3, #29
 80188a8:	d001      	beq.n	80188ae <__sflush_r+0xb2>
 80188aa:	2b16      	cmp	r3, #22
 80188ac:	d101      	bne.n	80188b2 <__sflush_r+0xb6>
 80188ae:	602f      	str	r7, [r5, #0]
 80188b0:	e7b1      	b.n	8018816 <__sflush_r+0x1a>
 80188b2:	89a3      	ldrh	r3, [r4, #12]
 80188b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80188b8:	81a3      	strh	r3, [r4, #12]
 80188ba:	e7ad      	b.n	8018818 <__sflush_r+0x1c>
 80188bc:	690f      	ldr	r7, [r1, #16]
 80188be:	2f00      	cmp	r7, #0
 80188c0:	d0a9      	beq.n	8018816 <__sflush_r+0x1a>
 80188c2:	0793      	lsls	r3, r2, #30
 80188c4:	680e      	ldr	r6, [r1, #0]
 80188c6:	bf08      	it	eq
 80188c8:	694b      	ldreq	r3, [r1, #20]
 80188ca:	600f      	str	r7, [r1, #0]
 80188cc:	bf18      	it	ne
 80188ce:	2300      	movne	r3, #0
 80188d0:	eba6 0807 	sub.w	r8, r6, r7
 80188d4:	608b      	str	r3, [r1, #8]
 80188d6:	f1b8 0f00 	cmp.w	r8, #0
 80188da:	dd9c      	ble.n	8018816 <__sflush_r+0x1a>
 80188dc:	6a21      	ldr	r1, [r4, #32]
 80188de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80188e0:	4643      	mov	r3, r8
 80188e2:	463a      	mov	r2, r7
 80188e4:	4628      	mov	r0, r5
 80188e6:	47b0      	blx	r6
 80188e8:	2800      	cmp	r0, #0
 80188ea:	dc06      	bgt.n	80188fa <__sflush_r+0xfe>
 80188ec:	89a3      	ldrh	r3, [r4, #12]
 80188ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80188f2:	81a3      	strh	r3, [r4, #12]
 80188f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80188f8:	e78e      	b.n	8018818 <__sflush_r+0x1c>
 80188fa:	4407      	add	r7, r0
 80188fc:	eba8 0800 	sub.w	r8, r8, r0
 8018900:	e7e9      	b.n	80188d6 <__sflush_r+0xda>
 8018902:	bf00      	nop
 8018904:	20400001 	.word	0x20400001

08018908 <_fflush_r>:
 8018908:	b538      	push	{r3, r4, r5, lr}
 801890a:	690b      	ldr	r3, [r1, #16]
 801890c:	4605      	mov	r5, r0
 801890e:	460c      	mov	r4, r1
 8018910:	b913      	cbnz	r3, 8018918 <_fflush_r+0x10>
 8018912:	2500      	movs	r5, #0
 8018914:	4628      	mov	r0, r5
 8018916:	bd38      	pop	{r3, r4, r5, pc}
 8018918:	b118      	cbz	r0, 8018922 <_fflush_r+0x1a>
 801891a:	6983      	ldr	r3, [r0, #24]
 801891c:	b90b      	cbnz	r3, 8018922 <_fflush_r+0x1a>
 801891e:	f000 f887 	bl	8018a30 <__sinit>
 8018922:	4b14      	ldr	r3, [pc, #80]	; (8018974 <_fflush_r+0x6c>)
 8018924:	429c      	cmp	r4, r3
 8018926:	d11b      	bne.n	8018960 <_fflush_r+0x58>
 8018928:	686c      	ldr	r4, [r5, #4]
 801892a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d0ef      	beq.n	8018912 <_fflush_r+0xa>
 8018932:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018934:	07d0      	lsls	r0, r2, #31
 8018936:	d404      	bmi.n	8018942 <_fflush_r+0x3a>
 8018938:	0599      	lsls	r1, r3, #22
 801893a:	d402      	bmi.n	8018942 <_fflush_r+0x3a>
 801893c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801893e:	f000 f927 	bl	8018b90 <__retarget_lock_acquire_recursive>
 8018942:	4628      	mov	r0, r5
 8018944:	4621      	mov	r1, r4
 8018946:	f7ff ff59 	bl	80187fc <__sflush_r>
 801894a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801894c:	07da      	lsls	r2, r3, #31
 801894e:	4605      	mov	r5, r0
 8018950:	d4e0      	bmi.n	8018914 <_fflush_r+0xc>
 8018952:	89a3      	ldrh	r3, [r4, #12]
 8018954:	059b      	lsls	r3, r3, #22
 8018956:	d4dd      	bmi.n	8018914 <_fflush_r+0xc>
 8018958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801895a:	f000 f91a 	bl	8018b92 <__retarget_lock_release_recursive>
 801895e:	e7d9      	b.n	8018914 <_fflush_r+0xc>
 8018960:	4b05      	ldr	r3, [pc, #20]	; (8018978 <_fflush_r+0x70>)
 8018962:	429c      	cmp	r4, r3
 8018964:	d101      	bne.n	801896a <_fflush_r+0x62>
 8018966:	68ac      	ldr	r4, [r5, #8]
 8018968:	e7df      	b.n	801892a <_fflush_r+0x22>
 801896a:	4b04      	ldr	r3, [pc, #16]	; (801897c <_fflush_r+0x74>)
 801896c:	429c      	cmp	r4, r3
 801896e:	bf08      	it	eq
 8018970:	68ec      	ldreq	r4, [r5, #12]
 8018972:	e7da      	b.n	801892a <_fflush_r+0x22>
 8018974:	0801acfc 	.word	0x0801acfc
 8018978:	0801ad1c 	.word	0x0801ad1c
 801897c:	0801acdc 	.word	0x0801acdc

08018980 <std>:
 8018980:	2300      	movs	r3, #0
 8018982:	b510      	push	{r4, lr}
 8018984:	4604      	mov	r4, r0
 8018986:	e9c0 3300 	strd	r3, r3, [r0]
 801898a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801898e:	6083      	str	r3, [r0, #8]
 8018990:	8181      	strh	r1, [r0, #12]
 8018992:	6643      	str	r3, [r0, #100]	; 0x64
 8018994:	81c2      	strh	r2, [r0, #14]
 8018996:	6183      	str	r3, [r0, #24]
 8018998:	4619      	mov	r1, r3
 801899a:	2208      	movs	r2, #8
 801899c:	305c      	adds	r0, #92	; 0x5c
 801899e:	f7fb ff4d 	bl	801483c <memset>
 80189a2:	4b05      	ldr	r3, [pc, #20]	; (80189b8 <std+0x38>)
 80189a4:	6263      	str	r3, [r4, #36]	; 0x24
 80189a6:	4b05      	ldr	r3, [pc, #20]	; (80189bc <std+0x3c>)
 80189a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80189aa:	4b05      	ldr	r3, [pc, #20]	; (80189c0 <std+0x40>)
 80189ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80189ae:	4b05      	ldr	r3, [pc, #20]	; (80189c4 <std+0x44>)
 80189b0:	6224      	str	r4, [r4, #32]
 80189b2:	6323      	str	r3, [r4, #48]	; 0x30
 80189b4:	bd10      	pop	{r4, pc}
 80189b6:	bf00      	nop
 80189b8:	08015831 	.word	0x08015831
 80189bc:	08015853 	.word	0x08015853
 80189c0:	0801588b 	.word	0x0801588b
 80189c4:	080158af 	.word	0x080158af

080189c8 <_cleanup_r>:
 80189c8:	4901      	ldr	r1, [pc, #4]	; (80189d0 <_cleanup_r+0x8>)
 80189ca:	f000 b8c1 	b.w	8018b50 <_fwalk_reent>
 80189ce:	bf00      	nop
 80189d0:	08018909 	.word	0x08018909

080189d4 <__sfmoreglue>:
 80189d4:	b570      	push	{r4, r5, r6, lr}
 80189d6:	1e4a      	subs	r2, r1, #1
 80189d8:	2568      	movs	r5, #104	; 0x68
 80189da:	4355      	muls	r5, r2
 80189dc:	460e      	mov	r6, r1
 80189de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80189e2:	f7fb ff83 	bl	80148ec <_malloc_r>
 80189e6:	4604      	mov	r4, r0
 80189e8:	b140      	cbz	r0, 80189fc <__sfmoreglue+0x28>
 80189ea:	2100      	movs	r1, #0
 80189ec:	e9c0 1600 	strd	r1, r6, [r0]
 80189f0:	300c      	adds	r0, #12
 80189f2:	60a0      	str	r0, [r4, #8]
 80189f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80189f8:	f7fb ff20 	bl	801483c <memset>
 80189fc:	4620      	mov	r0, r4
 80189fe:	bd70      	pop	{r4, r5, r6, pc}

08018a00 <__sfp_lock_acquire>:
 8018a00:	4801      	ldr	r0, [pc, #4]	; (8018a08 <__sfp_lock_acquire+0x8>)
 8018a02:	f000 b8c5 	b.w	8018b90 <__retarget_lock_acquire_recursive>
 8018a06:	bf00      	nop
 8018a08:	2000a044 	.word	0x2000a044

08018a0c <__sfp_lock_release>:
 8018a0c:	4801      	ldr	r0, [pc, #4]	; (8018a14 <__sfp_lock_release+0x8>)
 8018a0e:	f000 b8c0 	b.w	8018b92 <__retarget_lock_release_recursive>
 8018a12:	bf00      	nop
 8018a14:	2000a044 	.word	0x2000a044

08018a18 <__sinit_lock_acquire>:
 8018a18:	4801      	ldr	r0, [pc, #4]	; (8018a20 <__sinit_lock_acquire+0x8>)
 8018a1a:	f000 b8b9 	b.w	8018b90 <__retarget_lock_acquire_recursive>
 8018a1e:	bf00      	nop
 8018a20:	2000a03f 	.word	0x2000a03f

08018a24 <__sinit_lock_release>:
 8018a24:	4801      	ldr	r0, [pc, #4]	; (8018a2c <__sinit_lock_release+0x8>)
 8018a26:	f000 b8b4 	b.w	8018b92 <__retarget_lock_release_recursive>
 8018a2a:	bf00      	nop
 8018a2c:	2000a03f 	.word	0x2000a03f

08018a30 <__sinit>:
 8018a30:	b510      	push	{r4, lr}
 8018a32:	4604      	mov	r4, r0
 8018a34:	f7ff fff0 	bl	8018a18 <__sinit_lock_acquire>
 8018a38:	69a3      	ldr	r3, [r4, #24]
 8018a3a:	b11b      	cbz	r3, 8018a44 <__sinit+0x14>
 8018a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a40:	f7ff bff0 	b.w	8018a24 <__sinit_lock_release>
 8018a44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8018a48:	6523      	str	r3, [r4, #80]	; 0x50
 8018a4a:	4b13      	ldr	r3, [pc, #76]	; (8018a98 <__sinit+0x68>)
 8018a4c:	4a13      	ldr	r2, [pc, #76]	; (8018a9c <__sinit+0x6c>)
 8018a4e:	681b      	ldr	r3, [r3, #0]
 8018a50:	62a2      	str	r2, [r4, #40]	; 0x28
 8018a52:	42a3      	cmp	r3, r4
 8018a54:	bf04      	itt	eq
 8018a56:	2301      	moveq	r3, #1
 8018a58:	61a3      	streq	r3, [r4, #24]
 8018a5a:	4620      	mov	r0, r4
 8018a5c:	f000 f820 	bl	8018aa0 <__sfp>
 8018a60:	6060      	str	r0, [r4, #4]
 8018a62:	4620      	mov	r0, r4
 8018a64:	f000 f81c 	bl	8018aa0 <__sfp>
 8018a68:	60a0      	str	r0, [r4, #8]
 8018a6a:	4620      	mov	r0, r4
 8018a6c:	f000 f818 	bl	8018aa0 <__sfp>
 8018a70:	2200      	movs	r2, #0
 8018a72:	60e0      	str	r0, [r4, #12]
 8018a74:	2104      	movs	r1, #4
 8018a76:	6860      	ldr	r0, [r4, #4]
 8018a78:	f7ff ff82 	bl	8018980 <std>
 8018a7c:	68a0      	ldr	r0, [r4, #8]
 8018a7e:	2201      	movs	r2, #1
 8018a80:	2109      	movs	r1, #9
 8018a82:	f7ff ff7d 	bl	8018980 <std>
 8018a86:	68e0      	ldr	r0, [r4, #12]
 8018a88:	2202      	movs	r2, #2
 8018a8a:	2112      	movs	r1, #18
 8018a8c:	f7ff ff78 	bl	8018980 <std>
 8018a90:	2301      	movs	r3, #1
 8018a92:	61a3      	str	r3, [r4, #24]
 8018a94:	e7d2      	b.n	8018a3c <__sinit+0xc>
 8018a96:	bf00      	nop
 8018a98:	0801a884 	.word	0x0801a884
 8018a9c:	080189c9 	.word	0x080189c9

08018aa0 <__sfp>:
 8018aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018aa2:	4607      	mov	r7, r0
 8018aa4:	f7ff ffac 	bl	8018a00 <__sfp_lock_acquire>
 8018aa8:	4b1e      	ldr	r3, [pc, #120]	; (8018b24 <__sfp+0x84>)
 8018aaa:	681e      	ldr	r6, [r3, #0]
 8018aac:	69b3      	ldr	r3, [r6, #24]
 8018aae:	b913      	cbnz	r3, 8018ab6 <__sfp+0x16>
 8018ab0:	4630      	mov	r0, r6
 8018ab2:	f7ff ffbd 	bl	8018a30 <__sinit>
 8018ab6:	3648      	adds	r6, #72	; 0x48
 8018ab8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8018abc:	3b01      	subs	r3, #1
 8018abe:	d503      	bpl.n	8018ac8 <__sfp+0x28>
 8018ac0:	6833      	ldr	r3, [r6, #0]
 8018ac2:	b30b      	cbz	r3, 8018b08 <__sfp+0x68>
 8018ac4:	6836      	ldr	r6, [r6, #0]
 8018ac6:	e7f7      	b.n	8018ab8 <__sfp+0x18>
 8018ac8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8018acc:	b9d5      	cbnz	r5, 8018b04 <__sfp+0x64>
 8018ace:	4b16      	ldr	r3, [pc, #88]	; (8018b28 <__sfp+0x88>)
 8018ad0:	60e3      	str	r3, [r4, #12]
 8018ad2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8018ad6:	6665      	str	r5, [r4, #100]	; 0x64
 8018ad8:	f000 f859 	bl	8018b8e <__retarget_lock_init_recursive>
 8018adc:	f7ff ff96 	bl	8018a0c <__sfp_lock_release>
 8018ae0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8018ae4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8018ae8:	6025      	str	r5, [r4, #0]
 8018aea:	61a5      	str	r5, [r4, #24]
 8018aec:	2208      	movs	r2, #8
 8018aee:	4629      	mov	r1, r5
 8018af0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8018af4:	f7fb fea2 	bl	801483c <memset>
 8018af8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8018afc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8018b00:	4620      	mov	r0, r4
 8018b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b04:	3468      	adds	r4, #104	; 0x68
 8018b06:	e7d9      	b.n	8018abc <__sfp+0x1c>
 8018b08:	2104      	movs	r1, #4
 8018b0a:	4638      	mov	r0, r7
 8018b0c:	f7ff ff62 	bl	80189d4 <__sfmoreglue>
 8018b10:	4604      	mov	r4, r0
 8018b12:	6030      	str	r0, [r6, #0]
 8018b14:	2800      	cmp	r0, #0
 8018b16:	d1d5      	bne.n	8018ac4 <__sfp+0x24>
 8018b18:	f7ff ff78 	bl	8018a0c <__sfp_lock_release>
 8018b1c:	230c      	movs	r3, #12
 8018b1e:	603b      	str	r3, [r7, #0]
 8018b20:	e7ee      	b.n	8018b00 <__sfp+0x60>
 8018b22:	bf00      	nop
 8018b24:	0801a884 	.word	0x0801a884
 8018b28:	ffff0001 	.word	0xffff0001

08018b2c <fiprintf>:
 8018b2c:	b40e      	push	{r1, r2, r3}
 8018b2e:	b503      	push	{r0, r1, lr}
 8018b30:	4601      	mov	r1, r0
 8018b32:	ab03      	add	r3, sp, #12
 8018b34:	4805      	ldr	r0, [pc, #20]	; (8018b4c <fiprintf+0x20>)
 8018b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b3a:	6800      	ldr	r0, [r0, #0]
 8018b3c:	9301      	str	r3, [sp, #4]
 8018b3e:	f000 f875 	bl	8018c2c <_vfiprintf_r>
 8018b42:	b002      	add	sp, #8
 8018b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8018b48:	b003      	add	sp, #12
 8018b4a:	4770      	bx	lr
 8018b4c:	20000240 	.word	0x20000240

08018b50 <_fwalk_reent>:
 8018b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b54:	4606      	mov	r6, r0
 8018b56:	4688      	mov	r8, r1
 8018b58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018b5c:	2700      	movs	r7, #0
 8018b5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018b62:	f1b9 0901 	subs.w	r9, r9, #1
 8018b66:	d505      	bpl.n	8018b74 <_fwalk_reent+0x24>
 8018b68:	6824      	ldr	r4, [r4, #0]
 8018b6a:	2c00      	cmp	r4, #0
 8018b6c:	d1f7      	bne.n	8018b5e <_fwalk_reent+0xe>
 8018b6e:	4638      	mov	r0, r7
 8018b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b74:	89ab      	ldrh	r3, [r5, #12]
 8018b76:	2b01      	cmp	r3, #1
 8018b78:	d907      	bls.n	8018b8a <_fwalk_reent+0x3a>
 8018b7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018b7e:	3301      	adds	r3, #1
 8018b80:	d003      	beq.n	8018b8a <_fwalk_reent+0x3a>
 8018b82:	4629      	mov	r1, r5
 8018b84:	4630      	mov	r0, r6
 8018b86:	47c0      	blx	r8
 8018b88:	4307      	orrs	r7, r0
 8018b8a:	3568      	adds	r5, #104	; 0x68
 8018b8c:	e7e9      	b.n	8018b62 <_fwalk_reent+0x12>

08018b8e <__retarget_lock_init_recursive>:
 8018b8e:	4770      	bx	lr

08018b90 <__retarget_lock_acquire_recursive>:
 8018b90:	4770      	bx	lr

08018b92 <__retarget_lock_release_recursive>:
 8018b92:	4770      	bx	lr

08018b94 <memmove>:
 8018b94:	4288      	cmp	r0, r1
 8018b96:	b510      	push	{r4, lr}
 8018b98:	eb01 0402 	add.w	r4, r1, r2
 8018b9c:	d902      	bls.n	8018ba4 <memmove+0x10>
 8018b9e:	4284      	cmp	r4, r0
 8018ba0:	4623      	mov	r3, r4
 8018ba2:	d807      	bhi.n	8018bb4 <memmove+0x20>
 8018ba4:	1e43      	subs	r3, r0, #1
 8018ba6:	42a1      	cmp	r1, r4
 8018ba8:	d008      	beq.n	8018bbc <memmove+0x28>
 8018baa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018bae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018bb2:	e7f8      	b.n	8018ba6 <memmove+0x12>
 8018bb4:	4402      	add	r2, r0
 8018bb6:	4601      	mov	r1, r0
 8018bb8:	428a      	cmp	r2, r1
 8018bba:	d100      	bne.n	8018bbe <memmove+0x2a>
 8018bbc:	bd10      	pop	{r4, pc}
 8018bbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018bc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018bc6:	e7f7      	b.n	8018bb8 <memmove+0x24>

08018bc8 <_malloc_usable_size_r>:
 8018bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018bcc:	1f18      	subs	r0, r3, #4
 8018bce:	2b00      	cmp	r3, #0
 8018bd0:	bfbc      	itt	lt
 8018bd2:	580b      	ldrlt	r3, [r1, r0]
 8018bd4:	18c0      	addlt	r0, r0, r3
 8018bd6:	4770      	bx	lr

08018bd8 <__sfputc_r>:
 8018bd8:	6893      	ldr	r3, [r2, #8]
 8018bda:	3b01      	subs	r3, #1
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	b410      	push	{r4}
 8018be0:	6093      	str	r3, [r2, #8]
 8018be2:	da08      	bge.n	8018bf6 <__sfputc_r+0x1e>
 8018be4:	6994      	ldr	r4, [r2, #24]
 8018be6:	42a3      	cmp	r3, r4
 8018be8:	db01      	blt.n	8018bee <__sfputc_r+0x16>
 8018bea:	290a      	cmp	r1, #10
 8018bec:	d103      	bne.n	8018bf6 <__sfputc_r+0x1e>
 8018bee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018bf2:	f000 b94b 	b.w	8018e8c <__swbuf_r>
 8018bf6:	6813      	ldr	r3, [r2, #0]
 8018bf8:	1c58      	adds	r0, r3, #1
 8018bfa:	6010      	str	r0, [r2, #0]
 8018bfc:	7019      	strb	r1, [r3, #0]
 8018bfe:	4608      	mov	r0, r1
 8018c00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018c04:	4770      	bx	lr

08018c06 <__sfputs_r>:
 8018c06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c08:	4606      	mov	r6, r0
 8018c0a:	460f      	mov	r7, r1
 8018c0c:	4614      	mov	r4, r2
 8018c0e:	18d5      	adds	r5, r2, r3
 8018c10:	42ac      	cmp	r4, r5
 8018c12:	d101      	bne.n	8018c18 <__sfputs_r+0x12>
 8018c14:	2000      	movs	r0, #0
 8018c16:	e007      	b.n	8018c28 <__sfputs_r+0x22>
 8018c18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c1c:	463a      	mov	r2, r7
 8018c1e:	4630      	mov	r0, r6
 8018c20:	f7ff ffda 	bl	8018bd8 <__sfputc_r>
 8018c24:	1c43      	adds	r3, r0, #1
 8018c26:	d1f3      	bne.n	8018c10 <__sfputs_r+0xa>
 8018c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018c2c <_vfiprintf_r>:
 8018c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c30:	460d      	mov	r5, r1
 8018c32:	b09d      	sub	sp, #116	; 0x74
 8018c34:	4614      	mov	r4, r2
 8018c36:	4698      	mov	r8, r3
 8018c38:	4606      	mov	r6, r0
 8018c3a:	b118      	cbz	r0, 8018c44 <_vfiprintf_r+0x18>
 8018c3c:	6983      	ldr	r3, [r0, #24]
 8018c3e:	b90b      	cbnz	r3, 8018c44 <_vfiprintf_r+0x18>
 8018c40:	f7ff fef6 	bl	8018a30 <__sinit>
 8018c44:	4b89      	ldr	r3, [pc, #548]	; (8018e6c <_vfiprintf_r+0x240>)
 8018c46:	429d      	cmp	r5, r3
 8018c48:	d11b      	bne.n	8018c82 <_vfiprintf_r+0x56>
 8018c4a:	6875      	ldr	r5, [r6, #4]
 8018c4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018c4e:	07d9      	lsls	r1, r3, #31
 8018c50:	d405      	bmi.n	8018c5e <_vfiprintf_r+0x32>
 8018c52:	89ab      	ldrh	r3, [r5, #12]
 8018c54:	059a      	lsls	r2, r3, #22
 8018c56:	d402      	bmi.n	8018c5e <_vfiprintf_r+0x32>
 8018c58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018c5a:	f7ff ff99 	bl	8018b90 <__retarget_lock_acquire_recursive>
 8018c5e:	89ab      	ldrh	r3, [r5, #12]
 8018c60:	071b      	lsls	r3, r3, #28
 8018c62:	d501      	bpl.n	8018c68 <_vfiprintf_r+0x3c>
 8018c64:	692b      	ldr	r3, [r5, #16]
 8018c66:	b9eb      	cbnz	r3, 8018ca4 <_vfiprintf_r+0x78>
 8018c68:	4629      	mov	r1, r5
 8018c6a:	4630      	mov	r0, r6
 8018c6c:	f000 f960 	bl	8018f30 <__swsetup_r>
 8018c70:	b1c0      	cbz	r0, 8018ca4 <_vfiprintf_r+0x78>
 8018c72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018c74:	07dc      	lsls	r4, r3, #31
 8018c76:	d50e      	bpl.n	8018c96 <_vfiprintf_r+0x6a>
 8018c78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018c7c:	b01d      	add	sp, #116	; 0x74
 8018c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c82:	4b7b      	ldr	r3, [pc, #492]	; (8018e70 <_vfiprintf_r+0x244>)
 8018c84:	429d      	cmp	r5, r3
 8018c86:	d101      	bne.n	8018c8c <_vfiprintf_r+0x60>
 8018c88:	68b5      	ldr	r5, [r6, #8]
 8018c8a:	e7df      	b.n	8018c4c <_vfiprintf_r+0x20>
 8018c8c:	4b79      	ldr	r3, [pc, #484]	; (8018e74 <_vfiprintf_r+0x248>)
 8018c8e:	429d      	cmp	r5, r3
 8018c90:	bf08      	it	eq
 8018c92:	68f5      	ldreq	r5, [r6, #12]
 8018c94:	e7da      	b.n	8018c4c <_vfiprintf_r+0x20>
 8018c96:	89ab      	ldrh	r3, [r5, #12]
 8018c98:	0598      	lsls	r0, r3, #22
 8018c9a:	d4ed      	bmi.n	8018c78 <_vfiprintf_r+0x4c>
 8018c9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018c9e:	f7ff ff78 	bl	8018b92 <__retarget_lock_release_recursive>
 8018ca2:	e7e9      	b.n	8018c78 <_vfiprintf_r+0x4c>
 8018ca4:	2300      	movs	r3, #0
 8018ca6:	9309      	str	r3, [sp, #36]	; 0x24
 8018ca8:	2320      	movs	r3, #32
 8018caa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018cae:	f8cd 800c 	str.w	r8, [sp, #12]
 8018cb2:	2330      	movs	r3, #48	; 0x30
 8018cb4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8018e78 <_vfiprintf_r+0x24c>
 8018cb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018cbc:	f04f 0901 	mov.w	r9, #1
 8018cc0:	4623      	mov	r3, r4
 8018cc2:	469a      	mov	sl, r3
 8018cc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018cc8:	b10a      	cbz	r2, 8018cce <_vfiprintf_r+0xa2>
 8018cca:	2a25      	cmp	r2, #37	; 0x25
 8018ccc:	d1f9      	bne.n	8018cc2 <_vfiprintf_r+0x96>
 8018cce:	ebba 0b04 	subs.w	fp, sl, r4
 8018cd2:	d00b      	beq.n	8018cec <_vfiprintf_r+0xc0>
 8018cd4:	465b      	mov	r3, fp
 8018cd6:	4622      	mov	r2, r4
 8018cd8:	4629      	mov	r1, r5
 8018cda:	4630      	mov	r0, r6
 8018cdc:	f7ff ff93 	bl	8018c06 <__sfputs_r>
 8018ce0:	3001      	adds	r0, #1
 8018ce2:	f000 80aa 	beq.w	8018e3a <_vfiprintf_r+0x20e>
 8018ce6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018ce8:	445a      	add	r2, fp
 8018cea:	9209      	str	r2, [sp, #36]	; 0x24
 8018cec:	f89a 3000 	ldrb.w	r3, [sl]
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	f000 80a2 	beq.w	8018e3a <_vfiprintf_r+0x20e>
 8018cf6:	2300      	movs	r3, #0
 8018cf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018cfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d00:	f10a 0a01 	add.w	sl, sl, #1
 8018d04:	9304      	str	r3, [sp, #16]
 8018d06:	9307      	str	r3, [sp, #28]
 8018d08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018d0c:	931a      	str	r3, [sp, #104]	; 0x68
 8018d0e:	4654      	mov	r4, sl
 8018d10:	2205      	movs	r2, #5
 8018d12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d16:	4858      	ldr	r0, [pc, #352]	; (8018e78 <_vfiprintf_r+0x24c>)
 8018d18:	f7e7 fa62 	bl	80001e0 <memchr>
 8018d1c:	9a04      	ldr	r2, [sp, #16]
 8018d1e:	b9d8      	cbnz	r0, 8018d58 <_vfiprintf_r+0x12c>
 8018d20:	06d1      	lsls	r1, r2, #27
 8018d22:	bf44      	itt	mi
 8018d24:	2320      	movmi	r3, #32
 8018d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018d2a:	0713      	lsls	r3, r2, #28
 8018d2c:	bf44      	itt	mi
 8018d2e:	232b      	movmi	r3, #43	; 0x2b
 8018d30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018d34:	f89a 3000 	ldrb.w	r3, [sl]
 8018d38:	2b2a      	cmp	r3, #42	; 0x2a
 8018d3a:	d015      	beq.n	8018d68 <_vfiprintf_r+0x13c>
 8018d3c:	9a07      	ldr	r2, [sp, #28]
 8018d3e:	4654      	mov	r4, sl
 8018d40:	2000      	movs	r0, #0
 8018d42:	f04f 0c0a 	mov.w	ip, #10
 8018d46:	4621      	mov	r1, r4
 8018d48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d4c:	3b30      	subs	r3, #48	; 0x30
 8018d4e:	2b09      	cmp	r3, #9
 8018d50:	d94e      	bls.n	8018df0 <_vfiprintf_r+0x1c4>
 8018d52:	b1b0      	cbz	r0, 8018d82 <_vfiprintf_r+0x156>
 8018d54:	9207      	str	r2, [sp, #28]
 8018d56:	e014      	b.n	8018d82 <_vfiprintf_r+0x156>
 8018d58:	eba0 0308 	sub.w	r3, r0, r8
 8018d5c:	fa09 f303 	lsl.w	r3, r9, r3
 8018d60:	4313      	orrs	r3, r2
 8018d62:	9304      	str	r3, [sp, #16]
 8018d64:	46a2      	mov	sl, r4
 8018d66:	e7d2      	b.n	8018d0e <_vfiprintf_r+0xe2>
 8018d68:	9b03      	ldr	r3, [sp, #12]
 8018d6a:	1d19      	adds	r1, r3, #4
 8018d6c:	681b      	ldr	r3, [r3, #0]
 8018d6e:	9103      	str	r1, [sp, #12]
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	bfbb      	ittet	lt
 8018d74:	425b      	neglt	r3, r3
 8018d76:	f042 0202 	orrlt.w	r2, r2, #2
 8018d7a:	9307      	strge	r3, [sp, #28]
 8018d7c:	9307      	strlt	r3, [sp, #28]
 8018d7e:	bfb8      	it	lt
 8018d80:	9204      	strlt	r2, [sp, #16]
 8018d82:	7823      	ldrb	r3, [r4, #0]
 8018d84:	2b2e      	cmp	r3, #46	; 0x2e
 8018d86:	d10c      	bne.n	8018da2 <_vfiprintf_r+0x176>
 8018d88:	7863      	ldrb	r3, [r4, #1]
 8018d8a:	2b2a      	cmp	r3, #42	; 0x2a
 8018d8c:	d135      	bne.n	8018dfa <_vfiprintf_r+0x1ce>
 8018d8e:	9b03      	ldr	r3, [sp, #12]
 8018d90:	1d1a      	adds	r2, r3, #4
 8018d92:	681b      	ldr	r3, [r3, #0]
 8018d94:	9203      	str	r2, [sp, #12]
 8018d96:	2b00      	cmp	r3, #0
 8018d98:	bfb8      	it	lt
 8018d9a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8018d9e:	3402      	adds	r4, #2
 8018da0:	9305      	str	r3, [sp, #20]
 8018da2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8018e88 <_vfiprintf_r+0x25c>
 8018da6:	7821      	ldrb	r1, [r4, #0]
 8018da8:	2203      	movs	r2, #3
 8018daa:	4650      	mov	r0, sl
 8018dac:	f7e7 fa18 	bl	80001e0 <memchr>
 8018db0:	b140      	cbz	r0, 8018dc4 <_vfiprintf_r+0x198>
 8018db2:	2340      	movs	r3, #64	; 0x40
 8018db4:	eba0 000a 	sub.w	r0, r0, sl
 8018db8:	fa03 f000 	lsl.w	r0, r3, r0
 8018dbc:	9b04      	ldr	r3, [sp, #16]
 8018dbe:	4303      	orrs	r3, r0
 8018dc0:	3401      	adds	r4, #1
 8018dc2:	9304      	str	r3, [sp, #16]
 8018dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018dc8:	482c      	ldr	r0, [pc, #176]	; (8018e7c <_vfiprintf_r+0x250>)
 8018dca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018dce:	2206      	movs	r2, #6
 8018dd0:	f7e7 fa06 	bl	80001e0 <memchr>
 8018dd4:	2800      	cmp	r0, #0
 8018dd6:	d03f      	beq.n	8018e58 <_vfiprintf_r+0x22c>
 8018dd8:	4b29      	ldr	r3, [pc, #164]	; (8018e80 <_vfiprintf_r+0x254>)
 8018dda:	bb1b      	cbnz	r3, 8018e24 <_vfiprintf_r+0x1f8>
 8018ddc:	9b03      	ldr	r3, [sp, #12]
 8018dde:	3307      	adds	r3, #7
 8018de0:	f023 0307 	bic.w	r3, r3, #7
 8018de4:	3308      	adds	r3, #8
 8018de6:	9303      	str	r3, [sp, #12]
 8018de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018dea:	443b      	add	r3, r7
 8018dec:	9309      	str	r3, [sp, #36]	; 0x24
 8018dee:	e767      	b.n	8018cc0 <_vfiprintf_r+0x94>
 8018df0:	fb0c 3202 	mla	r2, ip, r2, r3
 8018df4:	460c      	mov	r4, r1
 8018df6:	2001      	movs	r0, #1
 8018df8:	e7a5      	b.n	8018d46 <_vfiprintf_r+0x11a>
 8018dfa:	2300      	movs	r3, #0
 8018dfc:	3401      	adds	r4, #1
 8018dfe:	9305      	str	r3, [sp, #20]
 8018e00:	4619      	mov	r1, r3
 8018e02:	f04f 0c0a 	mov.w	ip, #10
 8018e06:	4620      	mov	r0, r4
 8018e08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e0c:	3a30      	subs	r2, #48	; 0x30
 8018e0e:	2a09      	cmp	r2, #9
 8018e10:	d903      	bls.n	8018e1a <_vfiprintf_r+0x1ee>
 8018e12:	2b00      	cmp	r3, #0
 8018e14:	d0c5      	beq.n	8018da2 <_vfiprintf_r+0x176>
 8018e16:	9105      	str	r1, [sp, #20]
 8018e18:	e7c3      	b.n	8018da2 <_vfiprintf_r+0x176>
 8018e1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8018e1e:	4604      	mov	r4, r0
 8018e20:	2301      	movs	r3, #1
 8018e22:	e7f0      	b.n	8018e06 <_vfiprintf_r+0x1da>
 8018e24:	ab03      	add	r3, sp, #12
 8018e26:	9300      	str	r3, [sp, #0]
 8018e28:	462a      	mov	r2, r5
 8018e2a:	4b16      	ldr	r3, [pc, #88]	; (8018e84 <_vfiprintf_r+0x258>)
 8018e2c:	a904      	add	r1, sp, #16
 8018e2e:	4630      	mov	r0, r6
 8018e30:	f7fb fe56 	bl	8014ae0 <_printf_float>
 8018e34:	4607      	mov	r7, r0
 8018e36:	1c78      	adds	r0, r7, #1
 8018e38:	d1d6      	bne.n	8018de8 <_vfiprintf_r+0x1bc>
 8018e3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018e3c:	07d9      	lsls	r1, r3, #31
 8018e3e:	d405      	bmi.n	8018e4c <_vfiprintf_r+0x220>
 8018e40:	89ab      	ldrh	r3, [r5, #12]
 8018e42:	059a      	lsls	r2, r3, #22
 8018e44:	d402      	bmi.n	8018e4c <_vfiprintf_r+0x220>
 8018e46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018e48:	f7ff fea3 	bl	8018b92 <__retarget_lock_release_recursive>
 8018e4c:	89ab      	ldrh	r3, [r5, #12]
 8018e4e:	065b      	lsls	r3, r3, #25
 8018e50:	f53f af12 	bmi.w	8018c78 <_vfiprintf_r+0x4c>
 8018e54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018e56:	e711      	b.n	8018c7c <_vfiprintf_r+0x50>
 8018e58:	ab03      	add	r3, sp, #12
 8018e5a:	9300      	str	r3, [sp, #0]
 8018e5c:	462a      	mov	r2, r5
 8018e5e:	4b09      	ldr	r3, [pc, #36]	; (8018e84 <_vfiprintf_r+0x258>)
 8018e60:	a904      	add	r1, sp, #16
 8018e62:	4630      	mov	r0, r6
 8018e64:	f7fc f8e0 	bl	8015028 <_printf_i>
 8018e68:	e7e4      	b.n	8018e34 <_vfiprintf_r+0x208>
 8018e6a:	bf00      	nop
 8018e6c:	0801acfc 	.word	0x0801acfc
 8018e70:	0801ad1c 	.word	0x0801ad1c
 8018e74:	0801acdc 	.word	0x0801acdc
 8018e78:	0801ac8c 	.word	0x0801ac8c
 8018e7c:	0801ac96 	.word	0x0801ac96
 8018e80:	08014ae1 	.word	0x08014ae1
 8018e84:	08018c07 	.word	0x08018c07
 8018e88:	0801ac92 	.word	0x0801ac92

08018e8c <__swbuf_r>:
 8018e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e8e:	460e      	mov	r6, r1
 8018e90:	4614      	mov	r4, r2
 8018e92:	4605      	mov	r5, r0
 8018e94:	b118      	cbz	r0, 8018e9e <__swbuf_r+0x12>
 8018e96:	6983      	ldr	r3, [r0, #24]
 8018e98:	b90b      	cbnz	r3, 8018e9e <__swbuf_r+0x12>
 8018e9a:	f7ff fdc9 	bl	8018a30 <__sinit>
 8018e9e:	4b21      	ldr	r3, [pc, #132]	; (8018f24 <__swbuf_r+0x98>)
 8018ea0:	429c      	cmp	r4, r3
 8018ea2:	d12b      	bne.n	8018efc <__swbuf_r+0x70>
 8018ea4:	686c      	ldr	r4, [r5, #4]
 8018ea6:	69a3      	ldr	r3, [r4, #24]
 8018ea8:	60a3      	str	r3, [r4, #8]
 8018eaa:	89a3      	ldrh	r3, [r4, #12]
 8018eac:	071a      	lsls	r2, r3, #28
 8018eae:	d52f      	bpl.n	8018f10 <__swbuf_r+0x84>
 8018eb0:	6923      	ldr	r3, [r4, #16]
 8018eb2:	b36b      	cbz	r3, 8018f10 <__swbuf_r+0x84>
 8018eb4:	6923      	ldr	r3, [r4, #16]
 8018eb6:	6820      	ldr	r0, [r4, #0]
 8018eb8:	1ac0      	subs	r0, r0, r3
 8018eba:	6963      	ldr	r3, [r4, #20]
 8018ebc:	b2f6      	uxtb	r6, r6
 8018ebe:	4283      	cmp	r3, r0
 8018ec0:	4637      	mov	r7, r6
 8018ec2:	dc04      	bgt.n	8018ece <__swbuf_r+0x42>
 8018ec4:	4621      	mov	r1, r4
 8018ec6:	4628      	mov	r0, r5
 8018ec8:	f7ff fd1e 	bl	8018908 <_fflush_r>
 8018ecc:	bb30      	cbnz	r0, 8018f1c <__swbuf_r+0x90>
 8018ece:	68a3      	ldr	r3, [r4, #8]
 8018ed0:	3b01      	subs	r3, #1
 8018ed2:	60a3      	str	r3, [r4, #8]
 8018ed4:	6823      	ldr	r3, [r4, #0]
 8018ed6:	1c5a      	adds	r2, r3, #1
 8018ed8:	6022      	str	r2, [r4, #0]
 8018eda:	701e      	strb	r6, [r3, #0]
 8018edc:	6963      	ldr	r3, [r4, #20]
 8018ede:	3001      	adds	r0, #1
 8018ee0:	4283      	cmp	r3, r0
 8018ee2:	d004      	beq.n	8018eee <__swbuf_r+0x62>
 8018ee4:	89a3      	ldrh	r3, [r4, #12]
 8018ee6:	07db      	lsls	r3, r3, #31
 8018ee8:	d506      	bpl.n	8018ef8 <__swbuf_r+0x6c>
 8018eea:	2e0a      	cmp	r6, #10
 8018eec:	d104      	bne.n	8018ef8 <__swbuf_r+0x6c>
 8018eee:	4621      	mov	r1, r4
 8018ef0:	4628      	mov	r0, r5
 8018ef2:	f7ff fd09 	bl	8018908 <_fflush_r>
 8018ef6:	b988      	cbnz	r0, 8018f1c <__swbuf_r+0x90>
 8018ef8:	4638      	mov	r0, r7
 8018efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018efc:	4b0a      	ldr	r3, [pc, #40]	; (8018f28 <__swbuf_r+0x9c>)
 8018efe:	429c      	cmp	r4, r3
 8018f00:	d101      	bne.n	8018f06 <__swbuf_r+0x7a>
 8018f02:	68ac      	ldr	r4, [r5, #8]
 8018f04:	e7cf      	b.n	8018ea6 <__swbuf_r+0x1a>
 8018f06:	4b09      	ldr	r3, [pc, #36]	; (8018f2c <__swbuf_r+0xa0>)
 8018f08:	429c      	cmp	r4, r3
 8018f0a:	bf08      	it	eq
 8018f0c:	68ec      	ldreq	r4, [r5, #12]
 8018f0e:	e7ca      	b.n	8018ea6 <__swbuf_r+0x1a>
 8018f10:	4621      	mov	r1, r4
 8018f12:	4628      	mov	r0, r5
 8018f14:	f000 f80c 	bl	8018f30 <__swsetup_r>
 8018f18:	2800      	cmp	r0, #0
 8018f1a:	d0cb      	beq.n	8018eb4 <__swbuf_r+0x28>
 8018f1c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8018f20:	e7ea      	b.n	8018ef8 <__swbuf_r+0x6c>
 8018f22:	bf00      	nop
 8018f24:	0801acfc 	.word	0x0801acfc
 8018f28:	0801ad1c 	.word	0x0801ad1c
 8018f2c:	0801acdc 	.word	0x0801acdc

08018f30 <__swsetup_r>:
 8018f30:	4b32      	ldr	r3, [pc, #200]	; (8018ffc <__swsetup_r+0xcc>)
 8018f32:	b570      	push	{r4, r5, r6, lr}
 8018f34:	681d      	ldr	r5, [r3, #0]
 8018f36:	4606      	mov	r6, r0
 8018f38:	460c      	mov	r4, r1
 8018f3a:	b125      	cbz	r5, 8018f46 <__swsetup_r+0x16>
 8018f3c:	69ab      	ldr	r3, [r5, #24]
 8018f3e:	b913      	cbnz	r3, 8018f46 <__swsetup_r+0x16>
 8018f40:	4628      	mov	r0, r5
 8018f42:	f7ff fd75 	bl	8018a30 <__sinit>
 8018f46:	4b2e      	ldr	r3, [pc, #184]	; (8019000 <__swsetup_r+0xd0>)
 8018f48:	429c      	cmp	r4, r3
 8018f4a:	d10f      	bne.n	8018f6c <__swsetup_r+0x3c>
 8018f4c:	686c      	ldr	r4, [r5, #4]
 8018f4e:	89a3      	ldrh	r3, [r4, #12]
 8018f50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018f54:	0719      	lsls	r1, r3, #28
 8018f56:	d42c      	bmi.n	8018fb2 <__swsetup_r+0x82>
 8018f58:	06dd      	lsls	r5, r3, #27
 8018f5a:	d411      	bmi.n	8018f80 <__swsetup_r+0x50>
 8018f5c:	2309      	movs	r3, #9
 8018f5e:	6033      	str	r3, [r6, #0]
 8018f60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018f64:	81a3      	strh	r3, [r4, #12]
 8018f66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018f6a:	e03e      	b.n	8018fea <__swsetup_r+0xba>
 8018f6c:	4b25      	ldr	r3, [pc, #148]	; (8019004 <__swsetup_r+0xd4>)
 8018f6e:	429c      	cmp	r4, r3
 8018f70:	d101      	bne.n	8018f76 <__swsetup_r+0x46>
 8018f72:	68ac      	ldr	r4, [r5, #8]
 8018f74:	e7eb      	b.n	8018f4e <__swsetup_r+0x1e>
 8018f76:	4b24      	ldr	r3, [pc, #144]	; (8019008 <__swsetup_r+0xd8>)
 8018f78:	429c      	cmp	r4, r3
 8018f7a:	bf08      	it	eq
 8018f7c:	68ec      	ldreq	r4, [r5, #12]
 8018f7e:	e7e6      	b.n	8018f4e <__swsetup_r+0x1e>
 8018f80:	0758      	lsls	r0, r3, #29
 8018f82:	d512      	bpl.n	8018faa <__swsetup_r+0x7a>
 8018f84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018f86:	b141      	cbz	r1, 8018f9a <__swsetup_r+0x6a>
 8018f88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018f8c:	4299      	cmp	r1, r3
 8018f8e:	d002      	beq.n	8018f96 <__swsetup_r+0x66>
 8018f90:	4630      	mov	r0, r6
 8018f92:	f7fb fc5b 	bl	801484c <_free_r>
 8018f96:	2300      	movs	r3, #0
 8018f98:	6363      	str	r3, [r4, #52]	; 0x34
 8018f9a:	89a3      	ldrh	r3, [r4, #12]
 8018f9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018fa0:	81a3      	strh	r3, [r4, #12]
 8018fa2:	2300      	movs	r3, #0
 8018fa4:	6063      	str	r3, [r4, #4]
 8018fa6:	6923      	ldr	r3, [r4, #16]
 8018fa8:	6023      	str	r3, [r4, #0]
 8018faa:	89a3      	ldrh	r3, [r4, #12]
 8018fac:	f043 0308 	orr.w	r3, r3, #8
 8018fb0:	81a3      	strh	r3, [r4, #12]
 8018fb2:	6923      	ldr	r3, [r4, #16]
 8018fb4:	b94b      	cbnz	r3, 8018fca <__swsetup_r+0x9a>
 8018fb6:	89a3      	ldrh	r3, [r4, #12]
 8018fb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018fbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018fc0:	d003      	beq.n	8018fca <__swsetup_r+0x9a>
 8018fc2:	4621      	mov	r1, r4
 8018fc4:	4630      	mov	r0, r6
 8018fc6:	f000 f84d 	bl	8019064 <__smakebuf_r>
 8018fca:	89a0      	ldrh	r0, [r4, #12]
 8018fcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018fd0:	f010 0301 	ands.w	r3, r0, #1
 8018fd4:	d00a      	beq.n	8018fec <__swsetup_r+0xbc>
 8018fd6:	2300      	movs	r3, #0
 8018fd8:	60a3      	str	r3, [r4, #8]
 8018fda:	6963      	ldr	r3, [r4, #20]
 8018fdc:	425b      	negs	r3, r3
 8018fde:	61a3      	str	r3, [r4, #24]
 8018fe0:	6923      	ldr	r3, [r4, #16]
 8018fe2:	b943      	cbnz	r3, 8018ff6 <__swsetup_r+0xc6>
 8018fe4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018fe8:	d1ba      	bne.n	8018f60 <__swsetup_r+0x30>
 8018fea:	bd70      	pop	{r4, r5, r6, pc}
 8018fec:	0781      	lsls	r1, r0, #30
 8018fee:	bf58      	it	pl
 8018ff0:	6963      	ldrpl	r3, [r4, #20]
 8018ff2:	60a3      	str	r3, [r4, #8]
 8018ff4:	e7f4      	b.n	8018fe0 <__swsetup_r+0xb0>
 8018ff6:	2000      	movs	r0, #0
 8018ff8:	e7f7      	b.n	8018fea <__swsetup_r+0xba>
 8018ffa:	bf00      	nop
 8018ffc:	20000240 	.word	0x20000240
 8019000:	0801acfc 	.word	0x0801acfc
 8019004:	0801ad1c 	.word	0x0801ad1c
 8019008:	0801acdc 	.word	0x0801acdc

0801900c <abort>:
 801900c:	b508      	push	{r3, lr}
 801900e:	2006      	movs	r0, #6
 8019010:	f000 f890 	bl	8019134 <raise>
 8019014:	2001      	movs	r0, #1
 8019016:	f7ed fead 	bl	8006d74 <_exit>

0801901a <__swhatbuf_r>:
 801901a:	b570      	push	{r4, r5, r6, lr}
 801901c:	460e      	mov	r6, r1
 801901e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019022:	2900      	cmp	r1, #0
 8019024:	b096      	sub	sp, #88	; 0x58
 8019026:	4614      	mov	r4, r2
 8019028:	461d      	mov	r5, r3
 801902a:	da07      	bge.n	801903c <__swhatbuf_r+0x22>
 801902c:	2300      	movs	r3, #0
 801902e:	602b      	str	r3, [r5, #0]
 8019030:	89b3      	ldrh	r3, [r6, #12]
 8019032:	061a      	lsls	r2, r3, #24
 8019034:	d410      	bmi.n	8019058 <__swhatbuf_r+0x3e>
 8019036:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801903a:	e00e      	b.n	801905a <__swhatbuf_r+0x40>
 801903c:	466a      	mov	r2, sp
 801903e:	f000 f895 	bl	801916c <_fstat_r>
 8019042:	2800      	cmp	r0, #0
 8019044:	dbf2      	blt.n	801902c <__swhatbuf_r+0x12>
 8019046:	9a01      	ldr	r2, [sp, #4]
 8019048:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801904c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8019050:	425a      	negs	r2, r3
 8019052:	415a      	adcs	r2, r3
 8019054:	602a      	str	r2, [r5, #0]
 8019056:	e7ee      	b.n	8019036 <__swhatbuf_r+0x1c>
 8019058:	2340      	movs	r3, #64	; 0x40
 801905a:	2000      	movs	r0, #0
 801905c:	6023      	str	r3, [r4, #0]
 801905e:	b016      	add	sp, #88	; 0x58
 8019060:	bd70      	pop	{r4, r5, r6, pc}
	...

08019064 <__smakebuf_r>:
 8019064:	898b      	ldrh	r3, [r1, #12]
 8019066:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019068:	079d      	lsls	r5, r3, #30
 801906a:	4606      	mov	r6, r0
 801906c:	460c      	mov	r4, r1
 801906e:	d507      	bpl.n	8019080 <__smakebuf_r+0x1c>
 8019070:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019074:	6023      	str	r3, [r4, #0]
 8019076:	6123      	str	r3, [r4, #16]
 8019078:	2301      	movs	r3, #1
 801907a:	6163      	str	r3, [r4, #20]
 801907c:	b002      	add	sp, #8
 801907e:	bd70      	pop	{r4, r5, r6, pc}
 8019080:	ab01      	add	r3, sp, #4
 8019082:	466a      	mov	r2, sp
 8019084:	f7ff ffc9 	bl	801901a <__swhatbuf_r>
 8019088:	9900      	ldr	r1, [sp, #0]
 801908a:	4605      	mov	r5, r0
 801908c:	4630      	mov	r0, r6
 801908e:	f7fb fc2d 	bl	80148ec <_malloc_r>
 8019092:	b948      	cbnz	r0, 80190a8 <__smakebuf_r+0x44>
 8019094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019098:	059a      	lsls	r2, r3, #22
 801909a:	d4ef      	bmi.n	801907c <__smakebuf_r+0x18>
 801909c:	f023 0303 	bic.w	r3, r3, #3
 80190a0:	f043 0302 	orr.w	r3, r3, #2
 80190a4:	81a3      	strh	r3, [r4, #12]
 80190a6:	e7e3      	b.n	8019070 <__smakebuf_r+0xc>
 80190a8:	4b0d      	ldr	r3, [pc, #52]	; (80190e0 <__smakebuf_r+0x7c>)
 80190aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80190ac:	89a3      	ldrh	r3, [r4, #12]
 80190ae:	6020      	str	r0, [r4, #0]
 80190b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80190b4:	81a3      	strh	r3, [r4, #12]
 80190b6:	9b00      	ldr	r3, [sp, #0]
 80190b8:	6163      	str	r3, [r4, #20]
 80190ba:	9b01      	ldr	r3, [sp, #4]
 80190bc:	6120      	str	r0, [r4, #16]
 80190be:	b15b      	cbz	r3, 80190d8 <__smakebuf_r+0x74>
 80190c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80190c4:	4630      	mov	r0, r6
 80190c6:	f000 f863 	bl	8019190 <_isatty_r>
 80190ca:	b128      	cbz	r0, 80190d8 <__smakebuf_r+0x74>
 80190cc:	89a3      	ldrh	r3, [r4, #12]
 80190ce:	f023 0303 	bic.w	r3, r3, #3
 80190d2:	f043 0301 	orr.w	r3, r3, #1
 80190d6:	81a3      	strh	r3, [r4, #12]
 80190d8:	89a0      	ldrh	r0, [r4, #12]
 80190da:	4305      	orrs	r5, r0
 80190dc:	81a5      	strh	r5, [r4, #12]
 80190de:	e7cd      	b.n	801907c <__smakebuf_r+0x18>
 80190e0:	080189c9 	.word	0x080189c9

080190e4 <_raise_r>:
 80190e4:	291f      	cmp	r1, #31
 80190e6:	b538      	push	{r3, r4, r5, lr}
 80190e8:	4604      	mov	r4, r0
 80190ea:	460d      	mov	r5, r1
 80190ec:	d904      	bls.n	80190f8 <_raise_r+0x14>
 80190ee:	2316      	movs	r3, #22
 80190f0:	6003      	str	r3, [r0, #0]
 80190f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80190f6:	bd38      	pop	{r3, r4, r5, pc}
 80190f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80190fa:	b112      	cbz	r2, 8019102 <_raise_r+0x1e>
 80190fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019100:	b94b      	cbnz	r3, 8019116 <_raise_r+0x32>
 8019102:	4620      	mov	r0, r4
 8019104:	f000 f830 	bl	8019168 <_getpid_r>
 8019108:	462a      	mov	r2, r5
 801910a:	4601      	mov	r1, r0
 801910c:	4620      	mov	r0, r4
 801910e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019112:	f000 b817 	b.w	8019144 <_kill_r>
 8019116:	2b01      	cmp	r3, #1
 8019118:	d00a      	beq.n	8019130 <_raise_r+0x4c>
 801911a:	1c59      	adds	r1, r3, #1
 801911c:	d103      	bne.n	8019126 <_raise_r+0x42>
 801911e:	2316      	movs	r3, #22
 8019120:	6003      	str	r3, [r0, #0]
 8019122:	2001      	movs	r0, #1
 8019124:	e7e7      	b.n	80190f6 <_raise_r+0x12>
 8019126:	2400      	movs	r4, #0
 8019128:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801912c:	4628      	mov	r0, r5
 801912e:	4798      	blx	r3
 8019130:	2000      	movs	r0, #0
 8019132:	e7e0      	b.n	80190f6 <_raise_r+0x12>

08019134 <raise>:
 8019134:	4b02      	ldr	r3, [pc, #8]	; (8019140 <raise+0xc>)
 8019136:	4601      	mov	r1, r0
 8019138:	6818      	ldr	r0, [r3, #0]
 801913a:	f7ff bfd3 	b.w	80190e4 <_raise_r>
 801913e:	bf00      	nop
 8019140:	20000240 	.word	0x20000240

08019144 <_kill_r>:
 8019144:	b538      	push	{r3, r4, r5, lr}
 8019146:	4d07      	ldr	r5, [pc, #28]	; (8019164 <_kill_r+0x20>)
 8019148:	2300      	movs	r3, #0
 801914a:	4604      	mov	r4, r0
 801914c:	4608      	mov	r0, r1
 801914e:	4611      	mov	r1, r2
 8019150:	602b      	str	r3, [r5, #0]
 8019152:	f7ed fdff 	bl	8006d54 <_kill>
 8019156:	1c43      	adds	r3, r0, #1
 8019158:	d102      	bne.n	8019160 <_kill_r+0x1c>
 801915a:	682b      	ldr	r3, [r5, #0]
 801915c:	b103      	cbz	r3, 8019160 <_kill_r+0x1c>
 801915e:	6023      	str	r3, [r4, #0]
 8019160:	bd38      	pop	{r3, r4, r5, pc}
 8019162:	bf00      	nop
 8019164:	2000a038 	.word	0x2000a038

08019168 <_getpid_r>:
 8019168:	f7ed bdec 	b.w	8006d44 <_getpid>

0801916c <_fstat_r>:
 801916c:	b538      	push	{r3, r4, r5, lr}
 801916e:	4d07      	ldr	r5, [pc, #28]	; (801918c <_fstat_r+0x20>)
 8019170:	2300      	movs	r3, #0
 8019172:	4604      	mov	r4, r0
 8019174:	4608      	mov	r0, r1
 8019176:	4611      	mov	r1, r2
 8019178:	602b      	str	r3, [r5, #0]
 801917a:	f7ed fe4a 	bl	8006e12 <_fstat>
 801917e:	1c43      	adds	r3, r0, #1
 8019180:	d102      	bne.n	8019188 <_fstat_r+0x1c>
 8019182:	682b      	ldr	r3, [r5, #0]
 8019184:	b103      	cbz	r3, 8019188 <_fstat_r+0x1c>
 8019186:	6023      	str	r3, [r4, #0]
 8019188:	bd38      	pop	{r3, r4, r5, pc}
 801918a:	bf00      	nop
 801918c:	2000a038 	.word	0x2000a038

08019190 <_isatty_r>:
 8019190:	b538      	push	{r3, r4, r5, lr}
 8019192:	4d06      	ldr	r5, [pc, #24]	; (80191ac <_isatty_r+0x1c>)
 8019194:	2300      	movs	r3, #0
 8019196:	4604      	mov	r4, r0
 8019198:	4608      	mov	r0, r1
 801919a:	602b      	str	r3, [r5, #0]
 801919c:	f7ed fe49 	bl	8006e32 <_isatty>
 80191a0:	1c43      	adds	r3, r0, #1
 80191a2:	d102      	bne.n	80191aa <_isatty_r+0x1a>
 80191a4:	682b      	ldr	r3, [r5, #0]
 80191a6:	b103      	cbz	r3, 80191aa <_isatty_r+0x1a>
 80191a8:	6023      	str	r3, [r4, #0]
 80191aa:	bd38      	pop	{r3, r4, r5, pc}
 80191ac:	2000a038 	.word	0x2000a038

080191b0 <cosf>:
 80191b0:	ee10 3a10 	vmov	r3, s0
 80191b4:	b507      	push	{r0, r1, r2, lr}
 80191b6:	4a1c      	ldr	r2, [pc, #112]	; (8019228 <cosf+0x78>)
 80191b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80191bc:	4293      	cmp	r3, r2
 80191be:	dc04      	bgt.n	80191ca <cosf+0x1a>
 80191c0:	eddf 0a1a 	vldr	s1, [pc, #104]	; 801922c <cosf+0x7c>
 80191c4:	f000 f9b2 	bl	801952c <__kernel_cosf>
 80191c8:	e004      	b.n	80191d4 <cosf+0x24>
 80191ca:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80191ce:	db04      	blt.n	80191da <cosf+0x2a>
 80191d0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80191d4:	b003      	add	sp, #12
 80191d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80191da:	4668      	mov	r0, sp
 80191dc:	f000 f86a 	bl	80192b4 <__ieee754_rem_pio2f>
 80191e0:	f000 0003 	and.w	r0, r0, #3
 80191e4:	2801      	cmp	r0, #1
 80191e6:	d007      	beq.n	80191f8 <cosf+0x48>
 80191e8:	2802      	cmp	r0, #2
 80191ea:	d00e      	beq.n	801920a <cosf+0x5a>
 80191ec:	b9a0      	cbnz	r0, 8019218 <cosf+0x68>
 80191ee:	eddd 0a01 	vldr	s1, [sp, #4]
 80191f2:	ed9d 0a00 	vldr	s0, [sp]
 80191f6:	e7e5      	b.n	80191c4 <cosf+0x14>
 80191f8:	eddd 0a01 	vldr	s1, [sp, #4]
 80191fc:	ed9d 0a00 	vldr	s0, [sp]
 8019200:	f000 fc7e 	bl	8019b00 <__kernel_sinf>
 8019204:	eeb1 0a40 	vneg.f32	s0, s0
 8019208:	e7e4      	b.n	80191d4 <cosf+0x24>
 801920a:	eddd 0a01 	vldr	s1, [sp, #4]
 801920e:	ed9d 0a00 	vldr	s0, [sp]
 8019212:	f000 f98b 	bl	801952c <__kernel_cosf>
 8019216:	e7f5      	b.n	8019204 <cosf+0x54>
 8019218:	eddd 0a01 	vldr	s1, [sp, #4]
 801921c:	ed9d 0a00 	vldr	s0, [sp]
 8019220:	2001      	movs	r0, #1
 8019222:	f000 fc6d 	bl	8019b00 <__kernel_sinf>
 8019226:	e7d5      	b.n	80191d4 <cosf+0x24>
 8019228:	3f490fd8 	.word	0x3f490fd8
 801922c:	00000000 	.word	0x00000000

08019230 <sinf>:
 8019230:	ee10 3a10 	vmov	r3, s0
 8019234:	b507      	push	{r0, r1, r2, lr}
 8019236:	4a1d      	ldr	r2, [pc, #116]	; (80192ac <sinf+0x7c>)
 8019238:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801923c:	4293      	cmp	r3, r2
 801923e:	dc05      	bgt.n	801924c <sinf+0x1c>
 8019240:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80192b0 <sinf+0x80>
 8019244:	2000      	movs	r0, #0
 8019246:	f000 fc5b 	bl	8019b00 <__kernel_sinf>
 801924a:	e004      	b.n	8019256 <sinf+0x26>
 801924c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8019250:	db04      	blt.n	801925c <sinf+0x2c>
 8019252:	ee30 0a40 	vsub.f32	s0, s0, s0
 8019256:	b003      	add	sp, #12
 8019258:	f85d fb04 	ldr.w	pc, [sp], #4
 801925c:	4668      	mov	r0, sp
 801925e:	f000 f829 	bl	80192b4 <__ieee754_rem_pio2f>
 8019262:	f000 0003 	and.w	r0, r0, #3
 8019266:	2801      	cmp	r0, #1
 8019268:	d008      	beq.n	801927c <sinf+0x4c>
 801926a:	2802      	cmp	r0, #2
 801926c:	d00d      	beq.n	801928a <sinf+0x5a>
 801926e:	b9b0      	cbnz	r0, 801929e <sinf+0x6e>
 8019270:	eddd 0a01 	vldr	s1, [sp, #4]
 8019274:	ed9d 0a00 	vldr	s0, [sp]
 8019278:	2001      	movs	r0, #1
 801927a:	e7e4      	b.n	8019246 <sinf+0x16>
 801927c:	eddd 0a01 	vldr	s1, [sp, #4]
 8019280:	ed9d 0a00 	vldr	s0, [sp]
 8019284:	f000 f952 	bl	801952c <__kernel_cosf>
 8019288:	e7e5      	b.n	8019256 <sinf+0x26>
 801928a:	eddd 0a01 	vldr	s1, [sp, #4]
 801928e:	ed9d 0a00 	vldr	s0, [sp]
 8019292:	2001      	movs	r0, #1
 8019294:	f000 fc34 	bl	8019b00 <__kernel_sinf>
 8019298:	eeb1 0a40 	vneg.f32	s0, s0
 801929c:	e7db      	b.n	8019256 <sinf+0x26>
 801929e:	eddd 0a01 	vldr	s1, [sp, #4]
 80192a2:	ed9d 0a00 	vldr	s0, [sp]
 80192a6:	f000 f941 	bl	801952c <__kernel_cosf>
 80192aa:	e7f5      	b.n	8019298 <sinf+0x68>
 80192ac:	3f490fd8 	.word	0x3f490fd8
 80192b0:	00000000 	.word	0x00000000

080192b4 <__ieee754_rem_pio2f>:
 80192b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80192b6:	ee10 6a10 	vmov	r6, s0
 80192ba:	4b8e      	ldr	r3, [pc, #568]	; (80194f4 <__ieee754_rem_pio2f+0x240>)
 80192bc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80192c0:	429d      	cmp	r5, r3
 80192c2:	b087      	sub	sp, #28
 80192c4:	eef0 7a40 	vmov.f32	s15, s0
 80192c8:	4604      	mov	r4, r0
 80192ca:	dc05      	bgt.n	80192d8 <__ieee754_rem_pio2f+0x24>
 80192cc:	2300      	movs	r3, #0
 80192ce:	ed80 0a00 	vstr	s0, [r0]
 80192d2:	6043      	str	r3, [r0, #4]
 80192d4:	2000      	movs	r0, #0
 80192d6:	e01a      	b.n	801930e <__ieee754_rem_pio2f+0x5a>
 80192d8:	4b87      	ldr	r3, [pc, #540]	; (80194f8 <__ieee754_rem_pio2f+0x244>)
 80192da:	429d      	cmp	r5, r3
 80192dc:	dc46      	bgt.n	801936c <__ieee754_rem_pio2f+0xb8>
 80192de:	2e00      	cmp	r6, #0
 80192e0:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80194fc <__ieee754_rem_pio2f+0x248>
 80192e4:	4b86      	ldr	r3, [pc, #536]	; (8019500 <__ieee754_rem_pio2f+0x24c>)
 80192e6:	f025 050f 	bic.w	r5, r5, #15
 80192ea:	dd1f      	ble.n	801932c <__ieee754_rem_pio2f+0x78>
 80192ec:	429d      	cmp	r5, r3
 80192ee:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80192f2:	d00e      	beq.n	8019312 <__ieee754_rem_pio2f+0x5e>
 80192f4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8019504 <__ieee754_rem_pio2f+0x250>
 80192f8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80192fc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8019300:	ed80 0a00 	vstr	s0, [r0]
 8019304:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019308:	2001      	movs	r0, #1
 801930a:	edc4 7a01 	vstr	s15, [r4, #4]
 801930e:	b007      	add	sp, #28
 8019310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019312:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8019508 <__ieee754_rem_pio2f+0x254>
 8019316:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801950c <__ieee754_rem_pio2f+0x258>
 801931a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801931e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8019322:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019326:	edc0 6a00 	vstr	s13, [r0]
 801932a:	e7eb      	b.n	8019304 <__ieee754_rem_pio2f+0x50>
 801932c:	429d      	cmp	r5, r3
 801932e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8019332:	d00e      	beq.n	8019352 <__ieee754_rem_pio2f+0x9e>
 8019334:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8019504 <__ieee754_rem_pio2f+0x250>
 8019338:	ee37 0a87 	vadd.f32	s0, s15, s14
 801933c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8019340:	ed80 0a00 	vstr	s0, [r0]
 8019344:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801934c:	edc4 7a01 	vstr	s15, [r4, #4]
 8019350:	e7dd      	b.n	801930e <__ieee754_rem_pio2f+0x5a>
 8019352:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8019508 <__ieee754_rem_pio2f+0x254>
 8019356:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801950c <__ieee754_rem_pio2f+0x258>
 801935a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801935e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8019362:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019366:	edc0 6a00 	vstr	s13, [r0]
 801936a:	e7eb      	b.n	8019344 <__ieee754_rem_pio2f+0x90>
 801936c:	4b68      	ldr	r3, [pc, #416]	; (8019510 <__ieee754_rem_pio2f+0x25c>)
 801936e:	429d      	cmp	r5, r3
 8019370:	dc72      	bgt.n	8019458 <__ieee754_rem_pio2f+0x1a4>
 8019372:	f000 fc0d 	bl	8019b90 <fabsf>
 8019376:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8019514 <__ieee754_rem_pio2f+0x260>
 801937a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801937e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019382:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019386:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801938a:	ee17 0a90 	vmov	r0, s15
 801938e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80194fc <__ieee754_rem_pio2f+0x248>
 8019392:	eea7 0a67 	vfms.f32	s0, s14, s15
 8019396:	281f      	cmp	r0, #31
 8019398:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8019504 <__ieee754_rem_pio2f+0x250>
 801939c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80193a0:	eeb1 6a47 	vneg.f32	s12, s14
 80193a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80193a8:	ee16 2a90 	vmov	r2, s13
 80193ac:	dc1c      	bgt.n	80193e8 <__ieee754_rem_pio2f+0x134>
 80193ae:	495a      	ldr	r1, [pc, #360]	; (8019518 <__ieee754_rem_pio2f+0x264>)
 80193b0:	1e47      	subs	r7, r0, #1
 80193b2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80193b6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80193ba:	428b      	cmp	r3, r1
 80193bc:	d014      	beq.n	80193e8 <__ieee754_rem_pio2f+0x134>
 80193be:	6022      	str	r2, [r4, #0]
 80193c0:	ed94 7a00 	vldr	s14, [r4]
 80193c4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80193c8:	2e00      	cmp	r6, #0
 80193ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80193ce:	ed84 0a01 	vstr	s0, [r4, #4]
 80193d2:	da9c      	bge.n	801930e <__ieee754_rem_pio2f+0x5a>
 80193d4:	eeb1 7a47 	vneg.f32	s14, s14
 80193d8:	eeb1 0a40 	vneg.f32	s0, s0
 80193dc:	ed84 7a00 	vstr	s14, [r4]
 80193e0:	ed84 0a01 	vstr	s0, [r4, #4]
 80193e4:	4240      	negs	r0, r0
 80193e6:	e792      	b.n	801930e <__ieee754_rem_pio2f+0x5a>
 80193e8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80193ec:	15eb      	asrs	r3, r5, #23
 80193ee:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80193f2:	2d08      	cmp	r5, #8
 80193f4:	dde3      	ble.n	80193be <__ieee754_rem_pio2f+0x10a>
 80193f6:	eddf 7a44 	vldr	s15, [pc, #272]	; 8019508 <__ieee754_rem_pio2f+0x254>
 80193fa:	eef0 6a40 	vmov.f32	s13, s0
 80193fe:	eee6 6a27 	vfma.f32	s13, s12, s15
 8019402:	ee30 0a66 	vsub.f32	s0, s0, s13
 8019406:	eea6 0a27 	vfma.f32	s0, s12, s15
 801940a:	eddf 7a40 	vldr	s15, [pc, #256]	; 801950c <__ieee754_rem_pio2f+0x258>
 801940e:	ee97 0a27 	vfnms.f32	s0, s14, s15
 8019412:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8019416:	eef0 7a40 	vmov.f32	s15, s0
 801941a:	ee15 2a90 	vmov	r2, s11
 801941e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8019422:	1a5b      	subs	r3, r3, r1
 8019424:	2b19      	cmp	r3, #25
 8019426:	dc04      	bgt.n	8019432 <__ieee754_rem_pio2f+0x17e>
 8019428:	edc4 5a00 	vstr	s11, [r4]
 801942c:	eeb0 0a66 	vmov.f32	s0, s13
 8019430:	e7c6      	b.n	80193c0 <__ieee754_rem_pio2f+0x10c>
 8019432:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801951c <__ieee754_rem_pio2f+0x268>
 8019436:	eeb0 0a66 	vmov.f32	s0, s13
 801943a:	eea6 0a25 	vfma.f32	s0, s12, s11
 801943e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8019442:	eddf 6a37 	vldr	s13, [pc, #220]	; 8019520 <__ieee754_rem_pio2f+0x26c>
 8019446:	eee6 7a25 	vfma.f32	s15, s12, s11
 801944a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801944e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8019452:	ed84 7a00 	vstr	s14, [r4]
 8019456:	e7b3      	b.n	80193c0 <__ieee754_rem_pio2f+0x10c>
 8019458:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801945c:	db06      	blt.n	801946c <__ieee754_rem_pio2f+0x1b8>
 801945e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8019462:	edc0 7a01 	vstr	s15, [r0, #4]
 8019466:	edc0 7a00 	vstr	s15, [r0]
 801946a:	e733      	b.n	80192d4 <__ieee754_rem_pio2f+0x20>
 801946c:	15ea      	asrs	r2, r5, #23
 801946e:	3a86      	subs	r2, #134	; 0x86
 8019470:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8019474:	ee07 3a90 	vmov	s15, r3
 8019478:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801947c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8019524 <__ieee754_rem_pio2f+0x270>
 8019480:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019484:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019488:	ed8d 7a03 	vstr	s14, [sp, #12]
 801948c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8019490:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8019494:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019498:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801949c:	ed8d 7a04 	vstr	s14, [sp, #16]
 80194a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80194a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80194a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194ac:	edcd 7a05 	vstr	s15, [sp, #20]
 80194b0:	d11e      	bne.n	80194f0 <__ieee754_rem_pio2f+0x23c>
 80194b2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80194b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194ba:	bf14      	ite	ne
 80194bc:	2302      	movne	r3, #2
 80194be:	2301      	moveq	r3, #1
 80194c0:	4919      	ldr	r1, [pc, #100]	; (8019528 <__ieee754_rem_pio2f+0x274>)
 80194c2:	9101      	str	r1, [sp, #4]
 80194c4:	2102      	movs	r1, #2
 80194c6:	9100      	str	r1, [sp, #0]
 80194c8:	a803      	add	r0, sp, #12
 80194ca:	4621      	mov	r1, r4
 80194cc:	f000 f88e 	bl	80195ec <__kernel_rem_pio2f>
 80194d0:	2e00      	cmp	r6, #0
 80194d2:	f6bf af1c 	bge.w	801930e <__ieee754_rem_pio2f+0x5a>
 80194d6:	edd4 7a00 	vldr	s15, [r4]
 80194da:	eef1 7a67 	vneg.f32	s15, s15
 80194de:	edc4 7a00 	vstr	s15, [r4]
 80194e2:	edd4 7a01 	vldr	s15, [r4, #4]
 80194e6:	eef1 7a67 	vneg.f32	s15, s15
 80194ea:	edc4 7a01 	vstr	s15, [r4, #4]
 80194ee:	e779      	b.n	80193e4 <__ieee754_rem_pio2f+0x130>
 80194f0:	2303      	movs	r3, #3
 80194f2:	e7e5      	b.n	80194c0 <__ieee754_rem_pio2f+0x20c>
 80194f4:	3f490fd8 	.word	0x3f490fd8
 80194f8:	4016cbe3 	.word	0x4016cbe3
 80194fc:	3fc90f80 	.word	0x3fc90f80
 8019500:	3fc90fd0 	.word	0x3fc90fd0
 8019504:	37354443 	.word	0x37354443
 8019508:	37354400 	.word	0x37354400
 801950c:	2e85a308 	.word	0x2e85a308
 8019510:	43490f80 	.word	0x43490f80
 8019514:	3f22f984 	.word	0x3f22f984
 8019518:	0801ad3c 	.word	0x0801ad3c
 801951c:	2e85a300 	.word	0x2e85a300
 8019520:	248d3132 	.word	0x248d3132
 8019524:	43800000 	.word	0x43800000
 8019528:	0801adbc 	.word	0x0801adbc

0801952c <__kernel_cosf>:
 801952c:	ee10 3a10 	vmov	r3, s0
 8019530:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019534:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8019538:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801953c:	da05      	bge.n	801954a <__kernel_cosf+0x1e>
 801953e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8019542:	ee17 2a90 	vmov	r2, s15
 8019546:	2a00      	cmp	r2, #0
 8019548:	d03d      	beq.n	80195c6 <__kernel_cosf+0x9a>
 801954a:	ee60 5a00 	vmul.f32	s11, s0, s0
 801954e:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80195cc <__kernel_cosf+0xa0>
 8019552:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80195d0 <__kernel_cosf+0xa4>
 8019556:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80195d4 <__kernel_cosf+0xa8>
 801955a:	4a1f      	ldr	r2, [pc, #124]	; (80195d8 <__kernel_cosf+0xac>)
 801955c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8019560:	4293      	cmp	r3, r2
 8019562:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80195dc <__kernel_cosf+0xb0>
 8019566:	eee7 7a25 	vfma.f32	s15, s14, s11
 801956a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80195e0 <__kernel_cosf+0xb4>
 801956e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8019572:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80195e4 <__kernel_cosf+0xb8>
 8019576:	eee7 7a25 	vfma.f32	s15, s14, s11
 801957a:	eeb0 7a66 	vmov.f32	s14, s13
 801957e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8019582:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8019586:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801958a:	ee67 6a25 	vmul.f32	s13, s14, s11
 801958e:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8019592:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8019596:	dc04      	bgt.n	80195a2 <__kernel_cosf+0x76>
 8019598:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801959c:	ee36 0a47 	vsub.f32	s0, s12, s14
 80195a0:	4770      	bx	lr
 80195a2:	4a11      	ldr	r2, [pc, #68]	; (80195e8 <__kernel_cosf+0xbc>)
 80195a4:	4293      	cmp	r3, r2
 80195a6:	bfda      	itte	le
 80195a8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80195ac:	ee06 3a90 	vmovle	s13, r3
 80195b0:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80195b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80195b8:	ee36 0a66 	vsub.f32	s0, s12, s13
 80195bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80195c0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80195c4:	4770      	bx	lr
 80195c6:	eeb0 0a46 	vmov.f32	s0, s12
 80195ca:	4770      	bx	lr
 80195cc:	ad47d74e 	.word	0xad47d74e
 80195d0:	310f74f6 	.word	0x310f74f6
 80195d4:	3d2aaaab 	.word	0x3d2aaaab
 80195d8:	3e999999 	.word	0x3e999999
 80195dc:	b493f27c 	.word	0xb493f27c
 80195e0:	37d00d01 	.word	0x37d00d01
 80195e4:	bab60b61 	.word	0xbab60b61
 80195e8:	3f480000 	.word	0x3f480000

080195ec <__kernel_rem_pio2f>:
 80195ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195f0:	ed2d 8b04 	vpush	{d8-d9}
 80195f4:	b0d7      	sub	sp, #348	; 0x15c
 80195f6:	4616      	mov	r6, r2
 80195f8:	4698      	mov	r8, r3
 80195fa:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80195fc:	4bbb      	ldr	r3, [pc, #748]	; (80198ec <__kernel_rem_pio2f+0x300>)
 80195fe:	9001      	str	r0, [sp, #4]
 8019600:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8019604:	1d33      	adds	r3, r6, #4
 8019606:	460d      	mov	r5, r1
 8019608:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 801960c:	db29      	blt.n	8019662 <__kernel_rem_pio2f+0x76>
 801960e:	1ef1      	subs	r1, r6, #3
 8019610:	bf48      	it	mi
 8019612:	1d31      	addmi	r1, r6, #4
 8019614:	10c9      	asrs	r1, r1, #3
 8019616:	1c4c      	adds	r4, r1, #1
 8019618:	00e3      	lsls	r3, r4, #3
 801961a:	9302      	str	r3, [sp, #8]
 801961c:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801961e:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 80198fc <__kernel_rem_pio2f+0x310>
 8019622:	eba1 0009 	sub.w	r0, r1, r9
 8019626:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 801962a:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 801962e:	eb07 0c09 	add.w	ip, r7, r9
 8019632:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8019636:	2300      	movs	r3, #0
 8019638:	4563      	cmp	r3, ip
 801963a:	dd14      	ble.n	8019666 <__kernel_rem_pio2f+0x7a>
 801963c:	ab1a      	add	r3, sp, #104	; 0x68
 801963e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8019642:	46cc      	mov	ip, r9
 8019644:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8019648:	f1c8 0b01 	rsb	fp, r8, #1
 801964c:	eb0b 020c 	add.w	r2, fp, ip
 8019650:	4297      	cmp	r7, r2
 8019652:	db27      	blt.n	80196a4 <__kernel_rem_pio2f+0xb8>
 8019654:	f8dd e004 	ldr.w	lr, [sp, #4]
 8019658:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80198fc <__kernel_rem_pio2f+0x310>
 801965c:	4618      	mov	r0, r3
 801965e:	2200      	movs	r2, #0
 8019660:	e016      	b.n	8019690 <__kernel_rem_pio2f+0xa4>
 8019662:	2100      	movs	r1, #0
 8019664:	e7d7      	b.n	8019616 <__kernel_rem_pio2f+0x2a>
 8019666:	42d8      	cmn	r0, r3
 8019668:	bf5d      	ittte	pl
 801966a:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 801966e:	ee07 2a90 	vmovpl	s15, r2
 8019672:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8019676:	eef0 7a47 	vmovmi.f32	s15, s14
 801967a:	ecea 7a01 	vstmia	sl!, {s15}
 801967e:	3301      	adds	r3, #1
 8019680:	e7da      	b.n	8019638 <__kernel_rem_pio2f+0x4c>
 8019682:	ecfe 6a01 	vldmia	lr!, {s13}
 8019686:	ed90 7a00 	vldr	s14, [r0]
 801968a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801968e:	3201      	adds	r2, #1
 8019690:	454a      	cmp	r2, r9
 8019692:	f1a0 0004 	sub.w	r0, r0, #4
 8019696:	ddf4      	ble.n	8019682 <__kernel_rem_pio2f+0x96>
 8019698:	ecea 7a01 	vstmia	sl!, {s15}
 801969c:	3304      	adds	r3, #4
 801969e:	f10c 0c01 	add.w	ip, ip, #1
 80196a2:	e7d3      	b.n	801964c <__kernel_rem_pio2f+0x60>
 80196a4:	ab06      	add	r3, sp, #24
 80196a6:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 80196aa:	9304      	str	r3, [sp, #16]
 80196ac:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80196ae:	eddf 8a92 	vldr	s17, [pc, #584]	; 80198f8 <__kernel_rem_pio2f+0x30c>
 80196b2:	ed9f 9a90 	vldr	s18, [pc, #576]	; 80198f4 <__kernel_rem_pio2f+0x308>
 80196b6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80196ba:	9303      	str	r3, [sp, #12]
 80196bc:	46ba      	mov	sl, r7
 80196be:	ab56      	add	r3, sp, #344	; 0x158
 80196c0:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80196c4:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80196c8:	ab06      	add	r3, sp, #24
 80196ca:	4618      	mov	r0, r3
 80196cc:	4652      	mov	r2, sl
 80196ce:	2a00      	cmp	r2, #0
 80196d0:	dc51      	bgt.n	8019776 <__kernel_rem_pio2f+0x18a>
 80196d2:	4620      	mov	r0, r4
 80196d4:	9305      	str	r3, [sp, #20]
 80196d6:	f7fc f819 	bl	801570c <scalbnf>
 80196da:	eeb0 8a40 	vmov.f32	s16, s0
 80196de:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80196e2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80196e6:	f000 fa5b 	bl	8019ba0 <floorf>
 80196ea:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80196ee:	eea0 8a67 	vfms.f32	s16, s0, s15
 80196f2:	2c00      	cmp	r4, #0
 80196f4:	9b05      	ldr	r3, [sp, #20]
 80196f6:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80196fa:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80196fe:	edcd 7a00 	vstr	s15, [sp]
 8019702:	ee38 8a40 	vsub.f32	s16, s16, s0
 8019706:	dd4b      	ble.n	80197a0 <__kernel_rem_pio2f+0x1b4>
 8019708:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 801970c:	aa06      	add	r2, sp, #24
 801970e:	f1c4 0e08 	rsb	lr, r4, #8
 8019712:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8019716:	ee17 1a90 	vmov	r1, s15
 801971a:	fa42 f00e 	asr.w	r0, r2, lr
 801971e:	4401      	add	r1, r0
 8019720:	9100      	str	r1, [sp, #0]
 8019722:	fa00 f00e 	lsl.w	r0, r0, lr
 8019726:	a906      	add	r1, sp, #24
 8019728:	1a12      	subs	r2, r2, r0
 801972a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801972e:	f1c4 0007 	rsb	r0, r4, #7
 8019732:	fa42 fb00 	asr.w	fp, r2, r0
 8019736:	f1bb 0f00 	cmp.w	fp, #0
 801973a:	dd43      	ble.n	80197c4 <__kernel_rem_pio2f+0x1d8>
 801973c:	9a00      	ldr	r2, [sp, #0]
 801973e:	f04f 0e00 	mov.w	lr, #0
 8019742:	3201      	adds	r2, #1
 8019744:	9200      	str	r2, [sp, #0]
 8019746:	4670      	mov	r0, lr
 8019748:	45f2      	cmp	sl, lr
 801974a:	dc6c      	bgt.n	8019826 <__kernel_rem_pio2f+0x23a>
 801974c:	2c00      	cmp	r4, #0
 801974e:	dd04      	ble.n	801975a <__kernel_rem_pio2f+0x16e>
 8019750:	2c01      	cmp	r4, #1
 8019752:	d079      	beq.n	8019848 <__kernel_rem_pio2f+0x25c>
 8019754:	2c02      	cmp	r4, #2
 8019756:	f000 8082 	beq.w	801985e <__kernel_rem_pio2f+0x272>
 801975a:	f1bb 0f02 	cmp.w	fp, #2
 801975e:	d131      	bne.n	80197c4 <__kernel_rem_pio2f+0x1d8>
 8019760:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8019764:	ee30 8a48 	vsub.f32	s16, s0, s16
 8019768:	b360      	cbz	r0, 80197c4 <__kernel_rem_pio2f+0x1d8>
 801976a:	4620      	mov	r0, r4
 801976c:	f7fb ffce 	bl	801570c <scalbnf>
 8019770:	ee38 8a40 	vsub.f32	s16, s16, s0
 8019774:	e026      	b.n	80197c4 <__kernel_rem_pio2f+0x1d8>
 8019776:	ee60 7a28 	vmul.f32	s15, s0, s17
 801977a:	3a01      	subs	r2, #1
 801977c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019780:	a942      	add	r1, sp, #264	; 0x108
 8019782:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019786:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 801978a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801978e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8019792:	eca0 0a01 	vstmia	r0!, {s0}
 8019796:	ed9c 0a00 	vldr	s0, [ip]
 801979a:	ee37 0a80 	vadd.f32	s0, s15, s0
 801979e:	e796      	b.n	80196ce <__kernel_rem_pio2f+0xe2>
 80197a0:	d107      	bne.n	80197b2 <__kernel_rem_pio2f+0x1c6>
 80197a2:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 80197a6:	a906      	add	r1, sp, #24
 80197a8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80197ac:	ea4f 2b22 	mov.w	fp, r2, asr #8
 80197b0:	e7c1      	b.n	8019736 <__kernel_rem_pio2f+0x14a>
 80197b2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80197b6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80197ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197be:	da2f      	bge.n	8019820 <__kernel_rem_pio2f+0x234>
 80197c0:	f04f 0b00 	mov.w	fp, #0
 80197c4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80197c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197cc:	f040 8098 	bne.w	8019900 <__kernel_rem_pio2f+0x314>
 80197d0:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80197d4:	469c      	mov	ip, r3
 80197d6:	2200      	movs	r2, #0
 80197d8:	45bc      	cmp	ip, r7
 80197da:	da48      	bge.n	801986e <__kernel_rem_pio2f+0x282>
 80197dc:	2a00      	cmp	r2, #0
 80197de:	d05f      	beq.n	80198a0 <__kernel_rem_pio2f+0x2b4>
 80197e0:	aa06      	add	r2, sp, #24
 80197e2:	3c08      	subs	r4, #8
 80197e4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80197e8:	2900      	cmp	r1, #0
 80197ea:	d07d      	beq.n	80198e8 <__kernel_rem_pio2f+0x2fc>
 80197ec:	4620      	mov	r0, r4
 80197ee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80197f2:	9301      	str	r3, [sp, #4]
 80197f4:	f7fb ff8a 	bl	801570c <scalbnf>
 80197f8:	9b01      	ldr	r3, [sp, #4]
 80197fa:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80198f8 <__kernel_rem_pio2f+0x30c>
 80197fe:	4619      	mov	r1, r3
 8019800:	2900      	cmp	r1, #0
 8019802:	f280 80af 	bge.w	8019964 <__kernel_rem_pio2f+0x378>
 8019806:	4618      	mov	r0, r3
 8019808:	2400      	movs	r4, #0
 801980a:	2800      	cmp	r0, #0
 801980c:	f2c0 80d0 	blt.w	80199b0 <__kernel_rem_pio2f+0x3c4>
 8019810:	a942      	add	r1, sp, #264	; 0x108
 8019812:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8019816:	4a36      	ldr	r2, [pc, #216]	; (80198f0 <__kernel_rem_pio2f+0x304>)
 8019818:	eddf 7a38 	vldr	s15, [pc, #224]	; 80198fc <__kernel_rem_pio2f+0x310>
 801981c:	2100      	movs	r1, #0
 801981e:	e0bb      	b.n	8019998 <__kernel_rem_pio2f+0x3ac>
 8019820:	f04f 0b02 	mov.w	fp, #2
 8019824:	e78a      	b.n	801973c <__kernel_rem_pio2f+0x150>
 8019826:	681a      	ldr	r2, [r3, #0]
 8019828:	b948      	cbnz	r0, 801983e <__kernel_rem_pio2f+0x252>
 801982a:	b11a      	cbz	r2, 8019834 <__kernel_rem_pio2f+0x248>
 801982c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8019830:	601a      	str	r2, [r3, #0]
 8019832:	2201      	movs	r2, #1
 8019834:	f10e 0e01 	add.w	lr, lr, #1
 8019838:	3304      	adds	r3, #4
 801983a:	4610      	mov	r0, r2
 801983c:	e784      	b.n	8019748 <__kernel_rem_pio2f+0x15c>
 801983e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8019842:	601a      	str	r2, [r3, #0]
 8019844:	4602      	mov	r2, r0
 8019846:	e7f5      	b.n	8019834 <__kernel_rem_pio2f+0x248>
 8019848:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 801984c:	ab06      	add	r3, sp, #24
 801984e:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8019852:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019856:	aa06      	add	r2, sp, #24
 8019858:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 801985c:	e77d      	b.n	801975a <__kernel_rem_pio2f+0x16e>
 801985e:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 8019862:	ab06      	add	r3, sp, #24
 8019864:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8019868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801986c:	e7f3      	b.n	8019856 <__kernel_rem_pio2f+0x26a>
 801986e:	a906      	add	r1, sp, #24
 8019870:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8019874:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8019878:	4302      	orrs	r2, r0
 801987a:	e7ad      	b.n	80197d8 <__kernel_rem_pio2f+0x1ec>
 801987c:	3001      	adds	r0, #1
 801987e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8019882:	2a00      	cmp	r2, #0
 8019884:	d0fa      	beq.n	801987c <__kernel_rem_pio2f+0x290>
 8019886:	a91a      	add	r1, sp, #104	; 0x68
 8019888:	eb0a 0208 	add.w	r2, sl, r8
 801988c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8019890:	f10a 0301 	add.w	r3, sl, #1
 8019894:	eb0a 0100 	add.w	r1, sl, r0
 8019898:	4299      	cmp	r1, r3
 801989a:	da04      	bge.n	80198a6 <__kernel_rem_pio2f+0x2ba>
 801989c:	468a      	mov	sl, r1
 801989e:	e70e      	b.n	80196be <__kernel_rem_pio2f+0xd2>
 80198a0:	9b04      	ldr	r3, [sp, #16]
 80198a2:	2001      	movs	r0, #1
 80198a4:	e7eb      	b.n	801987e <__kernel_rem_pio2f+0x292>
 80198a6:	9803      	ldr	r0, [sp, #12]
 80198a8:	f8dd c004 	ldr.w	ip, [sp, #4]
 80198ac:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80198b0:	9000      	str	r0, [sp, #0]
 80198b2:	ee07 0a90 	vmov	s15, r0
 80198b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80198ba:	2000      	movs	r0, #0
 80198bc:	ece2 7a01 	vstmia	r2!, {s15}
 80198c0:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80198fc <__kernel_rem_pio2f+0x310>
 80198c4:	4696      	mov	lr, r2
 80198c6:	4548      	cmp	r0, r9
 80198c8:	dd06      	ble.n	80198d8 <__kernel_rem_pio2f+0x2ec>
 80198ca:	a842      	add	r0, sp, #264	; 0x108
 80198cc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80198d0:	edc0 7a00 	vstr	s15, [r0]
 80198d4:	3301      	adds	r3, #1
 80198d6:	e7df      	b.n	8019898 <__kernel_rem_pio2f+0x2ac>
 80198d8:	ecfc 6a01 	vldmia	ip!, {s13}
 80198dc:	ed3e 7a01 	vldmdb	lr!, {s14}
 80198e0:	3001      	adds	r0, #1
 80198e2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80198e6:	e7ee      	b.n	80198c6 <__kernel_rem_pio2f+0x2da>
 80198e8:	3b01      	subs	r3, #1
 80198ea:	e779      	b.n	80197e0 <__kernel_rem_pio2f+0x1f4>
 80198ec:	0801b100 	.word	0x0801b100
 80198f0:	0801b0d4 	.word	0x0801b0d4
 80198f4:	43800000 	.word	0x43800000
 80198f8:	3b800000 	.word	0x3b800000
 80198fc:	00000000 	.word	0x00000000
 8019900:	9b02      	ldr	r3, [sp, #8]
 8019902:	eeb0 0a48 	vmov.f32	s0, s16
 8019906:	1b98      	subs	r0, r3, r6
 8019908:	f7fb ff00 	bl	801570c <scalbnf>
 801990c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80198f4 <__kernel_rem_pio2f+0x308>
 8019910:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8019914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019918:	db1b      	blt.n	8019952 <__kernel_rem_pio2f+0x366>
 801991a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80198f8 <__kernel_rem_pio2f+0x30c>
 801991e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8019922:	aa06      	add	r2, sp, #24
 8019924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019928:	a906      	add	r1, sp, #24
 801992a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801992e:	3408      	adds	r4, #8
 8019930:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8019934:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019938:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801993c:	ee10 3a10 	vmov	r3, s0
 8019940:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8019944:	ee17 2a90 	vmov	r2, s15
 8019948:	f10a 0301 	add.w	r3, sl, #1
 801994c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8019950:	e74c      	b.n	80197ec <__kernel_rem_pio2f+0x200>
 8019952:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8019956:	aa06      	add	r2, sp, #24
 8019958:	ee10 3a10 	vmov	r3, s0
 801995c:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8019960:	4653      	mov	r3, sl
 8019962:	e743      	b.n	80197ec <__kernel_rem_pio2f+0x200>
 8019964:	aa42      	add	r2, sp, #264	; 0x108
 8019966:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801996a:	aa06      	add	r2, sp, #24
 801996c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8019970:	9201      	str	r2, [sp, #4]
 8019972:	ee07 2a90 	vmov	s15, r2
 8019976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801997a:	3901      	subs	r1, #1
 801997c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8019980:	ee20 0a07 	vmul.f32	s0, s0, s14
 8019984:	edc0 7a00 	vstr	s15, [r0]
 8019988:	e73a      	b.n	8019800 <__kernel_rem_pio2f+0x214>
 801998a:	ecf2 6a01 	vldmia	r2!, {s13}
 801998e:	ecb6 7a01 	vldmia	r6!, {s14}
 8019992:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019996:	3101      	adds	r1, #1
 8019998:	42b9      	cmp	r1, r7
 801999a:	dc01      	bgt.n	80199a0 <__kernel_rem_pio2f+0x3b4>
 801999c:	428c      	cmp	r4, r1
 801999e:	daf4      	bge.n	801998a <__kernel_rem_pio2f+0x39e>
 80199a0:	aa56      	add	r2, sp, #344	; 0x158
 80199a2:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 80199a6:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80199aa:	3801      	subs	r0, #1
 80199ac:	3401      	adds	r4, #1
 80199ae:	e72c      	b.n	801980a <__kernel_rem_pio2f+0x21e>
 80199b0:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80199b2:	2a02      	cmp	r2, #2
 80199b4:	dc0a      	bgt.n	80199cc <__kernel_rem_pio2f+0x3e0>
 80199b6:	2a00      	cmp	r2, #0
 80199b8:	dc61      	bgt.n	8019a7e <__kernel_rem_pio2f+0x492>
 80199ba:	d03c      	beq.n	8019a36 <__kernel_rem_pio2f+0x44a>
 80199bc:	9b00      	ldr	r3, [sp, #0]
 80199be:	f003 0007 	and.w	r0, r3, #7
 80199c2:	b057      	add	sp, #348	; 0x15c
 80199c4:	ecbd 8b04 	vpop	{d8-d9}
 80199c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80199cc:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80199ce:	2a03      	cmp	r2, #3
 80199d0:	d1f4      	bne.n	80199bc <__kernel_rem_pio2f+0x3d0>
 80199d2:	aa2e      	add	r2, sp, #184	; 0xb8
 80199d4:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80199d8:	4608      	mov	r0, r1
 80199da:	461c      	mov	r4, r3
 80199dc:	2c00      	cmp	r4, #0
 80199de:	f1a0 0004 	sub.w	r0, r0, #4
 80199e2:	dc59      	bgt.n	8019a98 <__kernel_rem_pio2f+0x4ac>
 80199e4:	4618      	mov	r0, r3
 80199e6:	2801      	cmp	r0, #1
 80199e8:	f1a1 0104 	sub.w	r1, r1, #4
 80199ec:	dc64      	bgt.n	8019ab8 <__kernel_rem_pio2f+0x4cc>
 80199ee:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 80198fc <__kernel_rem_pio2f+0x310>
 80199f2:	2b01      	cmp	r3, #1
 80199f4:	dc70      	bgt.n	8019ad8 <__kernel_rem_pio2f+0x4ec>
 80199f6:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 80199fa:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 80199fe:	f1bb 0f00 	cmp.w	fp, #0
 8019a02:	d172      	bne.n	8019aea <__kernel_rem_pio2f+0x4fe>
 8019a04:	edc5 6a00 	vstr	s13, [r5]
 8019a08:	ed85 7a01 	vstr	s14, [r5, #4]
 8019a0c:	edc5 7a02 	vstr	s15, [r5, #8]
 8019a10:	e7d4      	b.n	80199bc <__kernel_rem_pio2f+0x3d0>
 8019a12:	aa2e      	add	r2, sp, #184	; 0xb8
 8019a14:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8019a18:	ed91 7a00 	vldr	s14, [r1]
 8019a1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019a20:	3b01      	subs	r3, #1
 8019a22:	2b00      	cmp	r3, #0
 8019a24:	daf5      	bge.n	8019a12 <__kernel_rem_pio2f+0x426>
 8019a26:	f1bb 0f00 	cmp.w	fp, #0
 8019a2a:	d001      	beq.n	8019a30 <__kernel_rem_pio2f+0x444>
 8019a2c:	eef1 7a67 	vneg.f32	s15, s15
 8019a30:	edc5 7a00 	vstr	s15, [r5]
 8019a34:	e7c2      	b.n	80199bc <__kernel_rem_pio2f+0x3d0>
 8019a36:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 80198fc <__kernel_rem_pio2f+0x310>
 8019a3a:	e7f2      	b.n	8019a22 <__kernel_rem_pio2f+0x436>
 8019a3c:	aa2e      	add	r2, sp, #184	; 0xb8
 8019a3e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8019a42:	edd0 7a00 	vldr	s15, [r0]
 8019a46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019a4a:	3901      	subs	r1, #1
 8019a4c:	2900      	cmp	r1, #0
 8019a4e:	daf5      	bge.n	8019a3c <__kernel_rem_pio2f+0x450>
 8019a50:	f1bb 0f00 	cmp.w	fp, #0
 8019a54:	d017      	beq.n	8019a86 <__kernel_rem_pio2f+0x49a>
 8019a56:	eef1 7a47 	vneg.f32	s15, s14
 8019a5a:	edc5 7a00 	vstr	s15, [r5]
 8019a5e:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8019a62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019a66:	a82f      	add	r0, sp, #188	; 0xbc
 8019a68:	2101      	movs	r1, #1
 8019a6a:	428b      	cmp	r3, r1
 8019a6c:	da0e      	bge.n	8019a8c <__kernel_rem_pio2f+0x4a0>
 8019a6e:	f1bb 0f00 	cmp.w	fp, #0
 8019a72:	d001      	beq.n	8019a78 <__kernel_rem_pio2f+0x48c>
 8019a74:	eef1 7a67 	vneg.f32	s15, s15
 8019a78:	edc5 7a01 	vstr	s15, [r5, #4]
 8019a7c:	e79e      	b.n	80199bc <__kernel_rem_pio2f+0x3d0>
 8019a7e:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 80198fc <__kernel_rem_pio2f+0x310>
 8019a82:	4619      	mov	r1, r3
 8019a84:	e7e2      	b.n	8019a4c <__kernel_rem_pio2f+0x460>
 8019a86:	eef0 7a47 	vmov.f32	s15, s14
 8019a8a:	e7e6      	b.n	8019a5a <__kernel_rem_pio2f+0x46e>
 8019a8c:	ecb0 7a01 	vldmia	r0!, {s14}
 8019a90:	3101      	adds	r1, #1
 8019a92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019a96:	e7e8      	b.n	8019a6a <__kernel_rem_pio2f+0x47e>
 8019a98:	edd0 7a00 	vldr	s15, [r0]
 8019a9c:	edd0 6a01 	vldr	s13, [r0, #4]
 8019aa0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019aa4:	3c01      	subs	r4, #1
 8019aa6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019aaa:	ed80 7a00 	vstr	s14, [r0]
 8019aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019ab2:	edc0 7a01 	vstr	s15, [r0, #4]
 8019ab6:	e791      	b.n	80199dc <__kernel_rem_pio2f+0x3f0>
 8019ab8:	edd1 7a00 	vldr	s15, [r1]
 8019abc:	edd1 6a01 	vldr	s13, [r1, #4]
 8019ac0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019ac4:	3801      	subs	r0, #1
 8019ac6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019aca:	ed81 7a00 	vstr	s14, [r1]
 8019ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019ad2:	edc1 7a01 	vstr	s15, [r1, #4]
 8019ad6:	e786      	b.n	80199e6 <__kernel_rem_pio2f+0x3fa>
 8019ad8:	aa2e      	add	r2, sp, #184	; 0xb8
 8019ada:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8019ade:	ed91 7a00 	vldr	s14, [r1]
 8019ae2:	3b01      	subs	r3, #1
 8019ae4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019ae8:	e783      	b.n	80199f2 <__kernel_rem_pio2f+0x406>
 8019aea:	eef1 6a66 	vneg.f32	s13, s13
 8019aee:	eeb1 7a47 	vneg.f32	s14, s14
 8019af2:	edc5 6a00 	vstr	s13, [r5]
 8019af6:	ed85 7a01 	vstr	s14, [r5, #4]
 8019afa:	eef1 7a67 	vneg.f32	s15, s15
 8019afe:	e785      	b.n	8019a0c <__kernel_rem_pio2f+0x420>

08019b00 <__kernel_sinf>:
 8019b00:	ee10 3a10 	vmov	r3, s0
 8019b04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019b08:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8019b0c:	da04      	bge.n	8019b18 <__kernel_sinf+0x18>
 8019b0e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8019b12:	ee17 3a90 	vmov	r3, s15
 8019b16:	b35b      	cbz	r3, 8019b70 <__kernel_sinf+0x70>
 8019b18:	ee20 7a00 	vmul.f32	s14, s0, s0
 8019b1c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8019b74 <__kernel_sinf+0x74>
 8019b20:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8019b78 <__kernel_sinf+0x78>
 8019b24:	eea7 6a27 	vfma.f32	s12, s14, s15
 8019b28:	eddf 7a14 	vldr	s15, [pc, #80]	; 8019b7c <__kernel_sinf+0x7c>
 8019b2c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8019b30:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8019b80 <__kernel_sinf+0x80>
 8019b34:	eea7 6a87 	vfma.f32	s12, s15, s14
 8019b38:	eddf 7a12 	vldr	s15, [pc, #72]	; 8019b84 <__kernel_sinf+0x84>
 8019b3c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8019b40:	eee6 7a07 	vfma.f32	s15, s12, s14
 8019b44:	b930      	cbnz	r0, 8019b54 <__kernel_sinf+0x54>
 8019b46:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8019b88 <__kernel_sinf+0x88>
 8019b4a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8019b4e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8019b52:	4770      	bx	lr
 8019b54:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8019b58:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8019b5c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8019b60:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8019b64:	eddf 7a09 	vldr	s15, [pc, #36]	; 8019b8c <__kernel_sinf+0x8c>
 8019b68:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8019b6c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8019b70:	4770      	bx	lr
 8019b72:	bf00      	nop
 8019b74:	2f2ec9d3 	.word	0x2f2ec9d3
 8019b78:	b2d72f34 	.word	0xb2d72f34
 8019b7c:	3638ef1b 	.word	0x3638ef1b
 8019b80:	b9500d01 	.word	0xb9500d01
 8019b84:	3c088889 	.word	0x3c088889
 8019b88:	be2aaaab 	.word	0xbe2aaaab
 8019b8c:	3e2aaaab 	.word	0x3e2aaaab

08019b90 <fabsf>:
 8019b90:	ee10 3a10 	vmov	r3, s0
 8019b94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019b98:	ee00 3a10 	vmov	s0, r3
 8019b9c:	4770      	bx	lr
	...

08019ba0 <floorf>:
 8019ba0:	ee10 3a10 	vmov	r3, s0
 8019ba4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019ba8:	3a7f      	subs	r2, #127	; 0x7f
 8019baa:	2a16      	cmp	r2, #22
 8019bac:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8019bb0:	dc2a      	bgt.n	8019c08 <floorf+0x68>
 8019bb2:	2a00      	cmp	r2, #0
 8019bb4:	da11      	bge.n	8019bda <floorf+0x3a>
 8019bb6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8019c18 <floorf+0x78>
 8019bba:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019bbe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019bc6:	dd05      	ble.n	8019bd4 <floorf+0x34>
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	da23      	bge.n	8019c14 <floorf+0x74>
 8019bcc:	4a13      	ldr	r2, [pc, #76]	; (8019c1c <floorf+0x7c>)
 8019bce:	2900      	cmp	r1, #0
 8019bd0:	bf18      	it	ne
 8019bd2:	4613      	movne	r3, r2
 8019bd4:	ee00 3a10 	vmov	s0, r3
 8019bd8:	4770      	bx	lr
 8019bda:	4911      	ldr	r1, [pc, #68]	; (8019c20 <floorf+0x80>)
 8019bdc:	4111      	asrs	r1, r2
 8019bde:	420b      	tst	r3, r1
 8019be0:	d0fa      	beq.n	8019bd8 <floorf+0x38>
 8019be2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8019c18 <floorf+0x78>
 8019be6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019bea:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019bf2:	ddef      	ble.n	8019bd4 <floorf+0x34>
 8019bf4:	2b00      	cmp	r3, #0
 8019bf6:	bfbe      	ittt	lt
 8019bf8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8019bfc:	fa40 f202 	asrlt.w	r2, r0, r2
 8019c00:	189b      	addlt	r3, r3, r2
 8019c02:	ea23 0301 	bic.w	r3, r3, r1
 8019c06:	e7e5      	b.n	8019bd4 <floorf+0x34>
 8019c08:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8019c0c:	d3e4      	bcc.n	8019bd8 <floorf+0x38>
 8019c0e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019c12:	4770      	bx	lr
 8019c14:	2300      	movs	r3, #0
 8019c16:	e7dd      	b.n	8019bd4 <floorf+0x34>
 8019c18:	7149f2ca 	.word	0x7149f2ca
 8019c1c:	bf800000 	.word	0xbf800000
 8019c20:	007fffff 	.word	0x007fffff

08019c24 <_init>:
 8019c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c26:	bf00      	nop
 8019c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c2a:	bc08      	pop	{r3}
 8019c2c:	469e      	mov	lr, r3
 8019c2e:	4770      	bx	lr

08019c30 <_fini>:
 8019c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c32:	bf00      	nop
 8019c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c36:	bc08      	pop	{r3}
 8019c38:	469e      	mov	lr, r3
 8019c3a:	4770      	bx	lr
