{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761617034312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761617034314 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdmi_colorbar_top 10CL006YU256C8G " "Selected device 10CL006YU256C8G for design \"hdmi_colorbar_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761617034323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761617034363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761617034363 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1761617034389 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 15 2 0 0 " "Implementing clock multiplication of 15, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1761617034389 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1761617034389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761617034431 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761617034557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761617034557 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761617034557 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1761617034557 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761617034558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761617034558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761617034558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761617034558 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1761617034558 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761617034558 ""}
{ "Info" "ISTA_SDC_FOUND" "hdmi_colorbar_top.out.sdc " "Reading SDC File: 'hdmi_colorbar_top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1761617034819 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 3), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 3, found: 3), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761617034824 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761617034824 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found on node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found on node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 15, found: 15), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 15, found: 15), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761617034824 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1761617034824 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1761617034824 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1761617034825 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761617034825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761617034825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761617034825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761617034825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.333 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   1.333 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761617034825 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1761617034825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761617034837 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/pll_clk_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761617034837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761617034837 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/db/pll_clk_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761617034837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761617034837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761617034837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761617034837 ""}  } { { "../rtl/hdmi_colorbar_top.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/hdmi_colorbar_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761617034837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761617034837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_display:u_video_display\|pixel_data~6 " "Destination node video_display:u_video_display\|pixel_data~6" {  } { { "../rtl/video_display.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_display.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761617034837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_display:u_video_display\|pixel_data~11 " "Destination node video_display:u_video_display\|pixel_data~11" {  } { { "../rtl/video_display.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_display.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761617034837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_display:u_video_display\|pixel_data~13 " "Destination node video_display:u_video_display\|pixel_data~13" {  } { { "../rtl/video_display.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/rtl/video_display.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761617034837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761617034837 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761617034837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761617034979 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761617034980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761617034980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761617034980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761617034980 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761617034981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761617034981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761617034981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761617034981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761617034981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761617034981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761617034989 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1761617034993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761617035238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761617035281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761617035288 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761617035834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761617035834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761617035965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761617036206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761617036206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761617036337 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761617036337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761617036339 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761617036411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761617036415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761617036511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761617036511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761617036611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761617036879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/output_files/hdmi_colorbar_top.fit.smsg " "Generated suppressed messages file C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_1_HDMI/prj_1006B/output_files/hdmi_colorbar_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761617037102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6519 " "Peak virtual memory: 6519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761617037325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 10:03:57 2025 " "Processing ended: Tue Oct 28 10:03:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761617037325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761617037325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761617037325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761617037325 ""}
