# Fully Pipelined RISC-V Processor

Implementation of a Fully Pipelined RISC-V Processor in Logism.

This processor includes memory instructions and a majority of the instructions within the RISC-V manual.
