(DELAYFILE
 (SDFVERSION "3.0")
 (DESIGN "grid_clb")
 (DATE "Thu Apr 21 19:14:30 2022")
 (VENDOR "Parallax")
 (PROGRAM "STA")
 (VERSION "2.3.1")
 (DIVIDER .)
 (VOLTAGE 1.800::1.800)
 (PROCESS "1.000::1.000")
 (TEMPERATURE 25.000::25.000)
 (TIMESCALE 1ns)
 (CELL
  (CELLTYPE "grid_clb")
  (INSTANCE)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT SC_IN_TOP input1.A (0.014:0.014:0.014) (0.006:0.006:0.006))
    (INTERCONNECT SC_IN_TOP ANTENNA_input1_A.DIODE (0.014:0.014:0.014) (0.006:0.006:0.006))
    (INTERCONNECT Test_en_E_in input2.A (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT Test_en_E_in ANTENNA_input2_A.DIODE (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT Test_en_W_in input3.A (0.013:0.013:0.013) (0.005:0.005:0.005))
    (INTERCONNECT Test_en_W_in ANTENNA_input3_A.DIODE (0.013:0.013:0.013) (0.005:0.005:0.005))
    (INTERCONNECT ccff_head input4.A (0.013:0.013:0.013) (0.005:0.005:0.005))
    (INTERCONNECT ccff_head ANTENNA_input4_A.DIODE (0.013:0.013:0.013) (0.005:0.005:0.005))
    (INTERCONNECT clk_0_N_in input5.A (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT clk_0_N_in ANTENNA_input5_A.DIODE (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT clk_0_S_in input6.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT clk_0_S_in ANTENNA_input6_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_E_FTB01.A (0.119:0.119:0.119) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_FTB00.A (0.122:0.122:0.122) (0.058:0.058:0.058))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_N_FTB01.A (0.120:0.120:0.120) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_S_FTB01.A (0.120:0.120:0.120) (0.057:0.057:0.057))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_W_FTB01.A (0.122:0.122:0.122) (0.058:0.058:0.058))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_W_FTB01_A.DIODE (0.122:0.122:0.122) (0.058:0.058:0.058))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_S_FTB01_A.DIODE (0.119:0.119:0.119) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_N_FTB01_A.DIODE (0.120:0.120:0.120) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_FTB00_A.DIODE (0.122:0.122:0.122) (0.058:0.058:0.058))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_E_FTB01_A.DIODE (0.119:0.119:0.119) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_S_in input7.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT prog_clk_0_S_in ANTENNA_input7_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT right_width_0_height_0__pin_16_ input8.A (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_16_ ANTENNA_input8_A.DIODE (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_17_ input9.A (0.023:0.023:0.023) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_17_ ANTENNA_input9_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_18_ input10.A (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_18_ ANTENNA_input10_A.DIODE (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_19_ input11.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_19_ ANTENNA_input11_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_20_ input12.A (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_20_ ANTENNA_input12_A.DIODE (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_21_ input13.A (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_21_ ANTENNA_input13_A.DIODE (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_22_ input14.A (0.023:0.023:0.023) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_22_ ANTENNA_input14_A.DIODE (0.023:0.023:0.023) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_23_ input15.A (0.026:0.026:0.026) (0.012:0.012:0.012))
    (INTERCONNECT right_width_0_height_0__pin_23_ ANTENNA_input15_A.DIODE (0.026:0.026:0.026) (0.012:0.012:0.012))
    (INTERCONNECT right_width_0_height_0__pin_24_ input16.A (0.023:0.023:0.023) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_24_ ANTENNA_input16_A.DIODE (0.023:0.023:0.023) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_25_ input17.A (0.025:0.025:0.025) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_25_ ANTENNA_input17_A.DIODE (0.025:0.025:0.025) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_26_ input18.A (0.023:0.023:0.023) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_26_ ANTENNA_input18_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_27_ input19.A (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_27_ ANTENNA_input19_A.DIODE (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_28_ input20.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_28_ ANTENNA_input20_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_29_ input21.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT right_width_0_height_0__pin_29_ ANTENNA_input21_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT right_width_0_height_0__pin_30_ input22.A (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT right_width_0_height_0__pin_30_ ANTENNA_input22_A.DIODE (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT right_width_0_height_0__pin_31_ input23.A (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT right_width_0_height_0__pin_31_ ANTENNA_input23_A.DIODE (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_0_ input24.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_0_ ANTENNA_input24_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_10_ input25.A (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_10_ ANTENNA_input25_A.DIODE (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_11_ input26.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_11_ ANTENNA_input26_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_12_ input27.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_12_ ANTENNA_input27_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_13_ input28.A (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_13_ ANTENNA_input28_A.DIODE (0.019:0.019:0.019) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_14_ input29.A (0.021:0.021:0.021) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_14_ ANTENNA_input29_A.DIODE (0.021:0.021:0.021) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_15_ input30.A (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_15_ ANTENNA_input30_A.DIODE (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_1_ input31.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_1_ ANTENNA_input31_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_2_ input32.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_2_ ANTENNA_input32_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_32_ input33.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_32_ ANTENNA_input33_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_33_ input34.A (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_33_ ANTENNA_input34_A.DIODE (0.018:0.018:0.018) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_3_ input35.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_3_ ANTENNA_input35_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_4_ input36.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_4_ ANTENNA_input36_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_5_ input37.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_5_ ANTENNA_input37_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_6_ input38.A (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_6_ ANTENNA_input38_A.DIODE (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_7_ input39.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_7_ ANTENNA_input39_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_8_ input40.A (0.021:0.021:0.021) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_8_ ANTENNA_input40_A.DIODE (0.021:0.021:0.021) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_9_ input41.A (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT top_width_0_height_0__pin_9_ ANTENNA_input41_A.DIODE (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT VPWR PHY_74.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_75.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_76.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_77.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_78.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_79.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_80.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_81.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_82.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_83.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_84.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_85.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_86.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_87.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_88.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_89.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_90.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_91.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_92.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_93.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_94.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_95.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_96.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_97.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_98.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_99.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_100.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_101.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_102.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_103.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_104.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_105.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_106.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_107.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_108.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_109.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_110.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_111.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_112.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_113.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_114.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_115.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_116.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_117.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_118.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_119.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_120.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_121.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_122.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_123.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_124.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_125.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_126.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_127.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_128.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_129.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_130.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_131.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_132.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_133.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_134.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_135.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_136.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_137.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_138.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_139.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_140.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_141.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_142.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_143.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_144.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_145.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_146.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_147.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_148.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_149.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_150.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_151.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_152.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_153.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_154.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_155.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_156.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_157.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_158.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_159.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_160.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_161.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_162.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_163.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_164.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_165.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_166.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_167.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_168.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_169.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_170.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_171.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_172.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_173.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_174.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_175.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_176.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_177.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_178.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_179.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_180.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_181.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_182.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_183.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_184.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_185.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_186.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_187.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_188.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_189.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_190.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_191.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_192.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_193.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_194.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_195.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_196.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_197.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_198.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_199.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_200.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_201.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_202.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_203.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_204.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_205.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_206.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_207.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_208.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_209.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_210.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_211.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_212.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_213.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_214.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_215.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_216.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_217.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_218.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_219.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_220.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_221.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_222.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_223.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_224.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_225.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_226.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_227.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_228.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR PHY_229.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_0_9.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_0_9.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_0_171.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_0_171.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_0_204.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_0_204.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_1_6.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_1_6.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_1_55.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_1_55.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_1_235.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_1_235.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_2_164.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_2_164.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_2_199.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_2_199.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_3_159.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_3_159.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_4_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_4_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_4_162.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_4_162.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_5_166.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_5_166.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_5_227.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_5_227.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_141.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_141.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_150.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_150.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_160.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_160.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_6_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_7_170.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_7_170.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_7_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_7_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_139.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_139.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_201.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_201.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_239.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_8_239.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_9_86.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_9_86.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_9_112.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_9_112.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_66.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_66.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_115.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_115.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_138.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_10_138.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_56.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_56.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_82.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_82.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_109.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_109.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_140.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_140.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_208.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_208.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_11_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_12_28.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_12_28.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_12_163.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_12_163.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_12_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_12_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_13_104.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_13_104.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_13_115.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_13_115.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_13_136.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_13_136.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_87.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_87.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_114.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_114.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_132.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_132.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_198.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_198.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_233.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_14_233.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_113.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_113.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_143.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_143.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_147.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_147.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_167.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_167.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_172.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_172.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_218.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_218.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_15_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_84.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_84.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_93.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_93.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_126.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_126.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_153.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_153.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_180.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_180.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_16_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_9.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_9.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_56.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_56.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_80.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_80.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_97.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_97.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_167.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_167.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_203.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_203.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_17_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_28.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_28.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_62.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_62.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_85.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_85.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_96.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_96.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_119.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_119.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_141.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_18_141.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_19_15.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_19_15.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_19_115.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_19_115.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_19_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_19_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_19.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_19.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_67.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_67.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_84.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_84.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_160.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_160.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_199.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_199.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_204.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_204.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_239.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_20_239.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_21_40.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_21_40.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_21_66.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_21_66.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_21_181.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_21_181.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_37.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_37.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_82.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_82.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_133.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_133.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_147.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_147.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_22_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_9.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_9.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_79.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_79.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_129.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_129.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_155.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_155.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_172.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_172.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_223.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_223.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_23_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_3.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_3.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_84.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_84.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_142.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_142.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_24_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_175.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_175.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_195.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_195.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_226.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_226.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_25_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_3.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_3.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_85.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_85.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_178.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_178.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_219.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_26_219.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_39.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_39.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_56.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_56.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_67.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_67.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_113.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_113.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_166.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_166.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_214.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_214.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_27_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_27.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_27.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_39.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_39.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_56.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_56.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_61.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_61.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_83.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_83.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_96.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_96.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_117.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_117.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_142.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_28_142.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_56.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_56.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_62.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_62.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_89.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_89.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_172.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_172.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_187.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_187.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_210.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_210.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_238.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_29_238.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_39.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_39.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_43.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_43.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_133.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_133.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_166.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_166.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_199.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_199.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_239.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_30_239.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_55.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_55.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_67.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_67.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_92.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_92.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_167.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_167.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_194.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_31_194.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_3.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_3.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_84.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_84.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_120.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_120.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_142.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_142.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_144.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_144.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_178.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_178.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_199.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_199.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_210.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_210.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_235.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_32_235.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_3.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_3.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_85.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_85.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_113.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_113.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_175.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_33_175.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_34_142.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_34_142.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_34_211.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_34_211.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_35.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_35.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_115.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_115.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_201.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_201.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_212.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_212.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_219.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_219.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_231.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_35_231.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_25.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_25.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_57.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_57.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_65.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_65.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_123.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_123.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_152.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_152.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_164.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_164.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_219.VPB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VPWR FILLER_36_219.VPWR (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_74.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_75.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_76.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_77.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_78.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_79.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_80.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_81.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_82.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_83.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_84.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_85.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_86.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_87.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_88.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_89.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_90.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_91.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_92.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_93.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_94.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_95.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_96.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_97.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_98.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_99.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_100.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_101.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_102.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_103.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_104.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_105.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_106.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_107.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_108.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_109.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_110.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_111.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_112.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_113.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_114.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_115.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_116.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_117.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_118.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_119.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_120.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_121.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_122.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_123.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_124.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_125.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_126.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_127.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_128.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_129.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_130.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_131.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_132.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_133.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_134.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_135.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_136.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_137.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_138.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_139.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_140.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_141.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_142.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_143.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_144.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_145.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_146.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_147.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_148.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_149.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_150.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_151.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_152.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_153.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_154.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_155.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_156.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_157.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_158.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_159.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_160.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_161.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_162.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_163.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_164.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_165.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_166.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_167.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_168.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_169.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_170.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_171.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_172.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_173.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_174.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_175.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_176.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_177.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_178.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_179.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_180.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_181.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_182.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_183.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_184.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_185.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_186.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_187.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_188.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_189.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_190.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_191.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_192.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_193.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_194.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_195.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_196.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_197.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_198.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_199.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_200.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_201.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_202.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_203.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_204.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_205.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_206.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_207.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_208.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_209.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_210.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_211.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_212.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_213.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_214.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_215.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_216.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_217.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_218.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_219.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_220.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_221.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_222.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_223.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_224.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_225.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_226.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_227.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_228.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND PHY_229.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_0_9.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_0_9.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_0_171.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_0_171.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_0_204.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_0_204.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_1_6.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_1_6.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_1_55.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_1_55.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_1_235.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_1_235.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_2_164.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_2_164.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_2_199.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_2_199.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_3_159.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_3_159.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_4_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_4_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_4_162.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_4_162.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_5_166.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_5_166.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_5_227.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_5_227.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_141.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_141.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_150.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_150.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_160.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_160.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_6_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_7_170.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_7_170.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_7_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_7_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_139.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_139.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_201.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_201.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_239.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_8_239.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_9_86.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_9_86.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_9_112.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_9_112.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_66.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_66.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_115.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_115.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_138.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_10_138.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_56.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_56.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_82.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_82.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_109.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_109.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_140.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_140.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_208.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_208.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_11_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_12_28.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_12_28.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_12_163.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_12_163.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_12_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_12_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_13_104.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_13_104.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_13_115.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_13_115.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_13_136.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_13_136.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_87.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_87.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_114.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_114.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_132.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_132.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_198.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_198.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_233.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_14_233.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_113.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_113.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_143.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_143.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_147.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_147.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_167.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_167.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_172.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_172.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_218.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_218.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_15_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_84.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_84.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_93.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_93.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_126.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_126.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_153.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_153.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_180.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_180.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_16_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_9.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_9.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_56.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_56.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_80.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_80.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_97.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_97.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_167.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_167.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_203.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_203.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_17_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_28.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_28.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_62.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_62.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_85.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_85.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_96.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_96.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_119.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_119.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_141.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_18_141.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_19_15.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_19_15.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_19_115.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_19_115.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_19_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_19_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_19.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_19.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_67.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_67.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_84.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_84.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_160.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_160.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_199.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_199.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_204.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_204.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_239.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_20_239.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_21_40.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_21_40.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_21_66.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_21_66.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_21_181.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_21_181.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_37.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_37.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_82.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_82.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_133.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_133.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_147.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_147.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_22_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_9.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_9.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_79.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_79.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_129.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_129.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_155.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_155.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_172.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_172.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_223.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_223.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_23_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_3.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_3.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_84.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_84.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_142.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_142.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_24_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_175.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_175.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_195.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_195.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_226.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_226.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_25_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_3.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_3.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_85.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_85.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_178.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_178.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_219.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_26_219.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_39.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_39.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_56.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_56.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_67.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_67.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_113.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_113.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_166.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_166.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_214.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_214.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_27_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_27.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_27.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_39.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_39.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_56.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_56.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_61.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_61.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_83.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_83.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_96.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_96.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_117.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_117.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_142.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_28_142.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_56.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_56.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_62.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_62.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_89.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_89.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_172.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_172.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_187.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_187.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_210.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_210.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_238.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_29_238.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_39.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_39.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_43.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_43.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_133.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_133.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_166.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_166.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_199.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_199.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_239.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_30_239.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_55.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_55.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_67.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_67.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_92.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_92.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_167.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_167.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_194.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_31_194.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_3.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_3.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_84.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_84.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_120.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_120.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_142.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_142.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_144.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_144.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_178.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_178.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_199.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_199.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_210.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_210.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_235.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_32_235.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_3.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_3.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_85.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_85.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_113.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_113.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_175.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_33_175.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_34_142.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_34_142.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_34_211.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_34_211.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_35.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_35.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_115.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_115.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_201.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_201.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_212.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_212.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_219.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_219.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_231.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_35_231.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_25.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_25.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_57.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_57.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_65.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_65.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_123.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_123.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_152.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_152.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_164.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_164.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_219.VGND (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT VGND FILLER_36_219.VNB (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT Test_en_E_FTB01.X output44.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.021:0.021:0.021) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.021:0.021:0.021) (0.018:0.018:0.018))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.020:0.020:0.020) (0.018:0.018:0.018))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.020:0.020:0.020) (0.018:0.018:0.018))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.016:0.016:0.016) (0.015:0.015:0.015))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.018:0.018:0.018) (0.017:0.017:0.017))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.018:0.018:0.018) (0.017:0.017:0.017))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.019:0.019:0.019) (0.017:0.017:0.017))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.017:0.017:0.017))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.016:0.016:0.016) (0.014:0.014:0.014))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.020:0.020:0.020) (0.018:0.018:0.018))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.020:0.020:0.020) (0.018:0.018:0.018))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.021:0.021:0.021) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.021:0.021:0.021) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.022:0.022:0.022) (0.019:0.019:0.019))
    (INTERCONNECT Test_en_W_FTB01.X output45.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _32_.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _33_.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _34_.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _35_.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _36_.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _37_.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _38_.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _39_.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _40_.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _41_.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _42_.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _43_.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _44_.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _45_.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _46_.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _47_.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _48_.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _49_.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _50_.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _51_.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _52_.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _53_.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _54_.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _55_.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _56_.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _57_.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _58_.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _59_.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _60_.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _61_.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _62_.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _63_.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT _64_.LO output47.A (0.000:0.000:0.000))
    (INTERCONNECT _65_.X output43.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _66_.X output46.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _67_.X output54.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _68_.X output56.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _69_.X output58.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _70_.X output60.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _71_.X output62.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _72_.X output64.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _73_.X output66.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _74_.X output68.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _75_.X output70.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _76_.X output72.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _77_.X output74.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _78_.X output76.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _79_.X output78.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _80_.X output80.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _81_.X output82.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _82_.X output84.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clk_0_FTB00.X clkbuf_0_ltile_clb_mode__0\.clb_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_0_ltile_clb_mode__0\.clb_clk.X clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_0_ltile_clb_mode__0\.clb_clk.X clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_2_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_2_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_2_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_2_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_2_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_2_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_3_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input1.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input10.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input11.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input12.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input13.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input14.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input15.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input16.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input17.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input18.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input19.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input2.X Test_en_E_FTB01.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input2.X Test_en_FTB00.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input2.X Test_en_W_FTB01.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input2.X ANTENNA_Test_en_E_FTB01_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input2.X ANTENNA_Test_en_FTB00_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input2.X ANTENNA_Test_en_W_FTB01_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input20.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input21.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input22.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input23.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input24.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input25.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input26.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input27.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input28.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input29.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input30.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input31.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input32.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input33.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input35.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input36.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input37.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input38.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input39.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input4.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input40.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input41.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input5.X clk_0_FTB00.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input8.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT input9.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _76_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output71.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output71_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__76__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _75_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output69.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output69_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__75__A.DIODE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _78_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output75.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _77_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output73.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output73_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__77__A.DIODE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _80_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output79.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output79_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__80__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _79_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output77.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output77_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__79__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _82_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output83.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _81_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output81.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output81_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__81__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _68_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output55.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output55_A.DIODE (0.000:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__68__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _67_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output53.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X rebuffer1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _70_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output59.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output59_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__70__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _69_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output57.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output57_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__69__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _72_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output63.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output63_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__72__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _71_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output61.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output61_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__71__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q _65_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q _66_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q output42.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA_output42_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA__65__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA__66__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q output48.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ANTENNA_output48_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _74_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output67.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output67_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__74__A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _73_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output65.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output65_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__73__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output42.X SC_OUT_BOT (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output43.X SC_OUT_TOP (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output44.X Test_en_E_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output45.X Test_en_W_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output46.X bottom_width_0_height_0__pin_50_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output47.X bottom_width_0_height_0__pin_51_ (0.000:0.000:0.000))
    (INTERCONNECT output48.X ccff_tail (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output49.X prog_clk_0_E_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output50.X prog_clk_0_N_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output51.X prog_clk_0_S_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output52.X prog_clk_0_W_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output53.X right_width_0_height_0__pin_42_lower (0.014:0.014:0.014) (0.014:0.014:0.014))
    (INTERCONNECT output54.X right_width_0_height_0__pin_42_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output55.X right_width_0_height_0__pin_43_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output56.X right_width_0_height_0__pin_43_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output57.X right_width_0_height_0__pin_44_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output58.X right_width_0_height_0__pin_44_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output59.X right_width_0_height_0__pin_45_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output60.X right_width_0_height_0__pin_45_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output61.X right_width_0_height_0__pin_46_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output62.X right_width_0_height_0__pin_46_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output63.X right_width_0_height_0__pin_47_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output64.X right_width_0_height_0__pin_47_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output65.X right_width_0_height_0__pin_48_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output66.X right_width_0_height_0__pin_48_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output67.X right_width_0_height_0__pin_49_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output68.X right_width_0_height_0__pin_49_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output69.X top_width_0_height_0__pin_34_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output70.X top_width_0_height_0__pin_34_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output71.X top_width_0_height_0__pin_35_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output72.X top_width_0_height_0__pin_35_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output73.X top_width_0_height_0__pin_36_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output74.X top_width_0_height_0__pin_36_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output75.X top_width_0_height_0__pin_37_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output76.X top_width_0_height_0__pin_37_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output77.X top_width_0_height_0__pin_38_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output78.X top_width_0_height_0__pin_38_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output79.X top_width_0_height_0__pin_39_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output80.X top_width_0_height_0__pin_39_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output81.X top_width_0_height_0__pin_40_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output82.X top_width_0_height_0__pin_40_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output83.X top_width_0_height_0__pin_41_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output84.X top_width_0_height_0__pin_41_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT prog_clk_0_E_FTB01.X output49.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_clk_0_FTB00.X clkbuf_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT prog_clk_0_N_FTB01.X output50.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT prog_clk_0_S_FTB01.X output51.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_clk_0_W_FTB01.X output52.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT rebuffer1.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE Test_en_E_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.109:0.109:0.109) (0.111:0.111:0.111))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_8")
  (INSTANCE Test_en_FTB00)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.197:0.197) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE Test_en_W_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.124:0.124:0.124) (0.119:0.119:0.119))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _65_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.107:0.107:0.107) (0.101:0.101:0.101))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _66_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.104:0.104:0.104) (0.099:0.099:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _67_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.087) (0.095:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _68_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.092:0.093:0.093) (0.099:0.099:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _69_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.097:0.097:0.097) (0.103:0.103:0.103))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _70_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.091:0.092:0.092) (0.099:0.099:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _71_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.102:0.102:0.102) (0.106:0.106:0.107))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _72_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.089:0.089:0.089) (0.096:0.097:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _73_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.097:0.097:0.097) (0.102:0.103:0.103))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _74_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.088) (0.096:0.096:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _75_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.092:0.092:0.092) (0.099:0.099:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _76_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.094:0.094:0.095))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _77_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.095:0.095:0.095) (0.101:0.101:0.102))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _78_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.099:0.100:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _79_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.098:0.098:0.098) (0.103:0.103:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _80_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.086) (0.094:0.095:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _81_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.094:0.094:0.094) (0.100:0.101:0.101))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _82_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.084:0.084:0.085) (0.092:0.093:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE clk_0_FTB00)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.105:0.105:0.105) (0.114:0.114:0.114))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_0_ltile_clb_mode__0\.clb_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.109:0.109:0.109) (0.126:0.126:0.126))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.120:0.120) (0.135:0.135:0.135))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_1_0_0_ltile_clb_mode__0\.clb_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.211:0.211:0.211) (0.149:0.149:0.149))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_1_1_0_ltile_clb_mode__0\.clb_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.283:0.283:0.283) (0.186:0.186:0.186))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_2_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.107:0.107:0.107) (0.097:0.097:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_2_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.114:0.114:0.114) (0.101:0.101:0.101))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_2_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.095:0.095:0.095) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_2_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.124:0.124:0.124) (0.107:0.107:0.107))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.130:0.130:0.130) (0.107:0.107:0.107))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.117:0.117:0.117) (0.100:0.100:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.122:0.122:0.122) (0.104:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.119:0.119:0.119) (0.102:0.102:0.102))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.120:0.120) (0.101:0.101:0.101))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.115:0.115:0.115) (0.098:0.098:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.133:0.133:0.133) (0.110:0.110:0.110))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_3_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.148:0.148:0.148) (0.119:0.119:0.119))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_0_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.223:0.223:0.223) (0.154:0.154:0.154))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_10_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.441:0.441:0.441) (0.260:0.260:0.260))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_11_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.317:0.317:0.317) (0.199:0.199:0.199))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_12_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.218:0.218:0.218) (0.151:0.151:0.151))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_13_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.311:0.311:0.311) (0.197:0.197:0.197))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_14_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.325:0.325) (0.203:0.203:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_15_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.410:0.410:0.410) (0.247:0.247:0.247))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_1_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.223:0.223:0.223) (0.154:0.154:0.154))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_2_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.305:0.305:0.305) (0.194:0.194:0.194))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_3_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.265:0.265:0.265) (0.174:0.174:0.174))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_4_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.323:0.323:0.323) (0.202:0.202:0.202))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_5_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.401:0.401:0.401) (0.241:0.241:0.241))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_6_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.277:0.277:0.277) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_7_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.356:0.356:0.356) (0.218:0.218:0.218))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_8_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.288:0.288:0.288) (0.186:0.186:0.186))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE clkbuf_4_9_0_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.298:0.298) (0.190:0.190:0.190))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.101:0.101:0.101) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input10)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.084:0.084:0.084) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input11)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.102:0.102:0.102) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input12)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.126:0.126:0.126) (0.101:0.101:0.101))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input13)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.116:0.116:0.116) (0.097:0.097:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input14)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.098:0.098:0.098) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input15)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.084:0.084:0.084))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input16)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.098:0.098:0.098) (0.085:0.085:0.085))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input17)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.091:0.091:0.091) (0.082:0.082:0.082))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input18)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.077) (0.074:0.074:0.074))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input19)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.087) (0.080:0.080:0.080))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.165:0.165:0.165) (0.144:0.144:0.144))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input20)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.121:0.121:0.121) (0.099:0.099:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input21)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input22)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.083:0.083:0.083))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input23)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.070:0.070:0.070) (0.070:0.070:0.070))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input24)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.115:0.115:0.115) (0.095:0.095:0.095))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input25)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.074:0.074) (0.072:0.072:0.072))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input26)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.087) (0.080:0.080:0.080))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input27)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.079:0.079:0.079) (0.075:0.075:0.075))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input28)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.075:0.075) (0.073:0.073:0.073))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input29)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.073:0.073:0.073) (0.071:0.071:0.071))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.051:0.051:0.051) (0.057:0.057:0.057))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input30)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.066:0.066:0.066) (0.067:0.067:0.067))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input31)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.088:0.088:0.088) (0.080:0.080:0.080))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input32)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.072:0.072:0.072) (0.071:0.071:0.071))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input33)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.092:0.092:0.092) (0.084:0.084:0.084))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input34)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.053:0.053:0.053) (0.059:0.059:0.059))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input35)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input36)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.094:0.094:0.094) (0.083:0.083:0.083))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input37)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input38)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.084:0.084:0.084) (0.078:0.078:0.078))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input39)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.091:0.091:0.091) (0.082:0.082:0.082))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.071:0.071:0.071) (0.071:0.071:0.071))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input40)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.112:0.112:0.112) (0.105:0.105:0.105))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input41)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.101:0.101:0.101) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.099:0.099) (0.086:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.052:0.052:0.052) (0.058:0.058:0.058))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE input7)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.052:0.052:0.052) (0.058:0.058:0.058))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input8)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.128:0.128:0.128) (0.102:0.102:0.102))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input9)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.108:0.108:0.108) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.377:0.377:0.377) (0.361:0.361:0.361))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.234:0.234:0.234))
    (SETUP (negedge SCE) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge SCD) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge SCD) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge SCD) (posedge CLK) (0.117:0.117:0.117))
    (SETUP (negedge SCD) (posedge CLK) (0.215:0.215:0.215))
    (HOLD (posedge D) (posedge CLK) (-0.048:-0.048:-0.049))
    (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.093))
    (SETUP (posedge D) (posedge CLK) (0.073:0.073:0.074))
    (SETUP (negedge D) (posedge CLK) (0.164:0.164:0.164))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.401:0.401:0.401) (0.375:0.375:0.375))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.234:0.234:0.234))
    (SETUP (negedge SCE) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge SCD) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge SCD) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge SCD) (posedge CLK) (0.110:0.110:0.110))
    (SETUP (negedge SCD) (posedge CLK) (0.211:0.211:0.211))
    (HOLD (posedge D) (posedge CLK) (-0.061:-0.061:-0.061))
    (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (SETUP (posedge D) (posedge CLK) (0.086:0.086:0.086))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.268:0.268:0.268))
    (IOPATH A1 X (0.118:0.118:0.118) (0.280:0.280:0.280))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.263:0.263:0.263))
    (IOPATH A1 X (0.112:0.112:0.112) (0.274:0.274:0.274))
    (IOPATH S X (0.180:0.180:0.180) (0.307:0.307:0.307))
    (IOPATH S X (0.125:0.125:0.125) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.117:0.117:0.117) (0.279:0.279:0.279))
    (IOPATH S X (0.185:0.185:0.185) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.266:0.266:0.266))
    (IOPATH A1 X (0.115:0.115:0.115) (0.276:0.276:0.276))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.270:0.270:0.270))
    (IOPATH A1 X (0.122:0.122:0.122) (0.283:0.283:0.283))
    (IOPATH S X (0.187:0.187:0.187) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.119:0.119:0.119) (0.280:0.280:0.280))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.267:0.267:0.267))
    (IOPATH A1 X (0.117:0.117:0.117) (0.279:0.279:0.279))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.128:0.128:0.128) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.269:0.269:0.269))
    (IOPATH A1 X (0.119:0.119:0.119) (0.281:0.281:0.281))
    (IOPATH S X (0.185:0.185:0.185) (0.314:0.314:0.314))
    (IOPATH S X (0.130:0.130:0.130) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.112) (0.276:0.276:0.276))
    (IOPATH A1 X (0.115:0.116:0.116) (0.288:0.288:0.288))
    (IOPATH S X (0.201:0.201:0.201) (0.323:0.323:0.323))
    (IOPATH S X (0.141:0.141:0.141) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.107:0.108:0.108) (0.272:0.272:0.272))
    (IOPATH A1 X (0.111:0.112:0.112) (0.283:0.283:0.283))
    (IOPATH S X (0.197:0.197:0.197) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.112) (0.275:0.275:0.275))
    (IOPATH A1 X (0.114:0.115:0.115) (0.286:0.286:0.287))
    (IOPATH S X (0.200:0.200:0.200) (0.322:0.322:0.322))
    (IOPATH S X (0.139:0.139:0.139) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.274:0.274:0.274))
    (IOPATH A1 X (0.112:0.113:0.113) (0.284:0.285:0.285))
    (IOPATH S X (0.199:0.199:0.199) (0.320:0.320:0.320))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.132:0.132:0.132) (0.288:0.288:0.288))
    (IOPATH A1 X (0.137:0.137:0.137) (0.301:0.301:0.301))
    (IOPATH S X (0.216:0.216:0.216) (0.349:0.349:0.349))
    (IOPATH S X (0.166:0.166:0.166) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.136:0.136:0.136) (0.294:0.294:0.294))
    (IOPATH A1 X (0.141:0.141:0.141) (0.306:0.306:0.306))
    (IOPATH S X (0.222:0.222:0.222) (0.355:0.355:0.355))
    (IOPATH S X (0.171:0.171:0.171) (0.335:0.335:0.335))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.120) (0.279:0.280:0.280))
    (IOPATH A1 X (0.119:0.120:0.120) (0.288:0.288:0.288))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.078:0.078) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.121:0.121) (0.117:0.117:0.117))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.076:0.077) (0.087:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.083:0.083) (0.092:0.092:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.075:0.076) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.088:0.088:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.071:0.072:0.072) (0.085:0.085:0.085))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.142:0.142:0.142) (0.137:0.137:0.137))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.154:0.154:0.154) (0.136:0.136:0.136))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.139:0.139:0.139) (0.110:0.110:0.110))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.099:0.099) (0.100:0.100:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.099:0.099) (0.222:0.222:0.222))
    (IOPATH B X (0.100:0.100:0.100) (0.204:0.204:0.204))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (HOLD (negedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (SETUP (negedge D) (posedge CLK) (0.077:0.077:0.077))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.352:0.352:0.352) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.343:0.343:0.343) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.355:0.355:0.355) (0.339:0.339:0.339))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.352:0.352:0.352) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.357:0.357:0.357) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.266:0.266:0.266))
    (IOPATH A1 X (0.114:0.114:0.114) (0.279:0.279:0.279))
    (IOPATH S X (0.185:0.185:0.185) (0.312:0.312:0.312))
    (IOPATH S X (0.128:0.128:0.128) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.137:0.137:0.138) (0.310:0.311:0.311))
    (IOPATH S X (0.207:0.207:0.207) (0.336:0.336:0.336))
    (IOPATH S X (0.150:0.150:0.150) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.364:0.364:0.364) (0.344:0.344:0.344))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.372:0.372:0.372) (0.348:0.348:0.348))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.361:0.361:0.361) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.360:0.360:0.360) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.372:0.372:0.372) (0.349:0.349:0.349))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.129:0.129) (0.290:0.290:0.291))
    (IOPATH A1 X (0.128:0.128:0.128) (0.290:0.290:0.290))
    (IOPATH S X (0.194:0.194:0.194) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.166:0.167:0.167) (0.290:0.290:0.290))
    (IOPATH S X (0.224:0.224:0.224) (0.331:0.331:0.331))
    (IOPATH S X (0.187:0.187:0.187) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.130:0.130:0.130) (0.275:0.275:0.275))
    (IOPATH A1 X (0.131:0.131:0.131) (0.287:0.287:0.287))
    (IOPATH S X (0.187:0.187:0.187) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.186:0.186:0.186) (0.307:0.307:0.307))
    (IOPATH S X (0.263:0.263:0.263) (0.375:0.375:0.375))
    (IOPATH S X (0.199:0.199:0.199) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.267:0.267:0.267))
    (IOPATH A1 X (0.119:0.120:0.120) (0.288:0.288:0.288))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.110:0.110:0.111) (0.282:0.282:0.282))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.386:0.386:0.386) (0.366:0.366:0.366))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.234:0.234:0.234))
    (SETUP (negedge SCE) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge SCD) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCD) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge SCD) (posedge CLK) (0.118:0.118:0.118))
    (SETUP (negedge SCD) (posedge CLK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CLK) (-0.050:-0.050:-0.051))
    (HOLD (negedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (SETUP (posedge D) (posedge CLK) (0.075:0.075:0.075))
    (SETUP (negedge D) (posedge CLK) (0.166:0.166:0.166))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.400:0.400:0.400) (0.375:0.375:0.375))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.234:0.234:0.234))
    (SETUP (negedge SCE) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge SCD) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCD) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge SCD) (posedge CLK) (0.113:0.113:0.113))
    (SETUP (negedge SCD) (posedge CLK) (0.213:0.213:0.213))
    (HOLD (posedge D) (posedge CLK) (-0.055:-0.055:-0.055))
    (HOLD (negedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (SETUP (posedge D) (posedge CLK) (0.080:0.080:0.080))
    (SETUP (negedge D) (posedge CLK) (0.157:0.157:0.157))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.265:0.265:0.265))
    (IOPATH A1 X (0.114:0.114:0.114) (0.276:0.276:0.276))
    (IOPATH S X (0.182:0.182:0.182) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.275:0.275:0.275))
    (IOPATH A1 X (0.121:0.121:0.121) (0.284:0.284:0.284))
    (IOPATH S X (0.189:0.189:0.189) (0.319:0.319:0.319))
    (IOPATH S X (0.134:0.134:0.134) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.275:0.275:0.275))
    (IOPATH A1 X (0.124:0.124:0.124) (0.286:0.286:0.286))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.269:0.269:0.269))
    (IOPATH A1 X (0.121:0.121:0.121) (0.282:0.282:0.282))
    (IOPATH S X (0.186:0.186:0.186) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.266:0.266:0.266))
    (IOPATH A1 X (0.116:0.116:0.116) (0.278:0.278:0.278))
    (IOPATH S X (0.184:0.184:0.184) (0.311:0.311:0.311))
    (IOPATH S X (0.129:0.129:0.129) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.110) (0.263:0.263:0.263))
    (IOPATH A1 X (0.114:0.114:0.114) (0.274:0.274:0.274))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.126:0.126:0.126) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.117:0.117:0.117) (0.278:0.278:0.278))
    (IOPATH S X (0.185:0.185:0.185) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.263:0.263:0.263))
    (IOPATH A1 X (0.114:0.114:0.114) (0.275:0.275:0.275))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.126:0.126:0.126) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.274:0.274:0.274))
    (IOPATH A1 X (0.110:0.111:0.111) (0.283:0.283:0.283))
    (IOPATH S X (0.197:0.197:0.197) (0.318:0.318:0.318))
    (IOPATH S X (0.136:0.136:0.136) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.282:0.282:0.282))
    (IOPATH A1 X (0.121:0.121:0.122) (0.293:0.294:0.294))
    (IOPATH S X (0.204:0.204:0.204) (0.327:0.327:0.327))
    (IOPATH S X (0.143:0.143:0.143) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.113:0.113:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.198:0.198:0.198) (0.320:0.320:0.320))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.113:0.113:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.198:0.198:0.198) (0.320:0.320:0.320))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.126:0.126:0.126) (0.282:0.282:0.282))
    (IOPATH A1 X (0.129:0.129:0.129) (0.294:0.294:0.294))
    (IOPATH S X (0.207:0.207:0.207) (0.339:0.339:0.339))
    (IOPATH S X (0.156:0.156:0.156) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.282:0.282:0.282))
    (IOPATH A1 X (0.128:0.128:0.128) (0.294:0.294:0.294))
    (IOPATH S X (0.206:0.206:0.206) (0.339:0.339:0.339))
    (IOPATH S X (0.155:0.155:0.155) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.115:0.115) (0.277:0.277:0.277))
    (IOPATH A1 X (0.117:0.118:0.118) (0.287:0.287:0.287))
    (IOPATH S X (0.180:0.180:0.180) (0.308:0.308:0.308))
    (IOPATH S X (0.124:0.124:0.124) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.100:0.100) (0.103:0.103:0.103))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.075:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.076:0.076) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.078:0.079) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.078:0.078) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.077:0.077) (0.088:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.134:0.134:0.134) (0.131:0.131:0.131))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.151:0.151:0.151) (0.134:0.134:0.134))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.133:0.133:0.133) (0.108:0.108:0.108))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.090:0.090:0.090) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.094:0.094:0.094) (0.216:0.216:0.216))
    (IOPATH B X (0.096:0.096:0.096) (0.199:0.199:0.199))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.356:0.356:0.356) (0.339:0.339:0.339))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.354:0.354:0.354) (0.338:0.338:0.338))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.338:0.338:0.338))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.356:0.356:0.356) (0.339:0.339:0.339))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.359:0.359:0.359) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.268:0.268:0.268))
    (IOPATH A1 X (0.115:0.115:0.115) (0.280:0.280:0.280))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.142:0.143:0.143) (0.316:0.316:0.316))
    (IOPATH S X (0.212:0.212:0.212) (0.342:0.342:0.342))
    (IOPATH S X (0.156:0.156:0.156) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.367:0.367:0.367) (0.346:0.346:0.346))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.364:0.364:0.364) (0.344:0.344:0.344))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030))
    (SETUP (posedge D) (posedge CLK) (0.047:0.047:0.047))
    (SETUP (negedge D) (posedge CLK) (0.086:0.086:0.086))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.364:0.364:0.364) (0.344:0.344:0.344))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.117:0.117) (0.276:0.276:0.277))
    (IOPATH A1 X (0.117:0.117:0.117) (0.276:0.276:0.276))
    (IOPATH S X (0.181:0.181:0.181) (0.307:0.307:0.307))
    (IOPATH S X (0.125:0.125:0.125) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.176:0.176:0.177) (0.300:0.300:0.301))
    (IOPATH S X (0.255:0.255:0.255) (0.370:0.370:0.370))
    (IOPATH S X (0.192:0.192:0.192) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.275:0.275:0.275))
    (IOPATH A1 X (0.134:0.134:0.134) (0.290:0.290:0.290))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.132:0.132:0.132) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.190:0.190:0.191) (0.311:0.311:0.311))
    (IOPATH S X (0.267:0.267:0.267) (0.379:0.379:0.379))
    (IOPATH S X (0.205:0.205:0.205) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.133:0.133:0.133) (0.281:0.281:0.281))
    (IOPATH A1 X (0.131:0.131:0.131) (0.300:0.300:0.300))
    (IOPATH S X (0.192:0.192:0.192) (0.321:0.321:0.321))
    (IOPATH S X (0.136:0.136:0.136) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.121:0.121:0.122) (0.293:0.294:0.294))
    (IOPATH S X (0.191:0.191:0.191) (0.320:0.320:0.320))
    (IOPATH S X (0.135:0.135:0.135) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.383:0.383:0.383) (0.365:0.365:0.365))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.234:0.234:0.234))
    (SETUP (negedge SCE) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge SCD) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCD) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge SCD) (posedge CLK) (0.118:0.118:0.118))
    (SETUP (negedge SCD) (posedge CLK) (0.216:0.216:0.216))
    (HOLD (posedge D) (posedge CLK) (-0.048:-0.048:-0.048))
    (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (SETUP (posedge D) (posedge CLK) (0.072:0.073:0.073))
    (SETUP (negedge D) (posedge CLK) (0.163:0.163:0.163))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.392:0.392:0.392) (0.370:0.370:0.370))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.233:0.233:0.233))
    (SETUP (negedge SCE) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge SCD) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge SCD) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge SCD) (posedge CLK) (0.112:0.112:0.112))
    (SETUP (negedge SCD) (posedge CLK) (0.212:0.212:0.212))
    (HOLD (posedge D) (posedge CLK) (-0.056:-0.056:-0.056))
    (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (SETUP (posedge D) (posedge CLK) (0.081:0.081:0.081))
    (SETUP (negedge D) (posedge CLK) (0.158:0.158:0.158))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.266:0.266:0.266))
    (IOPATH A1 X (0.115:0.115:0.115) (0.277:0.277:0.277))
    (IOPATH S X (0.183:0.183:0.183) (0.311:0.311:0.311))
    (IOPATH S X (0.128:0.128:0.128) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.263:0.263:0.263))
    (IOPATH A1 X (0.112:0.112:0.112) (0.273:0.273:0.273))
    (IOPATH S X (0.180:0.180:0.180) (0.307:0.307:0.307))
    (IOPATH S X (0.124:0.124:0.124) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.265:0.265:0.265))
    (IOPATH A1 X (0.115:0.115:0.115) (0.276:0.276:0.276))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.277:0.277:0.277))
    (IOPATH A1 X (0.125:0.125:0.125) (0.288:0.288:0.288))
    (IOPATH S X (0.191:0.191:0.191) (0.321:0.321:0.321))
    (IOPATH S X (0.136:0.136:0.136) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.277:0.277:0.277))
    (IOPATH A1 X (0.128:0.128:0.128) (0.290:0.290:0.290))
    (IOPATH S X (0.193:0.193:0.193) (0.322:0.322:0.322))
    (IOPATH S X (0.137:0.137:0.137) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.116:0.116:0.116) (0.279:0.279:0.279))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.278:0.278:0.278))
    (IOPATH A1 X (0.126:0.126:0.126) (0.289:0.289:0.289))
    (IOPATH S X (0.193:0.193:0.193) (0.323:0.323:0.323))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.264:0.264:0.264))
    (IOPATH A1 X (0.115:0.115:0.115) (0.276:0.276:0.276))
    (IOPATH S X (0.181:0.181:0.181) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.111:0.111) (0.276:0.276:0.276))
    (IOPATH A1 X (0.114:0.115:0.115) (0.287:0.287:0.287))
    (IOPATH S X (0.198:0.198:0.198) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.114:0.114) (0.277:0.278:0.278))
    (IOPATH A1 X (0.113:0.113:0.114) (0.286:0.286:0.286))
    (IOPATH S X (0.197:0.197:0.197) (0.320:0.320:0.320))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.112) (0.275:0.275:0.275))
    (IOPATH A1 X (0.116:0.117:0.117) (0.288:0.288:0.288))
    (IOPATH S X (0.197:0.197:0.197) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.112:0.112) (0.277:0.277:0.277))
    (IOPATH A1 X (0.118:0.119:0.119) (0.290:0.290:0.290))
    (IOPATH S X (0.199:0.199:0.199) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.139:0.139:0.139) (0.292:0.292:0.292))
    (IOPATH A1 X (0.139:0.139:0.139) (0.303:0.303:0.303))
    (IOPATH S X (0.219:0.219:0.219) (0.351:0.351:0.351))
    (IOPATH S X (0.168:0.168:0.168) (0.331:0.331:0.331))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.130:0.130:0.130) (0.284:0.284:0.284))
    (IOPATH A1 X (0.132:0.132:0.132) (0.295:0.295:0.295))
    (IOPATH S X (0.210:0.210:0.210) (0.342:0.342:0.342))
    (IOPATH S X (0.159:0.159:0.159) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.126:0.126) (0.290:0.290:0.290))
    (IOPATH A1 X (0.132:0.132:0.133) (0.302:0.302:0.303))
    (IOPATH S X (0.190:0.190:0.190) (0.320:0.320:0.320))
    (IOPATH S X (0.133:0.133:0.133) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.088:0.088:0.089) (0.098:0.098:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.102:0.102:0.102) (0.104:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.088) (0.096:0.096:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.082:0.082) (0.091:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.094:0.095:0.095))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.087) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.088:0.088) (0.096:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.129:0.129:0.129) (0.134:0.134:0.134))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.153:0.153:0.153) (0.135:0.135:0.135))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.141:0.141:0.141) (0.111:0.111:0.111))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.087) (0.092:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.215:0.215:0.215))
    (IOPATH B X (0.094:0.094:0.094) (0.197:0.197:0.197))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.352:0.352:0.352) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.271:0.271:0.271))
    (IOPATH A1 X (0.121:0.121:0.121) (0.283:0.283:0.283))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.132:0.132:0.132) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.129:0.129:0.130) (0.302:0.302:0.302))
    (IOPATH S X (0.198:0.198:0.198) (0.327:0.327:0.327))
    (IOPATH S X (0.141:0.141:0.141) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.371:0.371:0.371) (0.348:0.348:0.348))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.357:0.357:0.357) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.372:0.372:0.372) (0.349:0.349:0.349))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.363:0.363:0.363) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.126:0.127:0.127) (0.290:0.290:0.290))
    (IOPATH A1 X (0.132:0.132:0.132) (0.293:0.293:0.293))
    (IOPATH S X (0.194:0.194:0.194) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.170:0.170:0.171) (0.293:0.293:0.293))
    (IOPATH S X (0.226:0.226:0.226) (0.334:0.334:0.334))
    (IOPATH S X (0.190:0.190:0.190) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.266:0.266:0.266))
    (IOPATH A1 X (0.121:0.121:0.121) (0.278:0.278:0.278))
    (IOPATH S X (0.180:0.180:0.180) (0.307:0.307:0.307))
    (IOPATH S X (0.124:0.124:0.124) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.193:0.193:0.194) (0.313:0.313:0.313))
    (IOPATH S X (0.271:0.271:0.271) (0.380:0.380:0.380))
    (IOPATH S X (0.207:0.207:0.207) (0.314:0.314:0.314))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.129:0.129) (0.276:0.276:0.276))
    (IOPATH A1 X (0.121:0.122:0.122) (0.292:0.292:0.292))
    (IOPATH S X (0.191:0.191:0.191) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.109:0.110:0.110) (0.281:0.281:0.281))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.393:0.393:0.393) (0.371:0.371:0.371))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge SCE) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge SCE) (posedge CLK) (0.233:0.233:0.233))
    (SETUP (negedge SCE) (posedge CLK) (0.194:0.194:0.194))
    (HOLD (posedge SCD) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge SCD) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge SCD) (posedge CLK) (0.115:0.115:0.115))
    (SETUP (negedge SCD) (posedge CLK) (0.214:0.214:0.214))
    (HOLD (posedge D) (posedge CLK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CLK) (-0.092:-0.093:-0.093))
    (SETUP (posedge D) (posedge CLK) (0.073:0.073:0.074))
    (SETUP (negedge D) (posedge CLK) (0.164:0.164:0.164))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.441:0.441:0.441) (0.408:0.408:0.408))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.100:-0.100:-0.100))
    (SETUP (posedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (SETUP (negedge SCE) (posedge CLK) (0.169:0.169:0.169))
    (HOLD (posedge SCD) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (negedge SCD) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge SCD) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (negedge SCD) (posedge CLK) (0.190:0.190:0.190))
    (HOLD (posedge D) (posedge CLK) (-0.042:-0.042:-0.042))
    (HOLD (negedge D) (posedge CLK) (-0.064:-0.064:-0.064))
    (SETUP (posedge D) (posedge CLK) (0.064:0.064:0.064))
    (SETUP (negedge D) (posedge CLK) (0.132:0.132:0.132))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.268:0.268:0.268))
    (IOPATH A1 X (0.119:0.119:0.119) (0.280:0.280:0.280))
    (IOPATH S X (0.191:0.191:0.191) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.108:0.108) (0.262:0.262:0.262))
    (IOPATH A1 X (0.114:0.114:0.114) (0.274:0.274:0.274))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.132:0.132:0.132) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.266:0.266:0.266))
    (IOPATH A1 X (0.117:0.117:0.117) (0.278:0.278:0.278))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.135:0.135:0.135) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.268:0.268:0.268))
    (IOPATH A1 X (0.117:0.117:0.117) (0.278:0.278:0.278))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.135:0.135:0.135) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.190:0.190:0.190) (0.318:0.318:0.318))
    (IOPATH S X (0.136:0.136:0.136) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.262:0.262:0.262))
    (IOPATH A1 X (0.112:0.112:0.112) (0.274:0.274:0.274))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.132:0.132:0.132) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.266:0.266:0.266))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.190:0.190:0.190) (0.318:0.318:0.318))
    (IOPATH S X (0.136:0.136:0.136) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.268:0.268:0.268))
    (IOPATH A1 X (0.117:0.117:0.117) (0.279:0.279:0.279))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.107:0.108:0.108) (0.272:0.272:0.272))
    (IOPATH A1 X (0.112:0.112:0.112) (0.283:0.283:0.284))
    (IOPATH S X (0.194:0.194:0.194) (0.316:0.316:0.316))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.109:0.109) (0.273:0.273:0.273))
    (IOPATH A1 X (0.111:0.112:0.112) (0.283:0.283:0.284))
    (IOPATH S X (0.194:0.194:0.194) (0.317:0.317:0.317))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.112:0.112) (0.277:0.277:0.277))
    (IOPATH A1 X (0.115:0.116:0.116) (0.288:0.288:0.288))
    (IOPATH S X (0.198:0.198:0.198) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.119) (0.283:0.283:0.284))
    (IOPATH A1 X (0.120:0.121:0.121) (0.294:0.294:0.294))
    (IOPATH S X (0.203:0.203:0.203) (0.327:0.327:0.327))
    (IOPATH S X (0.142:0.142:0.142) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.127:0.127:0.127) (0.284:0.284:0.284))
    (IOPATH A1 X (0.131:0.131:0.131) (0.297:0.297:0.297))
    (IOPATH S X (0.207:0.207:0.207) (0.339:0.339:0.339))
    (IOPATH S X (0.155:0.155:0.155) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.128) (0.283:0.283:0.283))
    (IOPATH A1 X (0.128:0.128:0.128) (0.294:0.294:0.294))
    (IOPATH S X (0.204:0.204:0.204) (0.336:0.336:0.336))
    (IOPATH S X (0.152:0.152:0.152) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.117:0.117) (0.279:0.279:0.279))
    (IOPATH A1 X (0.120:0.121:0.121) (0.290:0.290:0.290))
    (IOPATH S X (0.182:0.182:0.182) (0.310:0.310:0.310))
    (IOPATH S X (0.126:0.126:0.126) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.076:0.076) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.097:0.097:0.097) (0.101:0.102:0.102))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.074:0.074) (0.086:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.076:0.076) (0.087:0.087:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.072:0.072:0.072) (0.085:0.085:0.085))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.075:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.083:0.083) (0.093:0.093:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.154:0.154:0.154) (0.156:0.156:0.156))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.140:0.140:0.140) (0.127:0.127:0.127))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.120:0.120) (0.100:0.100:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.090:0.090:0.090) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.215:0.215:0.215))
    (IOPATH B X (0.083:0.083:0.083) (0.193:0.193:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.342:0.342:0.342) (0.331:0.331:0.331))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.079:0.079:0.079))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.355:0.355:0.355) (0.339:0.339:0.339))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.361:0.361:0.361) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.361:0.361:0.361) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.270:0.270:0.270))
    (IOPATH A1 X (0.117:0.117:0.117) (0.282:0.282:0.282))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.133:0.133:0.133) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.146:0.146:0.147) (0.319:0.319:0.319))
    (IOPATH S X (0.215:0.215:0.215) (0.345:0.345:0.345))
    (IOPATH S X (0.159:0.159:0.159) (0.331:0.331:0.331))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.361:0.361:0.361) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.375:0.375:0.375) (0.350:0.350:0.350))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032))
    (SETUP (posedge D) (posedge CLK) (0.049:0.049:0.049))
    (SETUP (negedge D) (posedge CLK) (0.088:0.088:0.088))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.364:0.364:0.364) (0.344:0.344:0.344))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.360:0.360:0.360) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.384:0.384:0.384) (0.356:0.356:0.356))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.132:0.133:0.133) (0.294:0.294:0.294))
    (IOPATH A1 X (0.135:0.135:0.135) (0.294:0.294:0.294))
    (IOPATH S X (0.194:0.194:0.194) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.158:0.158:0.159) (0.282:0.282:0.282))
    (IOPATH S X (0.216:0.216:0.216) (0.324:0.324:0.324))
    (IOPATH S X (0.180:0.180:0.180) (0.317:0.317:0.317))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.266:0.266:0.266))
    (IOPATH A1 X (0.134:0.134:0.134) (0.284:0.284:0.284))
    (IOPATH S X (0.182:0.182:0.182) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.189:0.189:0.190) (0.310:0.310:0.310))
    (IOPATH S X (0.268:0.268:0.268) (0.379:0.379:0.379))
    (IOPATH S X (0.205:0.205:0.205) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.274:0.274:0.274))
    (IOPATH A1 X (0.127:0.128:0.128) (0.296:0.296:0.296))
    (IOPATH S X (0.187:0.187:0.187) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.112:0.112:0.113) (0.284:0.284:0.284))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.406:0.406:0.406) (0.388:0.388:0.388))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.208:0.208:0.208))
    (SETUP (negedge SCE) (posedge CLK) (0.168:0.168:0.168))
    (HOLD (posedge SCD) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge SCD) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge SCD) (posedge CLK) (0.109:0.109:0.109))
    (SETUP (negedge SCD) (posedge CLK) (0.195:0.195:0.195))
    (HOLD (posedge D) (posedge CLK) (-0.036:-0.036:-0.036))
    (HOLD (negedge D) (posedge CLK) (-0.071:-0.071:-0.071))
    (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.059))
    (SETUP (negedge D) (posedge CLK) (0.138:0.139:0.139))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.446:0.446:0.446) (0.411:0.411:0.411))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.208:0.208:0.208))
    (SETUP (negedge SCE) (posedge CLK) (0.169:0.169:0.169))
    (HOLD (posedge SCD) (posedge CLK) (-0.070:-0.070:-0.070))
    (HOLD (negedge SCD) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge SCD) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (negedge SCD) (posedge CLK) (0.187:0.187:0.187))
    (HOLD (posedge D) (posedge CLK) (-0.044:-0.044:-0.044))
    (HOLD (negedge D) (posedge CLK) (-0.066:-0.066:-0.066))
    (SETUP (posedge D) (posedge CLK) (0.067:0.067:0.067))
    (SETUP (negedge D) (posedge CLK) (0.133:0.133:0.133))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.268:0.268:0.268))
    (IOPATH A1 X (0.117:0.117:0.117) (0.279:0.279:0.279))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.130:0.130:0.130) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.108:0.108) (0.262:0.262:0.262))
    (IOPATH A1 X (0.113:0.113:0.113) (0.274:0.274:0.274))
    (IOPATH S X (0.180:0.180:0.180) (0.307:0.307:0.307))
    (IOPATH S X (0.125:0.125:0.125) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.274:0.274:0.274))
    (IOPATH A1 X (0.124:0.124:0.124) (0.286:0.286:0.286))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.271:0.271:0.271))
    (IOPATH A1 X (0.122:0.122:0.122) (0.284:0.284:0.284))
    (IOPATH S X (0.188:0.188:0.188) (0.317:0.317:0.317))
    (IOPATH S X (0.132:0.132:0.132) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.123:0.123) (0.278:0.278:0.278))
    (IOPATH A1 X (0.128:0.128:0.128) (0.290:0.290:0.290))
    (IOPATH S X (0.193:0.193:0.193) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.263:0.263:0.263))
    (IOPATH A1 X (0.115:0.115:0.115) (0.275:0.275:0.275))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.269:0.269:0.269))
    (IOPATH A1 X (0.120:0.120:0.120) (0.282:0.282:0.282))
    (IOPATH S X (0.187:0.187:0.187) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.110) (0.264:0.264:0.264))
    (IOPATH A1 X (0.115:0.115:0.115) (0.276:0.276:0.276))
    (IOPATH S X (0.181:0.181:0.181) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.114) (0.278:0.279:0.279))
    (IOPATH A1 X (0.117:0.118:0.118) (0.290:0.290:0.290))
    (IOPATH S X (0.202:0.202:0.202) (0.325:0.325:0.325))
    (IOPATH S X (0.142:0.142:0.142) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.274:0.274:0.274))
    (IOPATH A1 X (0.114:0.114:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.197:0.197:0.197) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.116) (0.281:0.281:0.281))
    (IOPATH A1 X (0.122:0.122:0.123) (0.295:0.295:0.295))
    (IOPATH S X (0.204:0.204:0.204) (0.328:0.328:0.328))
    (IOPATH S X (0.144:0.144:0.144) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.116) (0.281:0.281:0.281))
    (IOPATH A1 X (0.119:0.120:0.120) (0.292:0.293:0.293))
    (IOPATH S X (0.204:0.204:0.204) (0.327:0.327:0.327))
    (IOPATH S X (0.143:0.143:0.143) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.134:0.134:0.134) (0.289:0.289:0.289))
    (IOPATH A1 X (0.137:0.137:0.137) (0.300:0.300:0.300))
    (IOPATH S X (0.215:0.215:0.215) (0.348:0.348:0.348))
    (IOPATH S X (0.165:0.165:0.165) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.133:0.133:0.133) (0.287:0.287:0.287))
    (IOPATH A1 X (0.138:0.138:0.138) (0.300:0.300:0.300))
    (IOPATH S X (0.214:0.214:0.214) (0.347:0.347:0.347))
    (IOPATH S X (0.163:0.163:0.163) (0.326:0.326:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.129:0.129) (0.292:0.292:0.292))
    (IOPATH A1 X (0.132:0.132:0.132) (0.303:0.303:0.303))
    (IOPATH S X (0.197:0.197:0.197) (0.328:0.328:0.328))
    (IOPATH S X (0.142:0.142:0.142) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.078:0.079) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.105:0.105:0.105) (0.106:0.107:0.107))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.096) (0.101:0.101:0.102))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.083:0.084:0.084) (0.093:0.093:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.083) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.090:0.091:0.091) (0.098:0.098:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.087) (0.095:0.095:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.148:0.148:0.148) (0.140:0.140:0.140))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.161:0.161:0.161) (0.139:0.139:0.139))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.144:0.144:0.144) (0.113:0.113:0.113))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.110:0.110:0.110) (0.106:0.106:0.106))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.101:0.101:0.101) (0.223:0.223:0.223))
    (IOPATH B X (0.107:0.107:0.107) (0.208:0.208:0.208))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (HOLD (negedge D) (posedge CLK) (-0.034:-0.034:-0.034))
    (SETUP (posedge D) (posedge CLK) (0.052:0.052:0.052))
    (SETUP (negedge D) (posedge CLK) (0.090:0.090:0.090))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.338:0.338:0.338))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.365:0.365:0.365) (0.345:0.345:0.345))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.366:0.366:0.366) (0.345:0.345:0.345))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.275:0.275:0.275))
    (IOPATH A1 X (0.129:0.129:0.129) (0.290:0.290:0.290))
    (IOPATH S X (0.194:0.194:0.194) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.148:0.149:0.149) (0.275:0.275:0.275))
    (IOPATH S X (0.226:0.226:0.226) (0.342:0.342:0.342))
    (IOPATH S X (0.163:0.163:0.163) (0.275:0.275:0.275))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.368:0.368:0.368) (0.346:0.346:0.346))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.374:0.374:0.374) (0.349:0.349:0.349))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030))
    (SETUP (posedge D) (posedge CLK) (0.047:0.047:0.047))
    (SETUP (negedge D) (posedge CLK) (0.086:0.086:0.086))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.360:0.360:0.360) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.049:0.049:0.049))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.371:0.371:0.371) (0.348:0.348:0.348))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.359:0.359:0.359) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.375:0.375:0.375) (0.351:0.351:0.351))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.116) (0.276:0.276:0.276))
    (IOPATH A1 X (0.122:0.122:0.122) (0.281:0.281:0.281))
    (IOPATH S X (0.188:0.188:0.188) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.163:0.164:0.164) (0.287:0.287:0.287))
    (IOPATH S X (0.224:0.224:0.224) (0.332:0.332:0.332))
    (IOPATH S X (0.188:0.188:0.188) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.267:0.267:0.267))
    (IOPATH A1 X (0.136:0.136:0.136) (0.285:0.285:0.285))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.173:0.174:0.174) (0.298:0.298:0.298))
    (IOPATH S X (0.255:0.255:0.255) (0.370:0.370:0.370))
    (IOPATH S X (0.192:0.192:0.192) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.135:0.135:0.135) (0.277:0.277:0.277))
    (IOPATH A1 X (0.117:0.117:0.118) (0.287:0.287:0.287))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.111:0.111:0.111) (0.282:0.282:0.282))
    (IOPATH S X (0.186:0.186:0.186) (0.314:0.314:0.314))
    (IOPATH S X (0.132:0.132:0.132) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.403:0.403:0.403) (0.385:0.385:0.385))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.208:0.208:0.208))
    (SETUP (negedge SCE) (posedge CLK) (0.168:0.168:0.168))
    (HOLD (posedge SCD) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge SCD) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge SCD) (posedge CLK) (0.111:0.111:0.111))
    (SETUP (negedge SCD) (posedge CLK) (0.196:0.196:0.196))
    (HOLD (posedge D) (posedge CLK) (-0.036:-0.037:-0.037))
    (HOLD (negedge D) (posedge CLK) (-0.071:-0.071:-0.072))
    (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059))
    (SETUP (negedge D) (posedge CLK) (0.139:0.139:0.140))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.422:0.422:0.422) (0.397:0.397:0.397))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.208:0.208:0.208))
    (SETUP (negedge SCE) (posedge CLK) (0.168:0.168:0.168))
    (HOLD (posedge SCD) (posedge CLK) (-0.069:-0.069:-0.069))
    (HOLD (negedge SCD) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge SCD) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (negedge SCD) (posedge CLK) (0.186:0.186:0.186))
    (HOLD (posedge D) (posedge CLK) (-0.041:-0.041:-0.041))
    (HOLD (negedge D) (posedge CLK) (-0.063:-0.063:-0.063))
    (SETUP (posedge D) (posedge CLK) (0.064:0.064:0.064))
    (SETUP (negedge D) (posedge CLK) (0.131:0.131:0.131))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.268:0.268:0.268))
    (IOPATH A1 X (0.119:0.119:0.119) (0.280:0.280:0.280))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.265:0.265:0.265))
    (IOPATH A1 X (0.115:0.115:0.115) (0.276:0.276:0.276))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.265:0.265:0.265))
    (IOPATH A1 X (0.116:0.116:0.116) (0.277:0.277:0.277))
    (IOPATH S X (0.183:0.183:0.183) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.265:0.265:0.265))
    (IOPATH A1 X (0.116:0.116:0.116) (0.278:0.278:0.278))
    (IOPATH S X (0.183:0.183:0.183) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.267:0.267:0.267))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.263:0.263:0.263))
    (IOPATH A1 X (0.114:0.114:0.114) (0.275:0.275:0.275))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.265:0.265:0.265))
    (IOPATH A1 X (0.115:0.115:0.115) (0.277:0.277:0.277))
    (IOPATH S X (0.183:0.183:0.183) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.265:0.265:0.265))
    (IOPATH A1 X (0.115:0.115:0.115) (0.276:0.276:0.276))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.114:0.114) (0.279:0.279:0.279))
    (IOPATH A1 X (0.117:0.118:0.118) (0.290:0.290:0.290))
    (IOPATH S X (0.202:0.202:0.202) (0.325:0.325:0.325))
    (IOPATH S X (0.142:0.142:0.142) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.275:0.275:0.275))
    (IOPATH A1 X (0.113:0.113:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.199:0.199:0.199) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.108:0.109) (0.273:0.273:0.273))
    (IOPATH A1 X (0.112:0.112:0.113) (0.284:0.284:0.284))
    (IOPATH S X (0.197:0.197:0.197) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.109:0.109) (0.273:0.273:0.273))
    (IOPATH A1 X (0.111:0.112:0.112) (0.283:0.284:0.284))
    (IOPATH S X (0.197:0.197:0.197) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.129:0.129) (0.285:0.285:0.285))
    (IOPATH A1 X (0.134:0.134:0.134) (0.298:0.298:0.298))
    (IOPATH S X (0.211:0.211:0.211) (0.344:0.344:0.344))
    (IOPATH S X (0.160:0.160:0.160) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.135:0.135:0.135) (0.291:0.291:0.291))
    (IOPATH A1 X (0.138:0.138:0.138) (0.304:0.304:0.304))
    (IOPATH S X (0.217:0.217:0.217) (0.350:0.350:0.350))
    (IOPATH S X (0.166:0.166:0.166) (0.330:0.330:0.330))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.124:0.124) (0.285:0.285:0.285))
    (IOPATH A1 X (0.123:0.124:0.124) (0.294:0.294:0.294))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.127:0.127:0.127) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.082) (0.093:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.098:0.098:0.099) (0.103:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.080:0.080) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.082:0.082) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.076:0.076) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.076:0.077) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.074:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.145:0.145:0.145) (0.138:0.138:0.138))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.165:0.165:0.165) (0.142:0.142:0.142))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.141:0.141:0.141) (0.113:0.113:0.113))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.090:0.090:0.090) (0.212:0.212:0.212))
    (IOPATH B X (0.092:0.092:0.092) (0.195:0.195:0.195))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032))
    (SETUP (posedge D) (posedge CLK) (0.049:0.049:0.049))
    (SETUP (negedge D) (posedge CLK) (0.088:0.088:0.088))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.352:0.352:0.352) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.355:0.355:0.355) (0.339:0.339:0.339))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.360:0.360:0.360) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.359:0.359:0.359) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.267:0.267:0.267))
    (IOPATH A1 X (0.116:0.116:0.116) (0.279:0.279:0.279))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.142:0.142:0.143) (0.315:0.315:0.315))
    (IOPATH S X (0.212:0.212:0.212) (0.341:0.341:0.341))
    (IOPATH S X (0.156:0.156:0.156) (0.327:0.327:0.327))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.372:0.372:0.372) (0.348:0.348:0.348))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.357:0.357:0.357) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.268:0.268:0.268))
    (IOPATH A1 X (0.121:0.121:0.121) (0.281:0.281:0.281))
    (IOPATH S X (0.186:0.186:0.186) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.167:0.168:0.168) (0.291:0.291:0.291))
    (IOPATH S X (0.227:0.227:0.227) (0.335:0.335:0.335))
    (IOPATH S X (0.191:0.191:0.191) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.267:0.267:0.267))
    (IOPATH A1 X (0.126:0.126:0.126) (0.282:0.282:0.282))
    (IOPATH S X (0.184:0.184:0.184) (0.311:0.311:0.311))
    (IOPATH S X (0.128:0.128:0.128) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.196:0.196:0.196) (0.315:0.315:0.315))
    (IOPATH S X (0.272:0.272:0.272) (0.381:0.381:0.381))
    (IOPATH S X (0.208:0.208:0.208) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.133:0.133:0.133) (0.274:0.274:0.274))
    (IOPATH A1 X (0.121:0.122:0.122) (0.289:0.289:0.289))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.127:0.127:0.127) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.113:0.113:0.114) (0.285:0.286:0.286))
    (IOPATH S X (0.185:0.185:0.185) (0.312:0.312:0.312))
    (IOPATH S X (0.128:0.128:0.128) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.403:0.403:0.403) (0.386:0.386:0.386))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (SETUP (negedge SCE) (posedge CLK) (0.169:0.169:0.169))
    (HOLD (posedge SCD) (posedge CLK) (-0.075:-0.075:-0.075))
    (HOLD (negedge SCD) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge SCD) (posedge CLK) (0.102:0.102:0.102))
    (SETUP (negedge SCD) (posedge CLK) (0.191:0.191:0.191))
    (HOLD (posedge D) (posedge CLK) (-0.041:-0.041:-0.041))
    (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.076))
    (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.064))
    (SETUP (negedge D) (posedge CLK) (0.144:0.144:0.144))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.457:0.457:0.457) (0.417:0.417:0.417))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (SETUP (negedge SCE) (posedge CLK) (0.169:0.169:0.169))
    (HOLD (posedge SCD) (posedge CLK) (-0.069:-0.069:-0.069))
    (HOLD (negedge SCD) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge SCD) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (negedge SCD) (posedge CLK) (0.187:0.187:0.187))
    (HOLD (posedge D) (posedge CLK) (-0.044:-0.044:-0.044))
    (HOLD (negedge D) (posedge CLK) (-0.065:-0.065:-0.065))
    (SETUP (posedge D) (posedge CLK) (0.066:0.066:0.066))
    (SETUP (negedge D) (posedge CLK) (0.133:0.133:0.133))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.268:0.268:0.268))
    (IOPATH A1 X (0.120:0.120:0.120) (0.280:0.280:0.280))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.267:0.267:0.267))
    (IOPATH A1 X (0.115:0.115:0.115) (0.277:0.277:0.277))
    (IOPATH S X (0.183:0.183:0.183) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.126:0.126:0.126) (0.282:0.282:0.282))
    (IOPATH A1 X (0.131:0.131:0.131) (0.294:0.294:0.294))
    (IOPATH S X (0.197:0.197:0.197) (0.327:0.327:0.327))
    (IOPATH S X (0.141:0.141:0.141) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.128) (0.283:0.283:0.283))
    (IOPATH A1 X (0.131:0.131:0.131) (0.295:0.295:0.295))
    (IOPATH S X (0.197:0.197:0.197) (0.328:0.328:0.328))
    (IOPATH S X (0.141:0.141:0.141) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.149:0.149:0.149) (0.260:0.260:0.260))
    (IOPATH A1 X (0.150:0.150:0.150) (0.264:0.264:0.264))
    (IOPATH S X (0.220:0.220:0.220) (0.337:0.337:0.337))
    (IOPATH S X (0.157:0.157:0.157) (0.270:0.270:0.270))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.265:0.265:0.265))
    (IOPATH A1 X (0.119:0.119:0.119) (0.278:0.278:0.278))
    (IOPATH S X (0.182:0.182:0.182) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.269:0.269:0.269))
    (IOPATH A1 X (0.121:0.121:0.121) (0.281:0.281:0.281))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.130:0.130:0.130) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.269:0.269:0.269))
    (IOPATH A1 X (0.119:0.119:0.119) (0.282:0.282:0.282))
    (IOPATH S X (0.186:0.186:0.186) (0.314:0.314:0.314))
    (IOPATH S X (0.130:0.130:0.130) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.275:0.275:0.275))
    (IOPATH A1 X (0.114:0.114:0.114) (0.286:0.286:0.286))
    (IOPATH S X (0.204:0.204:0.204) (0.325:0.325:0.325))
    (IOPATH S X (0.143:0.143:0.143) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.135:0.135:0.136) (0.300:0.300:0.300))
    (IOPATH A1 X (0.137:0.138:0.138) (0.310:0.310:0.310))
    (IOPATH S X (0.222:0.222:0.222) (0.346:0.346:0.346))
    (IOPATH S X (0.161:0.161:0.161) (0.334:0.334:0.334))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.114:0.115:0.115) (0.285:0.285:0.285))
    (IOPATH S X (0.203:0.203:0.203) (0.324:0.324:0.324))
    (IOPATH S X (0.142:0.142:0.142) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.121:0.121) (0.286:0.286:0.286))
    (IOPATH A1 X (0.123:0.123:0.124) (0.297:0.297:0.297))
    (IOPATH S X (0.212:0.212:0.212) (0.336:0.336:0.336))
    (IOPATH S X (0.151:0.151:0.151) (0.324:0.324:0.324))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.129:0.129) (0.284:0.284:0.284))
    (IOPATH A1 X (0.129:0.129:0.129) (0.295:0.295:0.295))
    (IOPATH S X (0.210:0.210:0.210) (0.343:0.343:0.343))
    (IOPATH S X (0.160:0.160:0.160) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.280:0.280:0.280))
    (IOPATH A1 X (0.137:0.137:0.137) (0.295:0.295:0.295))
    (IOPATH S X (0.206:0.206:0.206) (0.339:0.339:0.339))
    (IOPATH S X (0.156:0.156:0.156) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.122:0.122) (0.286:0.286:0.286))
    (IOPATH A1 X (0.126:0.126:0.127) (0.297:0.297:0.297))
    (IOPATH S X (0.187:0.187:0.187) (0.316:0.316:0.316))
    (IOPATH S X (0.131:0.131:0.131) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.087) (0.096:0.096:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.102:0.102:0.102) (0.104:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.091:0.092:0.092) (0.098:0.098:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.077:0.077) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.089:0.089:0.089) (0.098:0.099:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.101:0.101:0.102) (0.103:0.103:0.103))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.083:0.084:0.084) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.132:0.132:0.132) (0.131:0.131:0.131))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.162:0.162:0.162) (0.143:0.143:0.143))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.137:0.137:0.137) (0.109:0.109:0.109))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.089:0.089:0.089) (0.210:0.210:0.210))
    (IOPATH B X (0.089:0.089:0.089) (0.193:0.193:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.352:0.352:0.352) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.338:0.338:0.338))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.343:0.343:0.343) (0.331:0.331:0.331))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.079:0.079:0.079))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.338:0.338:0.338))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.344:0.344:0.344) (0.332:0.332:0.332))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.359:0.359:0.359) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.357:0.357:0.357) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.366:0.366:0.366) (0.346:0.346:0.346))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030))
    (SETUP (posedge D) (posedge CLK) (0.047:0.047:0.047))
    (SETUP (negedge D) (posedge CLK) (0.086:0.086:0.086))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.127:0.127:0.127) (0.283:0.283:0.283))
    (IOPATH A1 X (0.133:0.133:0.133) (0.296:0.296:0.296))
    (IOPATH S X (0.200:0.200:0.200) (0.330:0.330:0.330))
    (IOPATH S X (0.144:0.144:0.144) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.156:0.156:0.156) (0.281:0.281:0.281))
    (IOPATH S X (0.230:0.230:0.230) (0.346:0.346:0.346))
    (IOPATH S X (0.166:0.166:0.166) (0.279:0.279:0.279))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.361:0.361:0.361) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.370:0.370:0.370) (0.347:0.347:0.347))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.359:0.359:0.359) (0.341:0.341:0.341))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030))
    (SETUP (posedge D) (posedge CLK) (0.048:0.048:0.048))
    (SETUP (negedge D) (posedge CLK) (0.086:0.086:0.086))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.373:0.373:0.373) (0.349:0.349:0.349))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.365:0.365:0.365) (0.344:0.344:0.344))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.049:0.049:0.049))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.377:0.377:0.377) (0.352:0.352:0.352))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029))
    (SETUP (posedge D) (posedge CLK) (0.046:0.046:0.046))
    (SETUP (negedge D) (posedge CLK) (0.085:0.085:0.085))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.279:0.279:0.280))
    (IOPATH A1 X (0.122:0.122:0.122) (0.283:0.283:0.283))
    (IOPATH S X (0.188:0.188:0.188) (0.315:0.315:0.315))
    (IOPATH S X (0.132:0.132:0.132) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.164:0.164:0.165) (0.287:0.288:0.288))
    (IOPATH S X (0.223:0.223:0.223) (0.330:0.330:0.330))
    (IOPATH S X (0.186:0.186:0.186) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.272:0.272:0.272))
    (IOPATH A1 X (0.144:0.144:0.144) (0.292:0.292:0.292))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.129:0.129:0.129) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.197:0.198:0.198) (0.316:0.316:0.316))
    (IOPATH S X (0.277:0.277:0.277) (0.388:0.388:0.388))
    (IOPATH S X (0.216:0.216:0.216) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.139:0.139:0.139) (0.289:0.289:0.289))
    (IOPATH A1 X (0.133:0.133:0.133) (0.303:0.304:0.304))
    (IOPATH S X (0.200:0.200:0.200) (0.330:0.330:0.330))
    (IOPATH S X (0.144:0.144:0.144) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.135:0.136:0.136) (0.308:0.308:0.308))
    (IOPATH S X (0.205:0.205:0.205) (0.337:0.337:0.337))
    (IOPATH S X (0.151:0.151:0.151) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.410:0.410:0.410) (0.390:0.390:0.390))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (SETUP (negedge SCE) (posedge CLK) (0.169:0.169:0.169))
    (HOLD (posedge SCD) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge SCD) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge SCD) (posedge CLK) (0.115:0.115:0.115))
    (SETUP (negedge SCD) (posedge CLK) (0.199:0.199:0.199))
    (HOLD (posedge D) (posedge CLK) (-0.046:-0.047:-0.047))
    (HOLD (negedge D) (posedge CLK) (-0.082:-0.082:-0.083))
    (SETUP (posedge D) (posedge CLK) (0.069:0.070:0.070))
    (SETUP (negedge D) (posedge CLK) (0.150:0.151:0.151))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.490:0.490:0.490) (0.445:0.445:0.445))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (SETUP (posedge SCE) (posedge CLK) (0.211:0.211:0.211))
    (SETUP (negedge SCE) (posedge CLK) (0.171:0.171:0.171))
    (HOLD (posedge SCD) (posedge CLK) (-0.071:-0.071:-0.071))
    (HOLD (negedge SCD) (posedge CLK) (-0.100:-0.100:-0.100))
    (SETUP (posedge SCD) (posedge CLK) (0.104:0.104:0.104))
    (SETUP (negedge SCD) (posedge CLK) (0.191:0.191:0.191))
    (HOLD (posedge D) (posedge CLK) (-0.041:-0.041:-0.041))
    (HOLD (negedge D) (posedge CLK) (-0.054:-0.054:-0.054))
    (SETUP (posedge D) (posedge CLK) (0.071:0.071:0.071))
    (SETUP (negedge D) (posedge CLK) (0.134:0.134:0.134))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.274:0.274:0.274))
    (IOPATH A1 X (0.124:0.124:0.124) (0.286:0.286:0.286))
    (IOPATH S X (0.191:0.191:0.191) (0.320:0.320:0.320))
    (IOPATH S X (0.135:0.135:0.135) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.263:0.263:0.263))
    (IOPATH A1 X (0.114:0.114:0.114) (0.275:0.275:0.275))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.265:0.265:0.265))
    (IOPATH A1 X (0.118:0.118:0.118) (0.278:0.278:0.278))
    (IOPATH S X (0.183:0.183:0.183) (0.310:0.310:0.310))
    (IOPATH S X (0.128:0.128:0.128) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.265:0.265:0.265))
    (IOPATH A1 X (0.115:0.115:0.115) (0.277:0.277:0.277))
    (IOPATH S X (0.182:0.182:0.182) (0.310:0.310:0.310))
    (IOPATH S X (0.127:0.127:0.127) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.270:0.270:0.270))
    (IOPATH A1 X (0.120:0.120:0.120) (0.282:0.282:0.282))
    (IOPATH S X (0.186:0.186:0.186) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.120:0.120) (0.274:0.274:0.274))
    (IOPATH A1 X (0.123:0.123:0.123) (0.286:0.286:0.286))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.268:0.268:0.268))
    (IOPATH A1 X (0.119:0.119:0.119) (0.280:0.280:0.280))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.130:0.130:0.130) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.110:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.115:0.116:0.116) (0.287:0.287:0.287))
    (IOPATH S X (0.199:0.199:0.199) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.112:0.112) (0.276:0.276:0.276))
    (IOPATH A1 X (0.114:0.115:0.115) (0.287:0.287:0.287))
    (IOPATH S X (0.200:0.200:0.200) (0.323:0.323:0.323))
    (IOPATH S X (0.140:0.140:0.140) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.114:0.114) (0.278:0.278:0.278))
    (IOPATH A1 X (0.115:0.116:0.116) (0.288:0.288:0.288))
    (IOPATH S X (0.201:0.201:0.201) (0.323:0.323:0.323))
    (IOPATH S X (0.140:0.140:0.140) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.110) (0.273:0.273:0.273))
    (IOPATH A1 X (0.114:0.114:0.115) (0.285:0.285:0.285))
    (IOPATH S X (0.197:0.197:0.197) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.128) (0.284:0.284:0.284))
    (IOPATH A1 X (0.132:0.132:0.132) (0.296:0.296:0.296))
    (IOPATH S X (0.207:0.207:0.207) (0.339:0.339:0.339))
    (IOPATH S X (0.155:0.155:0.155) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.129:0.129) (0.285:0.285:0.285))
    (IOPATH A1 X (0.135:0.135:0.135) (0.299:0.299:0.299))
    (IOPATH S X (0.208:0.208:0.208) (0.341:0.341:0.341))
    (IOPATH S X (0.156:0.156:0.156) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.117:0.117) (0.278:0.278:0.278))
    (IOPATH A1 X (0.119:0.119:0.119) (0.288:0.288:0.288))
    (IOPATH S X (0.181:0.181:0.181) (0.309:0.309:0.309))
    (IOPATH S X (0.125:0.125:0.125) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.084:0.085:0.085) (0.095:0.095:0.095))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.100:0.101:0.101) (0.104:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.078:0.079) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.079:0.080:0.080) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.079:0.079) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.086) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.075:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.145:0.145:0.145) (0.138:0.138:0.138))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.151:0.151:0.151) (0.134:0.134:0.134))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.132:0.132:0.132) (0.108:0.108:0.108))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.097) (0.099:0.099:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.107:0.107:0.107) (0.228:0.228:0.228))
    (IOPATH B X (0.099:0.099:0.099) (0.207:0.207:0.207))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032))
    (SETUP (posedge D) (posedge CLK) (0.050:0.050:0.050))
    (SETUP (negedge D) (posedge CLK) (0.088:0.088:0.088))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.347:0.347:0.347) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.342:0.342:0.342) (0.331:0.331:0.331))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.350:0.350:0.350) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.079:0.079:0.079))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.345:0.345:0.345) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.338:0.338:0.338))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.348:0.348:0.348) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.043:0.043:0.043))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.335:0.335:0.335))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.351:0.351:0.351) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (SETUP (negedge D) (posedge CLK) (0.080:0.080:0.080))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.346:0.346:0.346) (0.334:0.334:0.334))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (SETUP (negedge D) (posedge CLK) (0.082:0.082:0.082))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.360:0.360:0.360) (0.342:0.342:0.342))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (SETUP (negedge D) (posedge CLK) (0.081:0.081:0.081))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.358:0.358:0.358) (0.340:0.340:0.340))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.272:0.272:0.272))
    (IOPATH A1 X (0.119:0.119:0.119) (0.283:0.283:0.283))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.132:0.132:0.132) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.166:0.167:0.167) (0.339:0.339:0.339))
    (IOPATH S X (0.235:0.235:0.235) (0.364:0.364:0.364))
    (IOPATH S X (0.177:0.177:0.177) (0.350:0.350:0.350))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.357:0.357:0.357) (0.339:0.339:0.339))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.374:0.374:0.374) (0.349:0.349:0.349))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (posedge D) (posedge CLK) (0.044:0.044:0.044))
    (SETUP (negedge D) (posedge CLK) (0.083:0.083:0.083))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.362:0.362:0.362) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031))
    (SETUP (posedge D) (posedge CLK) (0.049:0.049:0.049))
    (SETUP (negedge D) (posedge CLK) (0.087:0.087:0.087))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.377:0.377:0.377) (0.352:0.352:0.352))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028))
    (SETUP (posedge D) (posedge CLK) (0.045:0.045:0.045))
    (SETUP (negedge D) (posedge CLK) (0.084:0.084:0.084))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.404:0.404:0.404) (0.367:0.367:0.367))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032))
    (SETUP (posedge D) (posedge CLK) (0.050:0.050:0.050))
    (SETUP (negedge D) (posedge CLK) (0.089:0.089:0.089))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.442:0.442:0.442) (0.386:0.386:0.386))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (-0.035:-0.035:-0.035))
    (HOLD (negedge D) (posedge CLK) (-0.040:-0.040:-0.040))
    (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058))
    (SETUP (negedge D) (posedge CLK) (0.096:0.096:0.096))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.142:0.142:0.142) (0.300:0.300:0.300))
    (IOPATH A1 X (0.133:0.133:0.133) (0.293:0.293:0.293))
    (IOPATH S X (0.194:0.194:0.194) (0.323:0.323:0.323))
    (IOPATH S X (0.137:0.137:0.137) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.169:0.169:0.170) (0.292:0.292:0.292))
    (IOPATH S X (0.226:0.226:0.226) (0.334:0.334:0.334))
    (IOPATH S X (0.190:0.190:0.190) (0.327:0.327:0.327))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.276:0.276:0.276))
    (IOPATH A1 X (0.155:0.155:0.155) (0.301:0.301:0.301))
    (IOPATH S X (0.191:0.191:0.191) (0.319:0.319:0.319))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.194:0.194:0.195) (0.313:0.314:0.314))
    (IOPATH S X (0.274:0.274:0.274) (0.386:0.386:0.386))
    (IOPATH S X (0.213:0.213:0.213) (0.317:0.317:0.317))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.155:0.155:0.155) (0.296:0.296:0.296))
    (IOPATH A1 X (0.148:0.148:0.148) (0.314:0.314:0.314))
    (IOPATH S X (0.211:0.211:0.211) (0.343:0.343:0.343))
    (IOPATH S X (0.159:0.159:0.159) (0.324:0.324:0.324))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.155:0.155:0.155) (0.327:0.328:0.328))
    (IOPATH S X (0.244:0.244:0.244) (0.373:0.373:0.373))
    (IOPATH S X (0.194:0.194:0.194) (0.355:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output42)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.243:0.243:0.243) (0.202:0.202:0.202))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output43)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.208:0.208:0.208) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output44)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.212:0.212:0.212) (0.184:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output45)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.216:0.216:0.216) (0.185:0.185:0.185))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output46)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.205:0.205:0.205) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output47)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output48)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.254:0.254:0.254) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE output49)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.217:0.217:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE output50)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.218:0.218:0.218))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE output51)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.217:0.217:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE output52)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.318:0.318:0.318) (0.210:0.210:0.210))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output53)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.210:0.211:0.211) (0.190:0.190:0.190))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output54)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.204:0.204:0.204) (0.178:0.178:0.178))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output55)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.216:0.217:0.217) (0.199:0.200:0.200))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output56)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.208:0.208:0.208) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output57)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.229:0.229:0.230) (0.205:0.206:0.206))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output58)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.205:0.205:0.205) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output59)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.216:0.217:0.217) (0.199:0.199:0.200))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output60)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.206:0.206:0.206) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output61)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.232:0.232:0.233) (0.207:0.208:0.208))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output62)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.207:0.207:0.207) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output63)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.217:0.217:0.218) (0.199:0.200:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output64)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.209:0.209:0.209) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output65)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.229:0.230:0.230) (0.206:0.206:0.207))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output66)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.209:0.209:0.209) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output67)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.219:0.219:0.219) (0.201:0.201:0.202))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output68)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.210:0.210:0.210) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output69)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.223:0.224:0.224) (0.202:0.203:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output70)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.207:0.207:0.207) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output71)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.214:0.214:0.214) (0.197:0.197:0.198))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output72)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.206:0.206:0.206) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output73)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.225:0.225:0.225) (0.203:0.203:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output74)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.207:0.207:0.207) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output75)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.222:0.222:0.223) (0.202:0.202:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output76)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.207:0.207:0.207) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output77)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.232:0.232:0.232) (0.207:0.208:0.208))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output78)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.206:0.206:0.206) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output79)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.220:0.221:0.221) (0.202:0.202:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output80)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.205:0.205:0.205) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output81)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.227:0.227:0.228) (0.204:0.205:0.205))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output82)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.206:0.206:0.206) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output83)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.214:0.215:0.215) (0.197:0.198:0.199))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE output84)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.205:0.205:0.205) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_E_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.138:0.138:0.138) (0.143:0.143:0.143))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_8")
  (INSTANCE prog_clk_0_FTB00)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.129:0.129:0.129) (0.135:0.135:0.135))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_N_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.149:0.149:0.149) (0.152:0.152:0.152))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_S_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.135:0.135:0.135) (0.141:0.141:0.141))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_W_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.132:0.132:0.132) (0.138:0.138:0.138))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd1_1")
  (INSTANCE rebuffer1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.193:0.193:0.193) (0.234:0.234:0.234))
   )
  )
 )
)
