/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module bcde_flat(REGC_W_R_0, REGC_W_R_1, REGC_W_R_2, REGC_W_R_3, REGC_W_R_4, REGC_W_R_5, REGC_W_R_6, REGC_W_R_7, REGC_W_R_8, REGC_W_R_9, REGC_W_R_10, REGC_W_R_11, REGC_W_R_12, REGC_W_R_13, REGC_W_R_14, REGC_W_R_15, REGC_W_R_16, REGC_W_R_17, REGC_W_R_18, REGC_W_R_19, REGC_W_R_20
, REGC_W_R_21, REGC_W_R_22, REGC_W_R_23, REGC_W_R_24, REGC_W_R_25, REGC_W_R_26, REGC_W_R_27, REGC_W_R_28, REGC_W_R_29, REGC_W_R_30, REGC_W_R_31, REGA_E_R_0, REGA_E_R_1, REGA_E_R_2, REGA_E_R_3, REGA_E_R_4, REGA_E_R_5, REGA_E_R_6, REGA_E_R_7, REGA_E_R_8, REGA_E_R_9
, REGA_E_R_10, REGA_E_R_11, REGA_E_R_12, REGA_E_R_13, REGA_E_R_14, REGA_E_R_15, REGA_E_R_16, REGA_E_R_17, REGA_E_R_18, REGA_E_R_19, REGA_E_R_20, REGA_E_R_21, REGA_E_R_22, REGA_E_R_23, REGA_E_R_24, REGA_E_R_25, REGA_E_R_26, REGA_E_R_27, REGA_E_R_28, REGA_E_R_29, REGA_E_R_30
, REGA_E_R_31, REGBI_E_R_0, REGBI_E_R_1, REGBI_E_R_2, REGBI_E_R_3, REGBI_E_R_4, REGBI_E_R_5, REGBI_E_R_6, REGBI_E_R_7, REGBI_E_R_8, REGBI_E_R_9, REGBI_E_R_10, REGBI_E_R_11, REGBI_E_R_12, REGBI_E_R_13, REGBI_E_R_14, REGBI_E_R_15, REGBI_E_R_16, REGBI_E_R_17, REGBI_E_R_18, REGBI_E_R_19
, REGBI_E_R_20, REGBI_E_R_21, REGBI_E_R_22, REGBI_E_R_23, REGBI_E_R_24, REGBI_E_R_25, REGBI_E_R_26, REGBI_E_R_27, REGBI_E_R_28, REGBI_E_R_29, REGBI_E_R_30, REGBI_E_R_31, REGBR_E_R_0, REGBR_E_R_1, REGBR_E_R_2, REGBR_E_R_3, REGBR_E_R_4, REGBR_E_R_5, REGBR_E_R_6, REGBR_E_R_7, REGBR_E_R_8
, REGBR_E_R_9, REGBR_E_R_10, REGBR_E_R_11, REGBR_E_R_12, REGBR_E_R_13, REGBR_E_R_14, REGBR_E_R_15, REGBR_E_R_16, REGBR_E_R_17, REGBR_E_R_18, REGBR_E_R_19, REGBR_E_R_20, REGBR_E_R_21, REGBR_E_R_22, REGBR_E_R_23, REGBR_E_R_24, REGBR_E_R_25, REGBR_E_R_26, REGBR_E_R_27, REGBR_E_R_28, REGBR_E_R_29
, REGBR_E_R_30, REGBR_E_R_31, CINA_E_R_0, CINA_E_R_1, CINA_E_R_2, CINA_E_R_3, CINA_E_R_4, CINA_E_R_5, CINA_E_R_6, CINA_E_R_7, CINA_E_R_8, CINA_E_R_9, CINA_E_R_10, CINA_E_R_11, CINA_E_R_12, CINA_E_R_13, CINA_E_R_14, CINA_E_R_15, CINA_E_R_16, CINA_E_R_17, CINA_E_R_18
, CINA_E_R_19, CINA_E_R_20, CINA_E_R_21, CINA_E_R_22, CINA_E_R_23, CINA_E_R_24, CINA_E_R_25, CINA_E_R_26, CINA_E_R_27, CINA_E_R_28, CINA_E_R_29, CINA_E_R_30, CINA_E_R_31, CINBI_E_R_0, CINBI_E_R_1, CINBI_E_R_2, CINBI_E_R_3, CINBI_E_R_4, CINBI_E_R_5, CINBI_E_R_6, CINBI_E_R_7
, CINBI_E_R_8, CINBI_E_R_9, CINBI_E_R_10, CINBI_E_R_11, CINBI_E_R_12, CINBI_E_R_13, CINBI_E_R_14, CINBI_E_R_15, CINBI_E_R_16, CINBI_E_R_17, CINBI_E_R_18, CINBI_E_R_19, CINBI_E_R_20, CINBI_E_R_21, CINBI_E_R_22, CINBI_E_R_23, CINBI_E_R_24, CINBI_E_R_25, CINBI_E_R_26, CINBI_E_R_27, CINBI_E_R_28
, CINBI_E_R_29, CINBI_E_R_30, CINBI_E_R_31, Z_E, SYSCLK, TMODE, SEN, RESET_D1_R_N, CLMI_RHOLD, REGA_S_0, REGA_S_1, REGA_S_2, REGA_S_3, REGA_S_4, REGA_S_5, REGA_S_6, REGA_S_7, REGA_S_8, REGA_S_9, REGA_S_10, REGA_S_11
, REGA_S_12, REGA_S_13, REGA_S_14, REGA_S_15, REGA_S_16, REGA_S_17, REGA_S_18, REGA_S_19, REGA_S_20, REGA_S_21, REGA_S_22, REGA_S_23, REGA_S_24, REGA_S_25, REGA_S_26, REGA_S_27, REGA_S_28, REGA_S_29, REGA_S_30, REGA_S_31, REGB_S_0
, REGB_S_1, REGB_S_2, REGB_S_3, REGB_S_4, REGB_S_5, REGB_S_6, REGB_S_7, REGB_S_8, REGB_S_9, REGB_S_10, REGB_S_11, REGB_S_12, REGB_S_13, REGB_S_14, REGB_S_15, REGB_S_16, REGB_S_17, REGB_S_18, REGB_S_19, REGB_S_20, REGB_S_21
, REGB_S_22, REGB_S_23, REGB_S_24, REGB_S_25, REGB_S_26, REGB_S_27, REGB_S_28, REGB_S_29, REGB_S_30, REGB_S_31, IMMED_S_0, IMMED_S_1, IMMED_S_2, IMMED_S_3, IMMED_S_4, IMMED_S_5, IMMED_S_6, IMMED_S_7, IMMED_S_8, IMMED_S_9, IMMED_S_10
, IMMED_S_11, IMMED_S_12, IMMED_S_13, IMMED_S_14, IMMED_S_15, IMMED_S_16, SELA_S_0, SELA_S_1, SELA_S_2, SELA_S_3, SELA_S_4, SELA_S_5, SELA_S_6, SELA_S_7, SELA_S_8, SELBR_S_0, SELBR_S_1, SELBR_S_2, SELBR_S_3, SELBR_S_4, SELBR_S_5
, SELBR_S_6, SELBR_S_7, SELBI_S_0, SELBI_S_1, SELBI_S_2, SELBI_S_3, SELBI_S_4, SELBI_S_5, SELBI_S_6, SELBI_S_7, SELBI_S_8, ALURES_E_0, ALURES_E_1, ALURES_E_2, ALURES_E_3, ALURES_E_4, ALURES_E_5, ALURES_E_6, ALURES_E_7, ALURES_E_8, ALURES_E_9
, ALURES_E_10, ALURES_E_11, ALURES_E_12, ALURES_E_13, ALURES_E_14, ALURES_E_15, ALURES_E_16, ALURES_E_17, ALURES_E_18, ALURES_E_19, ALURES_E_20, ALURES_E_21, ALURES_E_22, ALURES_E_23, ALURES_E_24, ALURES_E_25, ALURES_E_26, ALURES_E_27, ALURES_E_28, ALURES_E_29, ALURES_E_30
, ALURES_E_31, SELC_M_0, SELC_M_1, SELC_M_2, SELC_M_3, CP0_PCREL_S_0, CP0_PCREL_S_1, CP0_PCREL_S_2, CP0_PCREL_S_3, CP0_PCREL_S_4, CP0_PCREL_S_5, CP0_PCREL_S_6, CP0_PCREL_S_7, CP0_PCREL_S_8, CP0_PCREL_S_9, CP0_PCREL_S_10, CP0_PCREL_S_11, CP0_PCREL_S_12, CP0_PCREL_S_13, CP0_PCREL_S_14, CP0_PCREL_S_15
, CP0_PCREL_S_16, CP0_PCREL_S_17, CP0_PCREL_S_18, CP0_PCREL_S_19, CP0_PCREL_S_20, CP0_PCREL_S_21, CP0_PCREL_S_22, CP0_PCREL_S_23, CP0_PCREL_S_24, CP0_PCREL_S_25, CP0_PCREL_S_26, CP0_PCREL_S_27, CP0_PCREL_S_28, CP0_PCREL_S_29, CP0_PCREL_S_30, CP0_PCREL_S_31, RDBUSINM_0, RDBUSINM_1, RDBUSINM_2, RDBUSINM_3, RDBUSINM_4
, RDBUSINM_5, RDBUSINM_6, RDBUSINM_7, RDBUSINM_8, RDBUSINM_9, RDBUSINM_10, RDBUSINM_11, RDBUSINM_12, RDBUSINM_13, RDBUSINM_14, RDBUSINM_15, RDBUSINM_16, RDBUSINM_17, RDBUSINM_18, RDBUSINM_19, RDBUSINM_20, RDBUSINM_21, RDBUSINM_22, RDBUSINM_23, RDBUSINM_24, RDBUSINM_25
, RDBUSINM_26, RDBUSINM_27, RDBUSINM_28, RDBUSINM_29, RDBUSINM_30, RDBUSINM_31);
  output REGC_W_R_0;
  wire REGC_W_R_0;
  output REGC_W_R_1;
  wire REGC_W_R_1;
  output REGC_W_R_2;
  wire REGC_W_R_2;
  output REGC_W_R_3;
  wire REGC_W_R_3;
  output REGC_W_R_4;
  wire REGC_W_R_4;
  output REGC_W_R_5;
  wire REGC_W_R_5;
  output REGC_W_R_6;
  wire REGC_W_R_6;
  output REGC_W_R_7;
  wire REGC_W_R_7;
  output REGC_W_R_8;
  wire REGC_W_R_8;
  output REGC_W_R_9;
  wire REGC_W_R_9;
  output REGC_W_R_10;
  wire REGC_W_R_10;
  output REGC_W_R_11;
  wire REGC_W_R_11;
  output REGC_W_R_12;
  wire REGC_W_R_12;
  output REGC_W_R_13;
  wire REGC_W_R_13;
  output REGC_W_R_14;
  wire REGC_W_R_14;
  output REGC_W_R_15;
  wire REGC_W_R_15;
  output REGC_W_R_16;
  wire REGC_W_R_16;
  output REGC_W_R_17;
  wire REGC_W_R_17;
  output REGC_W_R_18;
  wire REGC_W_R_18;
  output REGC_W_R_19;
  wire REGC_W_R_19;
  output REGC_W_R_20;
  wire REGC_W_R_20;
  output REGC_W_R_21;
  wire REGC_W_R_21;
  output REGC_W_R_22;
  wire REGC_W_R_22;
  output REGC_W_R_23;
  wire REGC_W_R_23;
  output REGC_W_R_24;
  wire REGC_W_R_24;
  output REGC_W_R_25;
  wire REGC_W_R_25;
  output REGC_W_R_26;
  wire REGC_W_R_26;
  output REGC_W_R_27;
  wire REGC_W_R_27;
  output REGC_W_R_28;
  wire REGC_W_R_28;
  output REGC_W_R_29;
  wire REGC_W_R_29;
  output REGC_W_R_30;
  wire REGC_W_R_30;
  output REGC_W_R_31;
  wire REGC_W_R_31;
  output REGA_E_R_0;
  wire REGA_E_R_0;
  output REGA_E_R_1;
  wire REGA_E_R_1;
  output REGA_E_R_2;
  wire REGA_E_R_2;
  output REGA_E_R_3;
  wire REGA_E_R_3;
  output REGA_E_R_4;
  wire REGA_E_R_4;
  output REGA_E_R_5;
  wire REGA_E_R_5;
  output REGA_E_R_6;
  wire REGA_E_R_6;
  output REGA_E_R_7;
  wire REGA_E_R_7;
  output REGA_E_R_8;
  wire REGA_E_R_8;
  output REGA_E_R_9;
  wire REGA_E_R_9;
  output REGA_E_R_10;
  wire REGA_E_R_10;
  output REGA_E_R_11;
  wire REGA_E_R_11;
  output REGA_E_R_12;
  wire REGA_E_R_12;
  output REGA_E_R_13;
  wire REGA_E_R_13;
  output REGA_E_R_14;
  wire REGA_E_R_14;
  output REGA_E_R_15;
  wire REGA_E_R_15;
  output REGA_E_R_16;
  wire REGA_E_R_16;
  output REGA_E_R_17;
  wire REGA_E_R_17;
  output REGA_E_R_18;
  wire REGA_E_R_18;
  output REGA_E_R_19;
  wire REGA_E_R_19;
  output REGA_E_R_20;
  wire REGA_E_R_20;
  output REGA_E_R_21;
  wire REGA_E_R_21;
  output REGA_E_R_22;
  wire REGA_E_R_22;
  output REGA_E_R_23;
  wire REGA_E_R_23;
  output REGA_E_R_24;
  wire REGA_E_R_24;
  output REGA_E_R_25;
  wire REGA_E_R_25;
  output REGA_E_R_26;
  wire REGA_E_R_26;
  output REGA_E_R_27;
  wire REGA_E_R_27;
  output REGA_E_R_28;
  wire REGA_E_R_28;
  output REGA_E_R_29;
  wire REGA_E_R_29;
  output REGA_E_R_30;
  wire REGA_E_R_30;
  output REGA_E_R_31;
  wire REGA_E_R_31;
  output REGBI_E_R_0;
  wire REGBI_E_R_0;
  output REGBI_E_R_1;
  wire REGBI_E_R_1;
  output REGBI_E_R_2;
  wire REGBI_E_R_2;
  output REGBI_E_R_3;
  wire REGBI_E_R_3;
  output REGBI_E_R_4;
  wire REGBI_E_R_4;
  output REGBI_E_R_5;
  wire REGBI_E_R_5;
  output REGBI_E_R_6;
  wire REGBI_E_R_6;
  output REGBI_E_R_7;
  wire REGBI_E_R_7;
  output REGBI_E_R_8;
  wire REGBI_E_R_8;
  output REGBI_E_R_9;
  wire REGBI_E_R_9;
  output REGBI_E_R_10;
  wire REGBI_E_R_10;
  output REGBI_E_R_11;
  wire REGBI_E_R_11;
  output REGBI_E_R_12;
  wire REGBI_E_R_12;
  output REGBI_E_R_13;
  wire REGBI_E_R_13;
  output REGBI_E_R_14;
  wire REGBI_E_R_14;
  output REGBI_E_R_15;
  wire REGBI_E_R_15;
  output REGBI_E_R_16;
  wire REGBI_E_R_16;
  output REGBI_E_R_17;
  wire REGBI_E_R_17;
  output REGBI_E_R_18;
  wire REGBI_E_R_18;
  output REGBI_E_R_19;
  wire REGBI_E_R_19;
  output REGBI_E_R_20;
  wire REGBI_E_R_20;
  output REGBI_E_R_21;
  wire REGBI_E_R_21;
  output REGBI_E_R_22;
  wire REGBI_E_R_22;
  output REGBI_E_R_23;
  wire REGBI_E_R_23;
  output REGBI_E_R_24;
  wire REGBI_E_R_24;
  output REGBI_E_R_25;
  wire REGBI_E_R_25;
  output REGBI_E_R_26;
  wire REGBI_E_R_26;
  output REGBI_E_R_27;
  wire REGBI_E_R_27;
  output REGBI_E_R_28;
  wire REGBI_E_R_28;
  output REGBI_E_R_29;
  wire REGBI_E_R_29;
  output REGBI_E_R_30;
  wire REGBI_E_R_30;
  output REGBI_E_R_31;
  wire REGBI_E_R_31;
  output REGBR_E_R_0;
  wire REGBR_E_R_0;
  output REGBR_E_R_1;
  wire REGBR_E_R_1;
  output REGBR_E_R_2;
  wire REGBR_E_R_2;
  output REGBR_E_R_3;
  wire REGBR_E_R_3;
  output REGBR_E_R_4;
  wire REGBR_E_R_4;
  output REGBR_E_R_5;
  wire REGBR_E_R_5;
  output REGBR_E_R_6;
  wire REGBR_E_R_6;
  output REGBR_E_R_7;
  wire REGBR_E_R_7;
  output REGBR_E_R_8;
  wire REGBR_E_R_8;
  output REGBR_E_R_9;
  wire REGBR_E_R_9;
  output REGBR_E_R_10;
  wire REGBR_E_R_10;
  output REGBR_E_R_11;
  wire REGBR_E_R_11;
  output REGBR_E_R_12;
  wire REGBR_E_R_12;
  output REGBR_E_R_13;
  wire REGBR_E_R_13;
  output REGBR_E_R_14;
  wire REGBR_E_R_14;
  output REGBR_E_R_15;
  wire REGBR_E_R_15;
  output REGBR_E_R_16;
  wire REGBR_E_R_16;
  output REGBR_E_R_17;
  wire REGBR_E_R_17;
  output REGBR_E_R_18;
  wire REGBR_E_R_18;
  output REGBR_E_R_19;
  wire REGBR_E_R_19;
  output REGBR_E_R_20;
  wire REGBR_E_R_20;
  output REGBR_E_R_21;
  wire REGBR_E_R_21;
  output REGBR_E_R_22;
  wire REGBR_E_R_22;
  output REGBR_E_R_23;
  wire REGBR_E_R_23;
  output REGBR_E_R_24;
  wire REGBR_E_R_24;
  output REGBR_E_R_25;
  wire REGBR_E_R_25;
  output REGBR_E_R_26;
  wire REGBR_E_R_26;
  output REGBR_E_R_27;
  wire REGBR_E_R_27;
  output REGBR_E_R_28;
  wire REGBR_E_R_28;
  output REGBR_E_R_29;
  wire REGBR_E_R_29;
  output REGBR_E_R_30;
  wire REGBR_E_R_30;
  output REGBR_E_R_31;
  wire REGBR_E_R_31;
  output CINA_E_R_0;
  wire CINA_E_R_0;
  output CINA_E_R_1;
  wire CINA_E_R_1;
  output CINA_E_R_2;
  wire CINA_E_R_2;
  output CINA_E_R_3;
  wire CINA_E_R_3;
  output CINA_E_R_4;
  wire CINA_E_R_4;
  output CINA_E_R_5;
  wire CINA_E_R_5;
  output CINA_E_R_6;
  wire CINA_E_R_6;
  output CINA_E_R_7;
  wire CINA_E_R_7;
  output CINA_E_R_8;
  wire CINA_E_R_8;
  output CINA_E_R_9;
  wire CINA_E_R_9;
  output CINA_E_R_10;
  wire CINA_E_R_10;
  output CINA_E_R_11;
  wire CINA_E_R_11;
  output CINA_E_R_12;
  wire CINA_E_R_12;
  output CINA_E_R_13;
  wire CINA_E_R_13;
  output CINA_E_R_14;
  wire CINA_E_R_14;
  output CINA_E_R_15;
  wire CINA_E_R_15;
  output CINA_E_R_16;
  wire CINA_E_R_16;
  output CINA_E_R_17;
  wire CINA_E_R_17;
  output CINA_E_R_18;
  wire CINA_E_R_18;
  output CINA_E_R_19;
  wire CINA_E_R_19;
  output CINA_E_R_20;
  wire CINA_E_R_20;
  output CINA_E_R_21;
  wire CINA_E_R_21;
  output CINA_E_R_22;
  wire CINA_E_R_22;
  output CINA_E_R_23;
  wire CINA_E_R_23;
  output CINA_E_R_24;
  wire CINA_E_R_24;
  output CINA_E_R_25;
  wire CINA_E_R_25;
  output CINA_E_R_26;
  wire CINA_E_R_26;
  output CINA_E_R_27;
  wire CINA_E_R_27;
  output CINA_E_R_28;
  wire CINA_E_R_28;
  output CINA_E_R_29;
  wire CINA_E_R_29;
  output CINA_E_R_30;
  wire CINA_E_R_30;
  output CINA_E_R_31;
  wire CINA_E_R_31;
  output CINBI_E_R_0;
  wire CINBI_E_R_0;
  output CINBI_E_R_1;
  wire CINBI_E_R_1;
  output CINBI_E_R_2;
  wire CINBI_E_R_2;
  output CINBI_E_R_3;
  wire CINBI_E_R_3;
  output CINBI_E_R_4;
  wire CINBI_E_R_4;
  output CINBI_E_R_5;
  wire CINBI_E_R_5;
  output CINBI_E_R_6;
  wire CINBI_E_R_6;
  output CINBI_E_R_7;
  wire CINBI_E_R_7;
  output CINBI_E_R_8;
  wire CINBI_E_R_8;
  output CINBI_E_R_9;
  wire CINBI_E_R_9;
  output CINBI_E_R_10;
  wire CINBI_E_R_10;
  output CINBI_E_R_11;
  wire CINBI_E_R_11;
  output CINBI_E_R_12;
  wire CINBI_E_R_12;
  output CINBI_E_R_13;
  wire CINBI_E_R_13;
  output CINBI_E_R_14;
  wire CINBI_E_R_14;
  output CINBI_E_R_15;
  wire CINBI_E_R_15;
  output CINBI_E_R_16;
  wire CINBI_E_R_16;
  output CINBI_E_R_17;
  wire CINBI_E_R_17;
  output CINBI_E_R_18;
  wire CINBI_E_R_18;
  output CINBI_E_R_19;
  wire CINBI_E_R_19;
  output CINBI_E_R_20;
  wire CINBI_E_R_20;
  output CINBI_E_R_21;
  wire CINBI_E_R_21;
  output CINBI_E_R_22;
  wire CINBI_E_R_22;
  output CINBI_E_R_23;
  wire CINBI_E_R_23;
  output CINBI_E_R_24;
  wire CINBI_E_R_24;
  output CINBI_E_R_25;
  wire CINBI_E_R_25;
  output CINBI_E_R_26;
  wire CINBI_E_R_26;
  output CINBI_E_R_27;
  wire CINBI_E_R_27;
  output CINBI_E_R_28;
  wire CINBI_E_R_28;
  output CINBI_E_R_29;
  wire CINBI_E_R_29;
  output CINBI_E_R_30;
  wire CINBI_E_R_30;
  output CINBI_E_R_31;
  wire CINBI_E_R_31;
  output Z_E;
  wire Z_E;
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input SEN;
  wire SEN;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CLMI_RHOLD;
  wire CLMI_RHOLD;
  input REGA_S_0;
  wire REGA_S_0;
  input REGA_S_1;
  wire REGA_S_1;
  input REGA_S_2;
  wire REGA_S_2;
  input REGA_S_3;
  wire REGA_S_3;
  input REGA_S_4;
  wire REGA_S_4;
  input REGA_S_5;
  wire REGA_S_5;
  input REGA_S_6;
  wire REGA_S_6;
  input REGA_S_7;
  wire REGA_S_7;
  input REGA_S_8;
  wire REGA_S_8;
  input REGA_S_9;
  wire REGA_S_9;
  input REGA_S_10;
  wire REGA_S_10;
  input REGA_S_11;
  wire REGA_S_11;
  input REGA_S_12;
  wire REGA_S_12;
  input REGA_S_13;
  wire REGA_S_13;
  input REGA_S_14;
  wire REGA_S_14;
  input REGA_S_15;
  wire REGA_S_15;
  input REGA_S_16;
  wire REGA_S_16;
  input REGA_S_17;
  wire REGA_S_17;
  input REGA_S_18;
  wire REGA_S_18;
  input REGA_S_19;
  wire REGA_S_19;
  input REGA_S_20;
  wire REGA_S_20;
  input REGA_S_21;
  wire REGA_S_21;
  input REGA_S_22;
  wire REGA_S_22;
  input REGA_S_23;
  wire REGA_S_23;
  input REGA_S_24;
  wire REGA_S_24;
  input REGA_S_25;
  wire REGA_S_25;
  input REGA_S_26;
  wire REGA_S_26;
  input REGA_S_27;
  wire REGA_S_27;
  input REGA_S_28;
  wire REGA_S_28;
  input REGA_S_29;
  wire REGA_S_29;
  input REGA_S_30;
  wire REGA_S_30;
  input REGA_S_31;
  wire REGA_S_31;
  input REGB_S_0;
  wire REGB_S_0;
  input REGB_S_1;
  wire REGB_S_1;
  input REGB_S_2;
  wire REGB_S_2;
  input REGB_S_3;
  wire REGB_S_3;
  input REGB_S_4;
  wire REGB_S_4;
  input REGB_S_5;
  wire REGB_S_5;
  input REGB_S_6;
  wire REGB_S_6;
  input REGB_S_7;
  wire REGB_S_7;
  input REGB_S_8;
  wire REGB_S_8;
  input REGB_S_9;
  wire REGB_S_9;
  input REGB_S_10;
  wire REGB_S_10;
  input REGB_S_11;
  wire REGB_S_11;
  input REGB_S_12;
  wire REGB_S_12;
  input REGB_S_13;
  wire REGB_S_13;
  input REGB_S_14;
  wire REGB_S_14;
  input REGB_S_15;
  wire REGB_S_15;
  input REGB_S_16;
  wire REGB_S_16;
  input REGB_S_17;
  wire REGB_S_17;
  input REGB_S_18;
  wire REGB_S_18;
  input REGB_S_19;
  wire REGB_S_19;
  input REGB_S_20;
  wire REGB_S_20;
  input REGB_S_21;
  wire REGB_S_21;
  input REGB_S_22;
  wire REGB_S_22;
  input REGB_S_23;
  wire REGB_S_23;
  input REGB_S_24;
  wire REGB_S_24;
  input REGB_S_25;
  wire REGB_S_25;
  input REGB_S_26;
  wire REGB_S_26;
  input REGB_S_27;
  wire REGB_S_27;
  input REGB_S_28;
  wire REGB_S_28;
  input REGB_S_29;
  wire REGB_S_29;
  input REGB_S_30;
  wire REGB_S_30;
  input REGB_S_31;
  wire REGB_S_31;
  input IMMED_S_0;
  wire IMMED_S_0;
  input IMMED_S_1;
  wire IMMED_S_1;
  input IMMED_S_2;
  wire IMMED_S_2;
  input IMMED_S_3;
  wire IMMED_S_3;
  input IMMED_S_4;
  wire IMMED_S_4;
  input IMMED_S_5;
  wire IMMED_S_5;
  input IMMED_S_6;
  wire IMMED_S_6;
  input IMMED_S_7;
  wire IMMED_S_7;
  input IMMED_S_8;
  wire IMMED_S_8;
  input IMMED_S_9;
  wire IMMED_S_9;
  input IMMED_S_10;
  wire IMMED_S_10;
  input IMMED_S_11;
  wire IMMED_S_11;
  input IMMED_S_12;
  wire IMMED_S_12;
  input IMMED_S_13;
  wire IMMED_S_13;
  input IMMED_S_14;
  wire IMMED_S_14;
  input IMMED_S_15;
  wire IMMED_S_15;
  input IMMED_S_16;
  wire IMMED_S_16;
  input SELA_S_0;
  wire SELA_S_0;
  input SELA_S_1;
  wire SELA_S_1;
  input SELA_S_2;
  wire SELA_S_2;
  input SELA_S_3;
  wire SELA_S_3;
  input SELA_S_4;
  wire SELA_S_4;
  input SELA_S_5;
  wire SELA_S_5;
  input SELA_S_6;
  wire SELA_S_6;
  input SELA_S_7;
  wire SELA_S_7;
  input SELA_S_8;
  wire SELA_S_8;
  input SELBR_S_0;
  wire SELBR_S_0;
  input SELBR_S_1;
  wire SELBR_S_1;
  input SELBR_S_2;
  wire SELBR_S_2;
  input SELBR_S_3;
  wire SELBR_S_3;
  input SELBR_S_4;
  wire SELBR_S_4;
  input SELBR_S_5;
  wire SELBR_S_5;
  input SELBR_S_6;
  wire SELBR_S_6;
  input SELBR_S_7;
  wire SELBR_S_7;
  input SELBI_S_0;
  wire SELBI_S_0;
  input SELBI_S_1;
  wire SELBI_S_1;
  input SELBI_S_2;
  wire SELBI_S_2;
  input SELBI_S_3;
  wire SELBI_S_3;
  input SELBI_S_4;
  wire SELBI_S_4;
  input SELBI_S_5;
  wire SELBI_S_5;
  input SELBI_S_6;
  wire SELBI_S_6;
  input SELBI_S_7;
  wire SELBI_S_7;
  input SELBI_S_8;
  wire SELBI_S_8;
  input ALURES_E_0;
  wire ALURES_E_0;
  input ALURES_E_1;
  wire ALURES_E_1;
  input ALURES_E_2;
  wire ALURES_E_2;
  input ALURES_E_3;
  wire ALURES_E_3;
  input ALURES_E_4;
  wire ALURES_E_4;
  input ALURES_E_5;
  wire ALURES_E_5;
  input ALURES_E_6;
  wire ALURES_E_6;
  input ALURES_E_7;
  wire ALURES_E_7;
  input ALURES_E_8;
  wire ALURES_E_8;
  input ALURES_E_9;
  wire ALURES_E_9;
  input ALURES_E_10;
  wire ALURES_E_10;
  input ALURES_E_11;
  wire ALURES_E_11;
  input ALURES_E_12;
  wire ALURES_E_12;
  input ALURES_E_13;
  wire ALURES_E_13;
  input ALURES_E_14;
  wire ALURES_E_14;
  input ALURES_E_15;
  wire ALURES_E_15;
  input ALURES_E_16;
  wire ALURES_E_16;
  input ALURES_E_17;
  wire ALURES_E_17;
  input ALURES_E_18;
  wire ALURES_E_18;
  input ALURES_E_19;
  wire ALURES_E_19;
  input ALURES_E_20;
  wire ALURES_E_20;
  input ALURES_E_21;
  wire ALURES_E_21;
  input ALURES_E_22;
  wire ALURES_E_22;
  input ALURES_E_23;
  wire ALURES_E_23;
  input ALURES_E_24;
  wire ALURES_E_24;
  input ALURES_E_25;
  wire ALURES_E_25;
  input ALURES_E_26;
  wire ALURES_E_26;
  input ALURES_E_27;
  wire ALURES_E_27;
  input ALURES_E_28;
  wire ALURES_E_28;
  input ALURES_E_29;
  wire ALURES_E_29;
  input ALURES_E_30;
  wire ALURES_E_30;
  input ALURES_E_31;
  wire ALURES_E_31;
  input SELC_M_0;
  wire SELC_M_0;
  input SELC_M_1;
  wire SELC_M_1;
  input SELC_M_2;
  wire SELC_M_2;
  input SELC_M_3;
  wire SELC_M_3;
  input CP0_PCREL_S_0;
  wire CP0_PCREL_S_0;
  input CP0_PCREL_S_1;
  wire CP0_PCREL_S_1;
  input CP0_PCREL_S_2;
  wire CP0_PCREL_S_2;
  input CP0_PCREL_S_3;
  wire CP0_PCREL_S_3;
  input CP0_PCREL_S_4;
  wire CP0_PCREL_S_4;
  input CP0_PCREL_S_5;
  wire CP0_PCREL_S_5;
  input CP0_PCREL_S_6;
  wire CP0_PCREL_S_6;
  input CP0_PCREL_S_7;
  wire CP0_PCREL_S_7;
  input CP0_PCREL_S_8;
  wire CP0_PCREL_S_8;
  input CP0_PCREL_S_9;
  wire CP0_PCREL_S_9;
  input CP0_PCREL_S_10;
  wire CP0_PCREL_S_10;
  input CP0_PCREL_S_11;
  wire CP0_PCREL_S_11;
  input CP0_PCREL_S_12;
  wire CP0_PCREL_S_12;
  input CP0_PCREL_S_13;
  wire CP0_PCREL_S_13;
  input CP0_PCREL_S_14;
  wire CP0_PCREL_S_14;
  input CP0_PCREL_S_15;
  wire CP0_PCREL_S_15;
  input CP0_PCREL_S_16;
  wire CP0_PCREL_S_16;
  input CP0_PCREL_S_17;
  wire CP0_PCREL_S_17;
  input CP0_PCREL_S_18;
  wire CP0_PCREL_S_18;
  input CP0_PCREL_S_19;
  wire CP0_PCREL_S_19;
  input CP0_PCREL_S_20;
  wire CP0_PCREL_S_20;
  input CP0_PCREL_S_21;
  wire CP0_PCREL_S_21;
  input CP0_PCREL_S_22;
  wire CP0_PCREL_S_22;
  input CP0_PCREL_S_23;
  wire CP0_PCREL_S_23;
  input CP0_PCREL_S_24;
  wire CP0_PCREL_S_24;
  input CP0_PCREL_S_25;
  wire CP0_PCREL_S_25;
  input CP0_PCREL_S_26;
  wire CP0_PCREL_S_26;
  input CP0_PCREL_S_27;
  wire CP0_PCREL_S_27;
  input CP0_PCREL_S_28;
  wire CP0_PCREL_S_28;
  input CP0_PCREL_S_29;
  wire CP0_PCREL_S_29;
  input CP0_PCREL_S_30;
  wire CP0_PCREL_S_30;
  input CP0_PCREL_S_31;
  wire CP0_PCREL_S_31;
  input RDBUSINM_0;
  wire RDBUSINM_0;
  input RDBUSINM_1;
  wire RDBUSINM_1;
  input RDBUSINM_2;
  wire RDBUSINM_2;
  input RDBUSINM_3;
  wire RDBUSINM_3;
  input RDBUSINM_4;
  wire RDBUSINM_4;
  input RDBUSINM_5;
  wire RDBUSINM_5;
  input RDBUSINM_6;
  wire RDBUSINM_6;
  input RDBUSINM_7;
  wire RDBUSINM_7;
  input RDBUSINM_8;
  wire RDBUSINM_8;
  input RDBUSINM_9;
  wire RDBUSINM_9;
  input RDBUSINM_10;
  wire RDBUSINM_10;
  input RDBUSINM_11;
  wire RDBUSINM_11;
  input RDBUSINM_12;
  wire RDBUSINM_12;
  input RDBUSINM_13;
  wire RDBUSINM_13;
  input RDBUSINM_14;
  wire RDBUSINM_14;
  input RDBUSINM_15;
  wire RDBUSINM_15;
  input RDBUSINM_16;
  wire RDBUSINM_16;
  input RDBUSINM_17;
  wire RDBUSINM_17;
  input RDBUSINM_18;
  wire RDBUSINM_18;
  input RDBUSINM_19;
  wire RDBUSINM_19;
  input RDBUSINM_20;
  wire RDBUSINM_20;
  input RDBUSINM_21;
  wire RDBUSINM_21;
  input RDBUSINM_22;
  wire RDBUSINM_22;
  input RDBUSINM_23;
  wire RDBUSINM_23;
  input RDBUSINM_24;
  wire RDBUSINM_24;
  input RDBUSINM_25;
  wire RDBUSINM_25;
  input RDBUSINM_26;
  wire RDBUSINM_26;
  input RDBUSINM_27;
  wire RDBUSINM_27;
  input RDBUSINM_28;
  wire RDBUSINM_28;
  input RDBUSINM_29;
  wire RDBUSINM_29;
  input RDBUSINM_30;
  wire RDBUSINM_30;
  input RDBUSINM_31;
  wire RDBUSINM_31;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire AluregM_R_0;
  wire AluregM_R_1;
  wire AluregM_R_10;
  wire AluregM_R_11;
  wire AluregM_R_12;
  wire AluregM_R_13;
  wire AluregM_R_14;
  wire AluregM_R_15;
  wire AluregM_R_16;
  wire AluregM_R_17;
  wire AluregM_R_18;
  wire AluregM_R_19;
  wire AluregM_R_2;
  wire AluregM_R_20;
  wire AluregM_R_21;
  wire AluregM_R_22;
  wire AluregM_R_23;
  wire AluregM_R_24;
  wire AluregM_R_25;
  wire AluregM_R_26;
  wire AluregM_R_27;
  wire AluregM_R_28;
  wire AluregM_R_29;
  wire AluregM_R_3;
  wire AluregM_R_30;
  wire AluregM_R_31;
  wire AluregM_R_4;
  wire AluregM_R_5;
  wire AluregM_R_6;
  wire AluregM_R_7;
  wire AluregM_R_8;
  wire AluregM_R_9;
  wire REGAEX_P_0;
  wire REGAEX_P_1;
  wire REGAEX_P_10;
  wire REGAEX_P_11;
  wire REGAEX_P_12;
  wire REGAEX_P_13;
  wire REGAEX_P_14;
  wire REGAEX_P_15;
  wire REGAEX_P_16;
  wire REGAEX_P_17;
  wire REGAEX_P_18;
  wire REGAEX_P_19;
  wire REGAEX_P_2;
  wire REGAEX_P_20;
  wire REGAEX_P_21;
  wire REGAEX_P_22;
  wire REGAEX_P_23;
  wire REGAEX_P_24;
  wire REGAEX_P_25;
  wire REGAEX_P_26;
  wire REGAEX_P_27;
  wire REGAEX_P_28;
  wire REGAEX_P_29;
  wire REGAEX_P_3;
  wire REGAEX_P_30;
  wire REGAEX_P_31;
  wire REGAEX_P_4;
  wire REGAEX_P_5;
  wire REGAEX_P_6;
  wire REGAEX_P_7;
  wire REGAEX_P_8;
  wire REGAEX_P_9;
  wire REGBIEX_P_0;
  wire REGBIEX_P_1;
  wire REGBIEX_P_10;
  wire REGBIEX_P_11;
  wire REGBIEX_P_12;
  wire REGBIEX_P_13;
  wire REGBIEX_P_14;
  wire REGBIEX_P_15;
  wire REGBIEX_P_16;
  wire REGBIEX_P_17;
  wire REGBIEX_P_18;
  wire REGBIEX_P_19;
  wire REGBIEX_P_2;
  wire REGBIEX_P_20;
  wire REGBIEX_P_21;
  wire REGBIEX_P_22;
  wire REGBIEX_P_23;
  wire REGBIEX_P_24;
  wire REGBIEX_P_25;
  wire REGBIEX_P_26;
  wire REGBIEX_P_27;
  wire REGBIEX_P_28;
  wire REGBIEX_P_29;
  wire REGBIEX_P_3;
  wire REGBIEX_P_30;
  wire REGBIEX_P_31;
  wire REGBIEX_P_4;
  wire REGBIEX_P_5;
  wire REGBIEX_P_6;
  wire REGBIEX_P_7;
  wire REGBIEX_P_8;
  wire REGBIEX_P_9;
  wire REGBREX_P_0;
  wire REGBREX_P_1;
  wire REGBREX_P_10;
  wire REGBREX_P_11;
  wire REGBREX_P_12;
  wire REGBREX_P_13;
  wire REGBREX_P_14;
  wire REGBREX_P_15;
  wire REGBREX_P_16;
  wire REGBREX_P_17;
  wire REGBREX_P_18;
  wire REGBREX_P_19;
  wire REGBREX_P_2;
  wire REGBREX_P_20;
  wire REGBREX_P_21;
  wire REGBREX_P_22;
  wire REGBREX_P_23;
  wire REGBREX_P_24;
  wire REGBREX_P_25;
  wire REGBREX_P_26;
  wire REGBREX_P_27;
  wire REGBREX_P_28;
  wire REGBREX_P_29;
  wire REGBREX_P_3;
  wire REGBREX_P_30;
  wire REGBREX_P_31;
  wire REGBREX_P_4;
  wire REGBREX_P_5;
  wire REGBREX_P_6;
  wire REGBREX_P_7;
  wire REGBREX_P_8;
  wire REGBREX_P_9;
  wire REGCWB_P_0;
  wire REGCWB_P_1;
  wire REGCWB_P_10;
  wire REGCWB_P_11;
  wire REGCWB_P_12;
  wire REGCWB_P_13;
  wire REGCWB_P_14;
  wire REGCWB_P_15;
  wire REGCWB_P_16;
  wire REGCWB_P_17;
  wire REGCWB_P_18;
  wire REGCWB_P_19;
  wire REGCWB_P_2;
  wire REGCWB_P_20;
  wire REGCWB_P_21;
  wire REGCWB_P_22;
  wire REGCWB_P_23;
  wire REGCWB_P_24;
  wire REGCWB_P_25;
  wire REGCWB_P_26;
  wire REGCWB_P_27;
  wire REGCWB_P_28;
  wire REGCWB_P_29;
  wire REGCWB_P_3;
  wire REGCWB_P_30;
  wire REGCWB_P_31;
  wire REGCWB_P_4;
  wire REGCWB_P_5;
  wire REGCWB_P_6;
  wire REGCWB_P_7;
  wire REGCWB_P_8;
  wire REGCWB_P_9;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  assign Z_E = ~ _092_;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  reg [31:0] _127_;
  always @(posedge SYSCLK)
    _127_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { AluregM_R_31, AluregM_R_30, AluregM_R_29, AluregM_R_28, AluregM_R_27, AluregM_R_26, AluregM_R_25, AluregM_R_24, AluregM_R_23, AluregM_R_22, AluregM_R_21, AluregM_R_20, AluregM_R_19, AluregM_R_18, AluregM_R_17, AluregM_R_16, AluregM_R_15, AluregM_R_14, AluregM_R_13, AluregM_R_12, AluregM_R_11, AluregM_R_10, AluregM_R_9, AluregM_R_8, AluregM_R_7, AluregM_R_6, AluregM_R_5, AluregM_R_4, AluregM_R_3, AluregM_R_2, AluregM_R_1, AluregM_R_0 } = _127_;
  reg [31:0] _128_;
  always @(posedge SYSCLK)
    _128_ <= { REGCWB_P_31, REGCWB_P_30, REGCWB_P_29, REGCWB_P_28, REGCWB_P_27, REGCWB_P_26, REGCWB_P_25, REGCWB_P_24, REGCWB_P_23, REGCWB_P_22, REGCWB_P_21, REGCWB_P_20, REGCWB_P_19, REGCWB_P_18, REGCWB_P_17, REGCWB_P_16, REGCWB_P_15, REGCWB_P_14, REGCWB_P_13, REGCWB_P_12, REGCWB_P_11, REGCWB_P_10, REGCWB_P_9, REGCWB_P_8, REGCWB_P_7, REGCWB_P_6, REGCWB_P_5, REGCWB_P_4, REGCWB_P_3, REGCWB_P_2, REGCWB_P_1, REGCWB_P_0 };
  assign { REGC_W_R_31, REGC_W_R_30, REGC_W_R_29, REGC_W_R_28, REGC_W_R_27, REGC_W_R_26, REGC_W_R_25, REGC_W_R_24, REGC_W_R_23, REGC_W_R_22, REGC_W_R_21, REGC_W_R_20, REGC_W_R_19, REGC_W_R_18, REGC_W_R_17, REGC_W_R_16, REGC_W_R_15, REGC_W_R_14, REGC_W_R_13, REGC_W_R_12, REGC_W_R_11, REGC_W_R_10, REGC_W_R_9, REGC_W_R_8, REGC_W_R_7, REGC_W_R_6, REGC_W_R_5, REGC_W_R_4, REGC_W_R_3, REGC_W_R_2, REGC_W_R_1, REGC_W_R_0 } = _128_;
  reg [31:0] _129_;
  always @(posedge SYSCLK)
    _129_ <= { REGAEX_P_31, REGAEX_P_30, REGAEX_P_29, REGAEX_P_28, REGAEX_P_27, REGAEX_P_26, REGAEX_P_25, REGAEX_P_24, REGAEX_P_23, REGAEX_P_22, REGAEX_P_21, REGAEX_P_20, REGAEX_P_19, REGAEX_P_18, REGAEX_P_17, REGAEX_P_16, REGAEX_P_15, REGAEX_P_14, REGAEX_P_13, REGAEX_P_12, REGAEX_P_11, REGAEX_P_10, REGAEX_P_9, REGAEX_P_8, REGAEX_P_7, REGAEX_P_6, REGAEX_P_5, REGAEX_P_4, REGAEX_P_3, REGAEX_P_2, REGAEX_P_1, REGAEX_P_0 };
  assign { CINA_E_R_31, CINA_E_R_30, CINA_E_R_29, CINA_E_R_28, CINA_E_R_27, CINA_E_R_26, CINA_E_R_25, CINA_E_R_24, CINA_E_R_23, CINA_E_R_22, CINA_E_R_21, CINA_E_R_20, CINA_E_R_19, CINA_E_R_18, CINA_E_R_17, CINA_E_R_16, CINA_E_R_15, CINA_E_R_14, CINA_E_R_13, CINA_E_R_12, CINA_E_R_11, CINA_E_R_10, CINA_E_R_9, CINA_E_R_8, CINA_E_R_7, CINA_E_R_6, CINA_E_R_5, CINA_E_R_4, CINA_E_R_3, CINA_E_R_2, CINA_E_R_1, CINA_E_R_0 } = _129_;
  reg [31:0] _130_;
  always @(posedge SYSCLK)
    _130_ <= { REGBIEX_P_31, REGBIEX_P_30, REGBIEX_P_29, REGBIEX_P_28, REGBIEX_P_27, REGBIEX_P_26, REGBIEX_P_25, REGBIEX_P_24, REGBIEX_P_23, REGBIEX_P_22, REGBIEX_P_21, REGBIEX_P_20, REGBIEX_P_19, REGBIEX_P_18, REGBIEX_P_17, REGBIEX_P_16, REGBIEX_P_15, REGBIEX_P_14, REGBIEX_P_13, REGBIEX_P_12, REGBIEX_P_11, REGBIEX_P_10, REGBIEX_P_9, REGBIEX_P_8, REGBIEX_P_7, REGBIEX_P_6, REGBIEX_P_5, REGBIEX_P_4, REGBIEX_P_3, REGBIEX_P_2, REGBIEX_P_1, REGBIEX_P_0 };
  assign { CINBI_E_R_31, CINBI_E_R_30, CINBI_E_R_29, CINBI_E_R_28, CINBI_E_R_27, CINBI_E_R_26, CINBI_E_R_25, CINBI_E_R_24, CINBI_E_R_23, CINBI_E_R_22, CINBI_E_R_21, CINBI_E_R_20, CINBI_E_R_19, CINBI_E_R_18, CINBI_E_R_17, CINBI_E_R_16, CINBI_E_R_15, CINBI_E_R_14, CINBI_E_R_13, CINBI_E_R_12, CINBI_E_R_11, CINBI_E_R_10, CINBI_E_R_9, CINBI_E_R_8, CINBI_E_R_7, CINBI_E_R_6, CINBI_E_R_5, CINBI_E_R_4, CINBI_E_R_3, CINBI_E_R_2, CINBI_E_R_1, CINBI_E_R_0 } = _130_;
  reg [31:0] _131_;
  always @(posedge SYSCLK)
    _131_ <= { REGBREX_P_31, REGBREX_P_30, REGBREX_P_29, REGBREX_P_28, REGBREX_P_27, REGBREX_P_26, REGBREX_P_25, REGBREX_P_24, REGBREX_P_23, REGBREX_P_22, REGBREX_P_21, REGBREX_P_20, REGBREX_P_19, REGBREX_P_18, REGBREX_P_17, REGBREX_P_16, REGBREX_P_15, REGBREX_P_14, REGBREX_P_13, REGBREX_P_12, REGBREX_P_11, REGBREX_P_10, REGBREX_P_9, REGBREX_P_8, REGBREX_P_7, REGBREX_P_6, REGBREX_P_5, REGBREX_P_4, REGBREX_P_3, REGBREX_P_2, REGBREX_P_1, REGBREX_P_0 };
  assign { REGBR_E_R_31, REGBR_E_R_30, REGBR_E_R_29, REGBR_E_R_28, REGBR_E_R_27, REGBR_E_R_26, REGBR_E_R_25, REGBR_E_R_24, REGBR_E_R_23, REGBR_E_R_22, REGBR_E_R_21, REGBR_E_R_20, REGBR_E_R_19, REGBR_E_R_18, REGBR_E_R_17, REGBR_E_R_16, REGBR_E_R_15, REGBR_E_R_14, REGBR_E_R_13, REGBR_E_R_12, REGBR_E_R_11, REGBR_E_R_10, REGBR_E_R_9, REGBR_E_R_8, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0 } = _131_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } = CLMI_RHOLD ? { AluregM_R_31, AluregM_R_30, AluregM_R_29, AluregM_R_28, AluregM_R_27, AluregM_R_26, AluregM_R_25, AluregM_R_24, AluregM_R_23, AluregM_R_22, AluregM_R_21, AluregM_R_20, AluregM_R_19, AluregM_R_18, AluregM_R_17, AluregM_R_16, AluregM_R_15, AluregM_R_14, AluregM_R_13, AluregM_R_12, AluregM_R_11, AluregM_R_10, AluregM_R_9, AluregM_R_8, AluregM_R_7, AluregM_R_6, AluregM_R_5, AluregM_R_4, AluregM_R_3, AluregM_R_2, AluregM_R_1, AluregM_R_0 } : { ALURES_E_31, ALURES_E_30, ALURES_E_29, ALURES_E_28, ALURES_E_27, ALURES_E_26, ALURES_E_25, ALURES_E_24, ALURES_E_23, ALURES_E_22, ALURES_E_21, ALURES_E_20, ALURES_E_19, ALURES_E_18, ALURES_E_17, ALURES_E_16, ALURES_E_15, ALURES_E_14, ALURES_E_13, ALURES_E_12, ALURES_E_11, ALURES_E_10, ALURES_E_9, ALURES_E_8, ALURES_E_7, ALURES_E_6, ALURES_E_5, ALURES_E_4, ALURES_E_3, ALURES_E_2, ALURES_E_1, ALURES_E_0 };
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = RESET_D2_R_N ? { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } : 32'd0;
  function [31:0] _135_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _135_ = b[31:0];
      4'b??1?:
        _135_ = b[63:32];
      4'b?1??:
        _135_ = b[95:64];
      4'b1???:
        _135_ = b[127:96];
      default:
        _135_ = a;
    endcase
  endfunction
  assign { REGCWB_P_31, REGCWB_P_30, REGCWB_P_29, REGCWB_P_28, REGCWB_P_27, REGCWB_P_26, REGCWB_P_25, REGCWB_P_24, REGCWB_P_23, REGCWB_P_22, REGCWB_P_21, REGCWB_P_20, REGCWB_P_19, REGCWB_P_18, REGCWB_P_17, REGCWB_P_16, REGCWB_P_15, REGCWB_P_14, REGCWB_P_13, REGCWB_P_12, REGCWB_P_11, REGCWB_P_10, REGCWB_P_9, REGCWB_P_8, REGCWB_P_7, REGCWB_P_6, REGCWB_P_5, REGCWB_P_4, REGCWB_P_3, REGCWB_P_2, REGCWB_P_1, REGCWB_P_0 } = _135_(32'hxxxxxxxx, { 32'h00000000, RDBUSINM_31, RDBUSINM_30, RDBUSINM_29, RDBUSINM_28, RDBUSINM_27, RDBUSINM_26, RDBUSINM_25, RDBUSINM_24, RDBUSINM_23, RDBUSINM_22, RDBUSINM_21, RDBUSINM_20, RDBUSINM_19, RDBUSINM_18, RDBUSINM_17, RDBUSINM_16, RDBUSINM_15, RDBUSINM_14, RDBUSINM_13, RDBUSINM_12, RDBUSINM_11, RDBUSINM_10, RDBUSINM_9, RDBUSINM_8, RDBUSINM_7, RDBUSINM_6, RDBUSINM_5, RDBUSINM_4, RDBUSINM_3, RDBUSINM_2, RDBUSINM_1, RDBUSINM_0, REGC_W_R_31, REGC_W_R_30, REGC_W_R_29, REGC_W_R_28, REGC_W_R_27, REGC_W_R_26, REGC_W_R_25, REGC_W_R_24, REGC_W_R_23, REGC_W_R_22, REGC_W_R_21, REGC_W_R_20, REGC_W_R_19, REGC_W_R_18, REGC_W_R_17, REGC_W_R_16, REGC_W_R_15, REGC_W_R_14, REGC_W_R_13, REGC_W_R_12, REGC_W_R_11, REGC_W_R_10, REGC_W_R_9, REGC_W_R_8, REGC_W_R_7, REGC_W_R_6, REGC_W_R_5, REGC_W_R_4, REGC_W_R_3, REGC_W_R_2, REGC_W_R_1, REGC_W_R_0, AluregM_R_31, AluregM_R_30, AluregM_R_29, AluregM_R_28, AluregM_R_27, AluregM_R_26, AluregM_R_25, AluregM_R_24, AluregM_R_23, AluregM_R_22, AluregM_R_21, AluregM_R_20, AluregM_R_19, AluregM_R_18, AluregM_R_17, AluregM_R_16, AluregM_R_15, AluregM_R_14, AluregM_R_13, AluregM_R_12, AluregM_R_11, AluregM_R_10, AluregM_R_9, AluregM_R_8, AluregM_R_7, AluregM_R_6, AluregM_R_5, AluregM_R_4, AluregM_R_3, AluregM_R_2, AluregM_R_1, AluregM_R_0 }, { _067_, _066_, _065_, _064_ });
  assign _064_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h8;
  assign _065_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h2;
  assign _066_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h4;
  assign _067_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h1;
  function [31:0] _140_;
    input [31:0] a;
    input [255:0] b;
    input [7:0] s;
    casez (s) // synopsys parallel_case
      8'b???????1:
        _140_ = b[31:0];
      8'b??????1?:
        _140_ = b[63:32];
      8'b?????1??:
        _140_ = b[95:64];
      8'b????1???:
        _140_ = b[127:96];
      8'b???1????:
        _140_ = b[159:128];
      8'b??1?????:
        _140_ = b[191:160];
      8'b?1??????:
        _140_ = b[223:192];
      8'b1???????:
        _140_ = b[255:224];
      default:
        _140_ = a;
    endcase
  endfunction
  assign { REGBIEX_P_31, REGBIEX_P_30, REGBIEX_P_29, REGBIEX_P_28, REGBIEX_P_27, REGBIEX_P_26, REGBIEX_P_25, REGBIEX_P_24, REGBIEX_P_23, REGBIEX_P_22, REGBIEX_P_21, REGBIEX_P_20, REGBIEX_P_19, REGBIEX_P_18, REGBIEX_P_17, REGBIEX_P_16, REGBIEX_P_15, REGBIEX_P_14, REGBIEX_P_13, REGBIEX_P_12, REGBIEX_P_11, REGBIEX_P_10, REGBIEX_P_9, REGBIEX_P_8, REGBIEX_P_7, REGBIEX_P_6, REGBIEX_P_5, REGBIEX_P_4, REGBIEX_P_3, REGBIEX_P_2, REGBIEX_P_1, REGBIEX_P_0 } = _140_(32'hxxxxxxxx, { IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_16, IMMED_S_15, IMMED_S_14, IMMED_S_13, IMMED_S_12, IMMED_S_11, IMMED_S_10, IMMED_S_9, IMMED_S_8, IMMED_S_7, IMMED_S_6, IMMED_S_5, IMMED_S_4, IMMED_S_3, IMMED_S_2, IMMED_S_1, IMMED_S_0, ALURES_E_31, ALURES_E_30, ALURES_E_29, ALURES_E_28, ALURES_E_27, ALURES_E_26, ALURES_E_25, ALURES_E_24, ALURES_E_23, ALURES_E_22, ALURES_E_21, ALURES_E_20, ALURES_E_19, ALURES_E_18, ALURES_E_17, ALURES_E_16, ALURES_E_15, ALURES_E_14, ALURES_E_13, ALURES_E_12, ALURES_E_11, ALURES_E_10, ALURES_E_9, ALURES_E_8, ALURES_E_7, ALURES_E_6, ALURES_E_5, ALURES_E_4, ALURES_E_3, ALURES_E_2, ALURES_E_1, ALURES_E_0, AluregM_R_31, AluregM_R_30, AluregM_R_29, AluregM_R_28, AluregM_R_27, AluregM_R_26, AluregM_R_25, AluregM_R_24, AluregM_R_23, AluregM_R_22, AluregM_R_21, AluregM_R_20, AluregM_R_19, AluregM_R_18, AluregM_R_17, AluregM_R_16, AluregM_R_15, AluregM_R_14, AluregM_R_13, AluregM_R_12, AluregM_R_11, AluregM_R_10, AluregM_R_9, AluregM_R_8, AluregM_R_7, AluregM_R_6, AluregM_R_5, AluregM_R_4, AluregM_R_3, AluregM_R_2, AluregM_R_1, AluregM_R_0, CINBI_E_R_31, CINBI_E_R_30, CINBI_E_R_29, CINBI_E_R_28, CINBI_E_R_27, CINBI_E_R_26, CINBI_E_R_25, CINBI_E_R_24, CINBI_E_R_23, CINBI_E_R_22, CINBI_E_R_21, CINBI_E_R_20, CINBI_E_R_19, CINBI_E_R_18, CINBI_E_R_17, CINBI_E_R_16, CINBI_E_R_15, CINBI_E_R_14, CINBI_E_R_13, CINBI_E_R_12, CINBI_E_R_11, CINBI_E_R_10, CINBI_E_R_9, CINBI_E_R_8, CINBI_E_R_7, CINBI_E_R_6, CINBI_E_R_5, CINBI_E_R_4, CINBI_E_R_3, CINBI_E_R_2, CINBI_E_R_1, CINBI_E_R_0, RDBUSINM_31, RDBUSINM_30, RDBUSINM_29, RDBUSINM_28, RDBUSINM_27, RDBUSINM_26, RDBUSINM_25, RDBUSINM_24, RDBUSINM_23, RDBUSINM_22, RDBUSINM_21, RDBUSINM_20, RDBUSINM_19, RDBUSINM_18, RDBUSINM_17, RDBUSINM_16, RDBUSINM_15, RDBUSINM_14, RDBUSINM_13, RDBUSINM_12, RDBUSINM_11, RDBUSINM_10, RDBUSINM_9, RDBUSINM_8, RDBUSINM_7, RDBUSINM_6, RDBUSINM_5, RDBUSINM_4, RDBUSINM_3, RDBUSINM_2, RDBUSINM_1, RDBUSINM_0, REGC_W_R_31, REGC_W_R_30, REGC_W_R_29, REGC_W_R_28, REGC_W_R_27, REGC_W_R_26, REGC_W_R_25, REGC_W_R_24, REGC_W_R_23, REGC_W_R_22, REGC_W_R_21, REGC_W_R_20, REGC_W_R_19, REGC_W_R_18, REGC_W_R_17, REGC_W_R_16, REGC_W_R_15, REGC_W_R_14, REGC_W_R_13, REGC_W_R_12, REGC_W_R_11, REGC_W_R_10, REGC_W_R_9, REGC_W_R_8, REGC_W_R_7, REGC_W_R_6, REGC_W_R_5, REGC_W_R_4, REGC_W_R_3, REGC_W_R_2, REGC_W_R_1, REGC_W_R_0, REGB_S_31, REGB_S_30, REGB_S_29, REGB_S_28, REGB_S_27, REGB_S_26, REGB_S_25, REGB_S_24, REGB_S_23, REGB_S_22, REGB_S_21, REGB_S_20, REGB_S_19, REGB_S_18, REGB_S_17, REGB_S_16, REGB_S_15, REGB_S_14, REGB_S_13, REGB_S_12, REGB_S_11, REGB_S_10, REGB_S_9, REGB_S_8, REGB_S_7, REGB_S_6, REGB_S_5, REGB_S_4, REGB_S_3, REGB_S_2, REGB_S_1, REGB_S_0, 32'h00000000 }, { _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_ });
  assign _068_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h080;
  assign _069_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h001;
  assign _070_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h010;
  assign _071_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h004;
  assign _072_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h040;
  assign _073_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h008;
  assign _074_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h002;
  assign _075_ = { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } == 9'h020;
  function [31:0] _149_;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _149_ = b[31:0];
      7'b?????1?:
        _149_ = b[63:32];
      7'b????1??:
        _149_ = b[95:64];
      7'b???1???:
        _149_ = b[127:96];
      7'b??1????:
        _149_ = b[159:128];
      7'b?1?????:
        _149_ = b[191:160];
      7'b1??????:
        _149_ = b[223:192];
      default:
        _149_ = a;
    endcase
  endfunction
  assign { REGBREX_P_31, REGBREX_P_30, REGBREX_P_29, REGBREX_P_28, REGBREX_P_27, REGBREX_P_26, REGBREX_P_25, REGBREX_P_24, REGBREX_P_23, REGBREX_P_22, REGBREX_P_21, REGBREX_P_20, REGBREX_P_19, REGBREX_P_18, REGBREX_P_17, REGBREX_P_16, REGBREX_P_15, REGBREX_P_14, REGBREX_P_13, REGBREX_P_12, REGBREX_P_11, REGBREX_P_10, REGBREX_P_9, REGBREX_P_8, REGBREX_P_7, REGBREX_P_6, REGBREX_P_5, REGBREX_P_4, REGBREX_P_3, REGBREX_P_2, REGBREX_P_1, REGBREX_P_0 } = _149_(32'hxxxxxxxx, { ALURES_E_31, ALURES_E_30, ALURES_E_29, ALURES_E_28, ALURES_E_27, ALURES_E_26, ALURES_E_25, ALURES_E_24, ALURES_E_23, ALURES_E_22, ALURES_E_21, ALURES_E_20, ALURES_E_19, ALURES_E_18, ALURES_E_17, ALURES_E_16, ALURES_E_15, ALURES_E_14, ALURES_E_13, ALURES_E_12, ALURES_E_11, ALURES_E_10, ALURES_E_9, ALURES_E_8, ALURES_E_7, ALURES_E_6, ALURES_E_5, ALURES_E_4, ALURES_E_3, ALURES_E_2, ALURES_E_1, ALURES_E_0, AluregM_R_31, AluregM_R_30, AluregM_R_29, AluregM_R_28, AluregM_R_27, AluregM_R_26, AluregM_R_25, AluregM_R_24, AluregM_R_23, AluregM_R_22, AluregM_R_21, AluregM_R_20, AluregM_R_19, AluregM_R_18, AluregM_R_17, AluregM_R_16, AluregM_R_15, AluregM_R_14, AluregM_R_13, AluregM_R_12, AluregM_R_11, AluregM_R_10, AluregM_R_9, AluregM_R_8, AluregM_R_7, AluregM_R_6, AluregM_R_5, AluregM_R_4, AluregM_R_3, AluregM_R_2, AluregM_R_1, AluregM_R_0, REGBR_E_R_31, REGBR_E_R_30, REGBR_E_R_29, REGBR_E_R_28, REGBR_E_R_27, REGBR_E_R_26, REGBR_E_R_25, REGBR_E_R_24, REGBR_E_R_23, REGBR_E_R_22, REGBR_E_R_21, REGBR_E_R_20, REGBR_E_R_19, REGBR_E_R_18, REGBR_E_R_17, REGBR_E_R_16, REGBR_E_R_15, REGBR_E_R_14, REGBR_E_R_13, REGBR_E_R_12, REGBR_E_R_11, REGBR_E_R_10, REGBR_E_R_9, REGBR_E_R_8, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0, RDBUSINM_31, RDBUSINM_30, RDBUSINM_29, RDBUSINM_28, RDBUSINM_27, RDBUSINM_26, RDBUSINM_25, RDBUSINM_24, RDBUSINM_23, RDBUSINM_22, RDBUSINM_21, RDBUSINM_20, RDBUSINM_19, RDBUSINM_18, RDBUSINM_17, RDBUSINM_16, RDBUSINM_15, RDBUSINM_14, RDBUSINM_13, RDBUSINM_12, RDBUSINM_11, RDBUSINM_10, RDBUSINM_9, RDBUSINM_8, RDBUSINM_7, RDBUSINM_6, RDBUSINM_5, RDBUSINM_4, RDBUSINM_3, RDBUSINM_2, RDBUSINM_1, RDBUSINM_0, REGC_W_R_31, REGC_W_R_30, REGC_W_R_29, REGC_W_R_28, REGC_W_R_27, REGC_W_R_26, REGC_W_R_25, REGC_W_R_24, REGC_W_R_23, REGC_W_R_22, REGC_W_R_21, REGC_W_R_20, REGC_W_R_19, REGC_W_R_18, REGC_W_R_17, REGC_W_R_16, REGC_W_R_15, REGC_W_R_14, REGC_W_R_13, REGC_W_R_12, REGC_W_R_11, REGC_W_R_10, REGC_W_R_9, REGC_W_R_8, REGC_W_R_7, REGC_W_R_6, REGC_W_R_5, REGC_W_R_4, REGC_W_R_3, REGC_W_R_2, REGC_W_R_1, REGC_W_R_0, REGB_S_31, REGB_S_30, REGB_S_29, REGB_S_28, REGB_S_27, REGB_S_26, REGB_S_25, REGB_S_24, REGB_S_23, REGB_S_22, REGB_S_21, REGB_S_20, REGB_S_19, REGB_S_18, REGB_S_17, REGB_S_16, REGB_S_15, REGB_S_14, REGB_S_13, REGB_S_12, REGB_S_11, REGB_S_10, REGB_S_9, REGB_S_8, REGB_S_7, REGB_S_6, REGB_S_5, REGB_S_4, REGB_S_3, REGB_S_2, REGB_S_1, REGB_S_0, 32'h00000000 }, { _082_, _081_, _080_, _079_, _078_, _077_, _076_ });
  assign _076_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h40;
  assign _077_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h01;
  assign _078_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h10;
  assign _079_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h04;
  assign _080_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h20;
  assign _081_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h08;
  assign _082_ = { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } == 8'h02;
  function [31:0] _157_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _157_ = b[31:0];
      9'b???????1?:
        _157_ = b[63:32];
      9'b??????1??:
        _157_ = b[95:64];
      9'b?????1???:
        _157_ = b[127:96];
      9'b????1????:
        _157_ = b[159:128];
      9'b???1?????:
        _157_ = b[191:160];
      9'b??1??????:
        _157_ = b[223:192];
      9'b?1???????:
        _157_ = b[255:224];
      9'b1????????:
        _157_ = b[287:256];
      default:
        _157_ = a;
    endcase
  endfunction
  assign { REGAEX_P_31, REGAEX_P_30, REGAEX_P_29, REGAEX_P_28, REGAEX_P_27, REGAEX_P_26, REGAEX_P_25, REGAEX_P_24, REGAEX_P_23, REGAEX_P_22, REGAEX_P_21, REGAEX_P_20, REGAEX_P_19, REGAEX_P_18, REGAEX_P_17, REGAEX_P_16, REGAEX_P_15, REGAEX_P_14, REGAEX_P_13, REGAEX_P_12, REGAEX_P_11, REGAEX_P_10, REGAEX_P_9, REGAEX_P_8, REGAEX_P_7, REGAEX_P_6, REGAEX_P_5, REGAEX_P_4, REGAEX_P_3, REGAEX_P_2, REGAEX_P_1, REGAEX_P_0 } = _157_(32'hxxxxxxxx, { 27'h0000000, IMMED_S_10, IMMED_S_9, IMMED_S_8, IMMED_S_7, IMMED_S_6, ALURES_E_31, ALURES_E_30, ALURES_E_29, ALURES_E_28, ALURES_E_27, ALURES_E_26, ALURES_E_25, ALURES_E_24, ALURES_E_23, ALURES_E_22, ALURES_E_21, ALURES_E_20, ALURES_E_19, ALURES_E_18, ALURES_E_17, ALURES_E_16, ALURES_E_15, ALURES_E_14, ALURES_E_13, ALURES_E_12, ALURES_E_11, ALURES_E_10, ALURES_E_9, ALURES_E_8, ALURES_E_7, ALURES_E_6, ALURES_E_5, ALURES_E_4, ALURES_E_3, ALURES_E_2, ALURES_E_1, ALURES_E_0, AluregM_R_31, AluregM_R_30, AluregM_R_29, AluregM_R_28, AluregM_R_27, AluregM_R_26, AluregM_R_25, AluregM_R_24, AluregM_R_23, AluregM_R_22, AluregM_R_21, AluregM_R_20, AluregM_R_19, AluregM_R_18, AluregM_R_17, AluregM_R_16, AluregM_R_15, AluregM_R_14, AluregM_R_13, AluregM_R_12, AluregM_R_11, AluregM_R_10, AluregM_R_9, AluregM_R_8, AluregM_R_7, AluregM_R_6, AluregM_R_5, AluregM_R_4, AluregM_R_3, AluregM_R_2, AluregM_R_1, AluregM_R_0, CINA_E_R_31, CINA_E_R_30, CINA_E_R_29, CINA_E_R_28, CINA_E_R_27, CINA_E_R_26, CINA_E_R_25, CINA_E_R_24, CINA_E_R_23, CINA_E_R_22, CINA_E_R_21, CINA_E_R_20, CINA_E_R_19, CINA_E_R_18, CINA_E_R_17, CINA_E_R_16, CINA_E_R_15, CINA_E_R_14, CINA_E_R_13, CINA_E_R_12, CINA_E_R_11, CINA_E_R_10, CINA_E_R_9, CINA_E_R_8, CINA_E_R_7, CINA_E_R_6, CINA_E_R_5, CINA_E_R_4, CINA_E_R_3, CINA_E_R_2, CINA_E_R_1, CINA_E_R_0, RDBUSINM_31, RDBUSINM_30, RDBUSINM_29, RDBUSINM_28, RDBUSINM_27, RDBUSINM_26, RDBUSINM_25, RDBUSINM_24, RDBUSINM_23, RDBUSINM_22, RDBUSINM_21, RDBUSINM_20, RDBUSINM_19, RDBUSINM_18, RDBUSINM_17, RDBUSINM_16, RDBUSINM_15, RDBUSINM_14, RDBUSINM_13, RDBUSINM_12, RDBUSINM_11, RDBUSINM_10, RDBUSINM_9, RDBUSINM_8, RDBUSINM_7, RDBUSINM_6, RDBUSINM_5, RDBUSINM_4, RDBUSINM_3, RDBUSINM_2, RDBUSINM_1, RDBUSINM_0, REGC_W_R_31, REGC_W_R_30, REGC_W_R_29, REGC_W_R_28, REGC_W_R_27, REGC_W_R_26, REGC_W_R_25, REGC_W_R_24, REGC_W_R_23, REGC_W_R_22, REGC_W_R_21, REGC_W_R_20, REGC_W_R_19, REGC_W_R_18, REGC_W_R_17, REGC_W_R_16, REGC_W_R_15, REGC_W_R_14, REGC_W_R_13, REGC_W_R_12, REGC_W_R_11, REGC_W_R_10, REGC_W_R_9, REGC_W_R_8, REGC_W_R_7, REGC_W_R_6, REGC_W_R_5, REGC_W_R_4, REGC_W_R_3, REGC_W_R_2, REGC_W_R_1, REGC_W_R_0, CP0_PCREL_S_31, CP0_PCREL_S_30, CP0_PCREL_S_29, CP0_PCREL_S_28, CP0_PCREL_S_27, CP0_PCREL_S_26, CP0_PCREL_S_25, CP0_PCREL_S_24, CP0_PCREL_S_23, CP0_PCREL_S_22, CP0_PCREL_S_21, CP0_PCREL_S_20, CP0_PCREL_S_19, CP0_PCREL_S_18, CP0_PCREL_S_17, CP0_PCREL_S_16, CP0_PCREL_S_15, CP0_PCREL_S_14, CP0_PCREL_S_13, CP0_PCREL_S_12, CP0_PCREL_S_11, CP0_PCREL_S_10, CP0_PCREL_S_9, CP0_PCREL_S_8, CP0_PCREL_S_7, CP0_PCREL_S_6, CP0_PCREL_S_5, CP0_PCREL_S_4, CP0_PCREL_S_3, CP0_PCREL_S_2, CP0_PCREL_S_1, CP0_PCREL_S_0, REGA_S_31, REGA_S_30, REGA_S_29, REGA_S_28, REGA_S_27, REGA_S_26, REGA_S_25, REGA_S_24, REGA_S_23, REGA_S_22, REGA_S_21, REGA_S_20, REGA_S_19, REGA_S_18, REGA_S_17, REGA_S_16, REGA_S_15, REGA_S_14, REGA_S_13, REGA_S_12, REGA_S_11, REGA_S_10, REGA_S_9, REGA_S_8, REGA_S_7, REGA_S_6, REGA_S_5, REGA_S_4, REGA_S_3, REGA_S_2, REGA_S_1, REGA_S_0, 32'h00000000 }, { _091_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_ });
  assign _083_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h100;
  assign _084_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h040;
  assign _085_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h001;
  assign _086_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h010;
  assign _087_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h004;
  assign _088_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h080;
  assign _089_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h008;
  assign _090_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h002;
  assign _091_ = { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } == 9'h020;
  assign _092_ = | { _118_, _117_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _124_, _123_, _122_, _121_, _120_, _119_, _116_, _105_, _094_, _093_ };
  assign { _118_, _117_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _124_, _123_, _122_, _121_, _120_, _119_, _116_, _105_, _094_, _093_ } = { CINA_E_R_31, CINA_E_R_30, CINA_E_R_29, CINA_E_R_28, CINA_E_R_27, CINA_E_R_26, CINA_E_R_25, CINA_E_R_24, CINA_E_R_23, CINA_E_R_22, CINA_E_R_21, CINA_E_R_20, CINA_E_R_19, CINA_E_R_18, CINA_E_R_17, CINA_E_R_16, CINA_E_R_15, CINA_E_R_14, CINA_E_R_13, CINA_E_R_12, CINA_E_R_11, CINA_E_R_10, CINA_E_R_9, CINA_E_R_8, CINA_E_R_7, CINA_E_R_6, CINA_E_R_5, CINA_E_R_4, CINA_E_R_3, CINA_E_R_2, CINA_E_R_1, CINA_E_R_0 } ^ { CINBI_E_R_31, CINBI_E_R_30, CINBI_E_R_29, CINBI_E_R_28, CINBI_E_R_27, CINBI_E_R_26, CINBI_E_R_25, CINBI_E_R_24, CINBI_E_R_23, CINBI_E_R_22, CINBI_E_R_21, CINBI_E_R_20, CINBI_E_R_19, CINBI_E_R_18, CINBI_E_R_17, CINBI_E_R_16, CINBI_E_R_15, CINBI_E_R_14, CINBI_E_R_13, CINBI_E_R_12, CINBI_E_R_11, CINBI_E_R_10, CINBI_E_R_9, CINBI_E_R_8, CINBI_E_R_7, CINBI_E_R_6, CINBI_E_R_5, CINBI_E_R_4, CINBI_E_R_3, CINBI_E_R_2, CINBI_E_R_1, CINBI_E_R_0 };
  assign REGBI_E_R_0 = CINBI_E_R_0;
  assign REGBI_E_R_1 = CINBI_E_R_1;
  assign REGBI_E_R_2 = CINBI_E_R_2;
  assign REGBI_E_R_3 = CINBI_E_R_3;
  assign REGBI_E_R_4 = CINBI_E_R_4;
  assign REGBI_E_R_5 = CINBI_E_R_5;
  assign REGBI_E_R_6 = CINBI_E_R_6;
  assign REGBI_E_R_7 = CINBI_E_R_7;
  assign REGBI_E_R_8 = CINBI_E_R_8;
  assign REGBI_E_R_9 = CINBI_E_R_9;
  assign REGBI_E_R_10 = CINBI_E_R_10;
  assign REGBI_E_R_11 = CINBI_E_R_11;
  assign REGBI_E_R_12 = CINBI_E_R_12;
  assign REGBI_E_R_13 = CINBI_E_R_13;
  assign REGBI_E_R_14 = CINBI_E_R_14;
  assign REGBI_E_R_15 = CINBI_E_R_15;
  assign REGBI_E_R_16 = CINBI_E_R_16;
  assign REGBI_E_R_17 = CINBI_E_R_17;
  assign REGBI_E_R_18 = CINBI_E_R_18;
  assign REGBI_E_R_19 = CINBI_E_R_19;
  assign REGBI_E_R_20 = CINBI_E_R_20;
  assign REGBI_E_R_21 = CINBI_E_R_21;
  assign REGBI_E_R_22 = CINBI_E_R_22;
  assign REGBI_E_R_23 = CINBI_E_R_23;
  assign REGBI_E_R_24 = CINBI_E_R_24;
  assign REGBI_E_R_25 = CINBI_E_R_25;
  assign REGBI_E_R_26 = CINBI_E_R_26;
  assign REGBI_E_R_27 = CINBI_E_R_27;
  assign REGBI_E_R_28 = CINBI_E_R_28;
  assign REGBI_E_R_29 = CINBI_E_R_29;
  assign REGBI_E_R_30 = CINBI_E_R_30;
  assign REGBI_E_R_31 = CINBI_E_R_31;
  assign REGA_E_R_0 = CINA_E_R_0;
  assign REGA_E_R_1 = CINA_E_R_1;
  assign REGA_E_R_2 = CINA_E_R_2;
  assign REGA_E_R_3 = CINA_E_R_3;
  assign REGA_E_R_4 = CINA_E_R_4;
  assign REGA_E_R_5 = CINA_E_R_5;
  assign REGA_E_R_6 = CINA_E_R_6;
  assign REGA_E_R_7 = CINA_E_R_7;
  assign REGA_E_R_8 = CINA_E_R_8;
  assign REGA_E_R_9 = CINA_E_R_9;
  assign REGA_E_R_10 = CINA_E_R_10;
  assign REGA_E_R_11 = CINA_E_R_11;
  assign REGA_E_R_12 = CINA_E_R_12;
  assign REGA_E_R_13 = CINA_E_R_13;
  assign REGA_E_R_14 = CINA_E_R_14;
  assign REGA_E_R_15 = CINA_E_R_15;
  assign REGA_E_R_16 = CINA_E_R_16;
  assign REGA_E_R_17 = CINA_E_R_17;
  assign REGA_E_R_18 = CINA_E_R_18;
  assign REGA_E_R_19 = CINA_E_R_19;
  assign REGA_E_R_20 = CINA_E_R_20;
  assign REGA_E_R_21 = CINA_E_R_21;
  assign REGA_E_R_22 = CINA_E_R_22;
  assign REGA_E_R_23 = CINA_E_R_23;
  assign REGA_E_R_24 = CINA_E_R_24;
  assign REGA_E_R_25 = CINA_E_R_25;
  assign REGA_E_R_26 = CINA_E_R_26;
  assign REGA_E_R_27 = CINA_E_R_27;
  assign REGA_E_R_28 = CINA_E_R_28;
  assign REGA_E_R_29 = CINA_E_R_29;
  assign REGA_E_R_30 = CINA_E_R_30;
  assign REGA_E_R_31 = CINA_E_R_31;
endmodule
