/* Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM570T100) Path("F:/THESIS/FPGA/fpga/CPLD/") File("test.pof") MfrSpec(OpMask(23) SEC_Device(EPM570T100) Child_OpMask(2 23 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
