
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Oct  6 14:17:31 2023
| Design       : ov5640_lcd_yuv
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                  
*****************************************************************************************************************************************************************
                                                                                 Clock   Non-clock                                                               
 Clock                    Period       Waveform            Type                  Loads       Loads  Sources                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared                176           5  {sys_clk}                                                    
   ui_clk                 10.0000      {0.0000 5.0000}     Generated (sys_clk)    3449           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk         10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 cam_pclk                 20.0000      {0.0000 10.0000}    Declared                139           0  {cam_pclk}                                                   
=================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    165.7001 MHz        20.0000         6.0350         13.965
 cam_pclk                   50.0000 MHz    168.6056 MHz        20.0000         5.9310         14.069
 ui_clk                    100.0000 MHz    139.6843 MHz        10.0000         7.1590          2.841
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.965       0.000              0            547
 cam_pclk               cam_pclk                    14.069       0.000              0            418
 ui_clk                 cam_pclk                     5.267       0.000              0             11
 ui_clk                 ui_clk                       2.841       0.000              0          12677
 cam_pclk               ui_clk                       1.592       0.000              0             12
 ioclk1                 ioclk1                       1.698       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.260       0.000              0            547
 cam_pclk               cam_pclk                     0.313       0.000              0            418
 ui_clk                 cam_pclk                     1.324       0.000              0             11
 ui_clk                 ui_clk                       0.259       0.000              0          12677
 cam_pclk               ui_clk                       0.339       0.000              0             12
 ioclk1                 ioclk1                       0.444       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.732       0.000              0             62
 cam_pclk               cam_pclk                     3.263       0.000              0             49
 ui_clk                 cam_pclk                     2.449       0.000              0             35
 ui_clk                 ui_clk                       5.993       0.000              0           1784
 cam_pclk               ui_clk                      -5.169    -211.087             44             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.637       0.000              0             62
 cam_pclk               cam_pclk                     6.577       0.000              0             49
 ui_clk                 cam_pclk                     3.533       0.000              0             35
 ui_clk                 ui_clk                       0.649       0.000              0           1784
 cam_pclk               ui_clk                       3.174       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            176
 cam_pclk                                            8.862       0.000              0            139
 ui_clk                                              3.100       0.000              0           3449
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.762       0.000              0            547
 cam_pclk               cam_pclk                    15.914       0.000              0            418
 ui_clk                 cam_pclk                     7.421       0.000              0             11
 ui_clk                 ui_clk                       4.956       0.000              0          12677
 cam_pclk               ui_clk                       4.067       0.000              0             12
 ioclk1                 ioclk1                       1.836       0.000              0             48
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.256       0.000              0            547
 cam_pclk               cam_pclk                     0.252       0.000              0            418
 ui_clk                 cam_pclk                     0.796       0.000              0             11
 ui_clk                 ui_clk                       0.251       0.000              0          12677
 cam_pclk               ui_clk                       0.769       0.000              0             12
 ioclk1                 ioclk1                       0.380       0.000              0             48
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.363       0.000              0             62
 cam_pclk               cam_pclk                     8.494       0.000              0             49
 ui_clk                 cam_pclk                     5.424       0.000              0             35
 ui_clk                 ui_clk                       7.253       0.000              0           1784
 cam_pclk               ui_clk                      -0.708     -18.999             40             54
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.509       0.000              0             62
 cam_pclk               cam_pclk                     4.475       0.000              0             49
 ui_clk                 cam_pclk                     2.272       0.000              0             35
 ui_clk                 ui_clk                       0.501       0.000              0           1784
 cam_pclk               ui_clk                       2.681       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            176
 cam_pclk                                            9.090       0.000              0            139
 ui_clk                                              3.480       0.000              0           3449
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  4.019
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.692       3.116         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.468       3.584 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.435       4.019         lcd_clk          
 CLMA_114_132/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMA_114_132/Q0                   tco                   0.289       4.308 r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.790       5.098         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.474       5.572 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.572         u_lcd_rgb_top/u_lcd_driver/_N4654
 CLMA_102_117/Y2                   td                    0.271       5.843 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Y0
                                   net (fanout=2)        0.438       6.281         u_lcd_rgb_top/u_lcd_driver/N132 [3]
                                   td                    0.474       6.755 f       u_lcd_rgb_top/u_lcd_driver/N140_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.755         u_lcd_rgb_top/u_lcd_driver/_N5363
 CLMA_110_116/Y3                   td                    0.501       7.256 r       u_lcd_rgb_top/u_lcd_driver/N140_2_3/gateop_A2/Y1
                                   net (fanout=1)        0.872       8.128         u_lcd_rgb_top/u_lcd_driver/N140 [5]
 CLMA_114_116/COUT                 td                    0.502       8.630 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.630         u_lcd_rgb_top/u_lcd_driver/N141.co [6]
 CLMA_114_120/Y1                   td                    0.498       9.128 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.588       9.716         u_lcd_rgb_top/u_lcd_driver/N141
 CLMS_110_133/D1                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.716         Logic Levels: 4  
                                                                                   Logic: 3.009ns(52.817%), Route: 2.688ns(47.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.445      22.484         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.337      22.821 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.359      23.180         lcd_clk          
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.763      23.943                          
 clock uncertainty                                      -0.050      23.893                          

 Setup time                                             -0.212      23.681                          

 Data required time                                                 23.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.681                          
 Data arrival time                                                   9.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.692       3.116         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.468       3.584 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.254       3.838         lcd_clk          
 CLMA_118_124/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK

 CLMA_118_124/Q2                   tco                   0.290       4.128 r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.550       4.678         u_lcd_rgb_top/u_lcd_driver/h_sync [3]
                                   td                    0.474       5.152 f       u_lcd_rgb_top/u_lcd_driver/N46_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.152         u_lcd_rgb_top/u_lcd_driver/_N4800
 CLMS_110_129/Y3                   td                    0.501       5.653 r       u_lcd_rgb_top/u_lcd_driver/N46_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.906       6.559         u_lcd_rgb_top/u_lcd_driver/N46 [3]
                                   td                    0.234       6.793 f       u_lcd_rgb_top/u_lcd_driver/N50_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.793         u_lcd_rgb_top/u_lcd_driver/_N4315
 CLMA_110_132/Y2                   td                    0.271       7.064 r       u_lcd_rgb_top/u_lcd_driver/N50_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.953       8.017         u_lcd_rgb_top/u_lcd_driver/N50 [5]
 CLMA_118_132/COUT                 td                    0.502       8.519 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.519         u_lcd_rgb_top/u_lcd_driver/N51.co [6]
 CLMA_118_136/Y1                   td                    0.498       9.017 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.454       9.471         u_lcd_rgb_top/u_lcd_driver/N51
 CLMS_110_133/D3                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.471         Logic Levels: 4  
                                                                                   Logic: 2.770ns(49.175%), Route: 2.863ns(50.825%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.445      22.484         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.337      22.821 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.359      23.180         lcd_clk          
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.763      23.943                          
 clock uncertainty                                      -0.050      23.893                          

 Setup time                                             -0.377      23.516                          

 Data required time                                                 23.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.516                          
 Data arrival time                                                   9.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  4.019
  Clock Pessimism Removal :  0.763

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.692       3.116         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.468       3.584 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.435       4.019         lcd_clk          
 CLMA_114_132/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMA_114_132/Q0                   tco                   0.289       4.308 r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.790       5.098         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.474       5.572 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.572         u_lcd_rgb_top/u_lcd_driver/_N4654
 CLMA_102_117/COUT                 td                    0.058       5.630 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.630         u_lcd_rgb_top/u_lcd_driver/_N4656
 CLMA_102_121/Y0                   td                    0.269       5.899 r       u_lcd_rgb_top/u_lcd_driver/N132_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.406       6.305         u_lcd_rgb_top/u_lcd_driver/N132 [5]
 CLMA_102_116/COUT                 td                    0.348       6.653 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.653         u_lcd_rgb_top/u_lcd_driver/N134_1.co [4]
 CLMA_102_120/Y1                   td                    0.498       7.151 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.629       7.780         u_lcd_rgb_top/u_lcd_driver/N134 [7]
 CLMS_114_117/COUT                 td                    0.507       8.287 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.287         u_lcd_rgb_top/u_lcd_driver/N135.co [6]
 CLMS_114_121/Y1                   td                    0.498       8.785 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.596       9.381         u_lcd_rgb_top/u_lcd_driver/N135
 CLMS_110_133/D4                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.381         Logic Levels: 6  
                                                                                   Logic: 2.941ns(54.849%), Route: 2.421ns(45.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.445      22.484         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.337      22.821 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.359      23.180         lcd_clk          
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.763      23.943                          
 clock uncertainty                                      -0.050      23.893                          

 Setup time                                             -0.120      23.773                          

 Data required time                                                 23.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.773                          
 Data arrival time                                                   9.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/CLK
Endpoint    : u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.518  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.458       2.497         nt_sys_clk       
 CLMA_118_140/CLK                                                          r       u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/CLK

 CLMA_118_140/Q2                   tco                   0.224       2.721 f       u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/Q
                                   net (fanout=11)       0.334       3.055         u_lcd_rgb_top/u_rd_id/rd_flag
 CLMA_122_140/CE                                                           f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.055         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.143%), Route: 0.334ns(59.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       2.121       3.545         nt_sys_clk       
 CLMA_122_140/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.530       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                              -0.220       2.795                          

 Data required time                                                  2.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.795                          
 Data arrival time                                                   3.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/CLK
Endpoint    : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.518  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.458       2.497         nt_sys_clk       
 CLMA_118_140/CLK                                                          r       u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/CLK

 CLMA_118_140/Q2                   tco                   0.224       2.721 f       u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/Q
                                   net (fanout=11)       0.334       3.055         u_lcd_rgb_top/u_rd_id/rd_flag
 CLMA_122_140/CE                                                           f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.055         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.143%), Route: 0.334ns(59.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       2.121       3.545         nt_sys_clk       
 CLMA_122_140/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.530       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                              -0.220       2.795                          

 Data required time                                                  2.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.795                          
 Data arrival time                                                   3.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/CLK
Endpoint    : u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.518  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.458       2.497         nt_sys_clk       
 CLMA_118_140/CLK                                                          r       u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/CLK

 CLMA_118_140/Q2                   tco                   0.224       2.721 f       u_lcd_rgb_top/u_rd_id/rd_flag/opit_0_inv/Q
                                   net (fanout=11)       0.334       3.055         u_lcd_rgb_top/u_rd_id/rd_flag
 CLMA_122_140/CE                                                           f       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.055         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.143%), Route: 0.334ns(59.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       2.121       3.545         nt_sys_clk       
 CLMA_122_140/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.530       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                              -0.220       2.795                          

 Data required time                                                  2.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.795                          
 Data arrival time                                                   3.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.855
  Launch Clock Delay      :  5.975
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.080       5.975         ntclkbufg_1      
 CLMA_118_73/CLK                                                           r       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK

 CLMA_118_73/Q0                    tco                   0.287       6.262 f       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/Q
                                   net (fanout=10)       1.375       7.637         post_frame_de    
                                   td                    0.288       7.925 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.925         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4324
 CLMA_146_136/COUT                 td                    0.058       7.983 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.983         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4326
                                   td                    0.058       8.041 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.041         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4328
 CLMA_146_140/Y3                   td                    0.501       8.542 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.464       9.006         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_146_129/Y3                   td                    0.459       9.465 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.520       9.985         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_138_137/COUT                 td                    0.507      10.492 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.492         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.058      10.550 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.550         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_138_141/Y2                   td                    0.271      10.821 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.585      11.406         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_149/A4                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.406         Logic Levels: 5  
                                                                                   Logic: 2.487ns(45.793%), Route: 2.944ns(54.207%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.751      24.855         ntclkbufg_1      
 CLMA_146_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.791      25.646                          
 clock uncertainty                                      -0.050      25.596                          

 Setup time                                             -0.121      25.475                          

 Data required time                                                 25.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.475                          
 Data arrival time                                                  11.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.820
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.056       5.951         ntclkbufg_1      
 CLMA_90_73/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_73/Q1                     tco                   0.291       6.242 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=62)       0.726       6.968         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_56/Y1                     td                    0.468       7.436 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.547       7.983         u_vip/u_rgb2ycbcr/_N5031
 CLMA_82_56/Y0                     td                    0.285       8.268 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.125       8.393         u_vip/u_rgb2ycbcr/_N5035
 CLMA_82_56/Y1                     td                    0.212       8.605 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.404       9.009         u_vip/u_rgb2ycbcr/_N5039
 CLMA_78_60/Y0                     td                    0.210       9.219 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.294       9.513         u_vip/u_rgb2ycbcr/_N5043
 CLMS_78_69/Y3                     td                    0.468       9.981 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.402      10.383         u_vip/u_rgb2ycbcr/_N5050
 CLMA_82_68/COUT                   td                    0.515      10.898 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.898         u_vip/u_rgb2ycbcr/_N5271
                                   td                    0.058      10.956 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.956         u_vip/u_rgb2ycbcr/_N5273
 CLMA_82_72/COUT                   td                    0.058      11.014 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.014         u_vip/u_rgb2ycbcr/_N5275
 CLMA_82_76/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin

 Data arrival time                                                  11.014         Logic Levels: 7  
                                                                                   Logic: 2.565ns(50.662%), Route: 2.498ns(49.338%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.716      24.820         ntclkbufg_1      
 CLMA_82_76/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.018      25.838                          
 clock uncertainty                                      -0.050      25.788                          

 Setup time                                             -0.170      25.618                          

 Data required time                                                 25.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.618                          
 Data arrival time                                                  11.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.815
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.056       5.951         ntclkbufg_1      
 CLMA_90_73/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_73/Q1                     tco                   0.291       6.242 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=62)       0.726       6.968         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_56/Y1                     td                    0.468       7.436 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.547       7.983         u_vip/u_rgb2ycbcr/_N5031
 CLMA_82_56/Y0                     td                    0.285       8.268 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.125       8.393         u_vip/u_rgb2ycbcr/_N5035
 CLMA_82_56/Y1                     td                    0.212       8.605 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.404       9.009         u_vip/u_rgb2ycbcr/_N5039
 CLMA_78_60/Y0                     td                    0.210       9.219 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.294       9.513         u_vip/u_rgb2ycbcr/_N5043
 CLMS_78_69/Y3                     td                    0.468       9.981 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.402      10.383         u_vip/u_rgb2ycbcr/_N5050
 CLMA_82_68/COUT                   td                    0.515      10.898 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.898         u_vip/u_rgb2ycbcr/_N5271
                                   td                    0.058      10.956 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.956         u_vip/u_rgb2ycbcr/_N5273
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.956         Logic Levels: 6  
                                                                                   Logic: 2.507ns(50.090%), Route: 2.498ns(49.910%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.711      24.815         ntclkbufg_1      
 CLMA_82_72/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.018      25.833                          
 clock uncertainty                                      -0.050      25.783                          

 Setup time                                             -0.167      25.616                          

 Data required time                                                 25.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.616                          
 Data arrival time                                                  10.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  -1.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.712       4.816         ntclkbufg_1      
 CLMA_90_69/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK

 CLMA_90_69/Q1                     tco                   0.224       5.040 f       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085       5.125         u_vip/u_rgb2ycbcr/rgb_b_m0 [10]
 CLMA_90_68/C4                                                             f       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.050       5.945         ntclkbufg_1      
 CLMA_90_68/CLK                                                            r       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.099       4.846                          
 clock uncertainty                                       0.000       4.846                          

 Hold time                                              -0.034       4.812                          

 Data required time                                                  4.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.812                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/pre_frame_vsync_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/pre_frame_vsync_d[1]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.960
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  -1.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.727       4.831         ntclkbufg_1      
 CLMA_94_76/CLK                                                            r       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_76/Q1                     tco                   0.224       5.055 f       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.240         u_vip/u_rgb2ycbcr/pre_frame_vsync_d [0]
 CLMS_94_77/CD                                                             f       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[1]/opit_0_inv/D

 Data arrival time                                                   5.240         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.065       5.960         ntclkbufg_1      
 CLMS_94_77/CLK                                                            r       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.099       4.861                          
 clock uncertainty                                       0.000       4.861                          

 Hold time                                               0.053       4.914                          

 Data required time                                                  4.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.914                          
 Data arrival time                                                   5.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[12]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[13]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.018
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[12]/opit_0_inv/CLK

 CLMS_134_113/Q2                   tco                   0.224       5.112 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[12]/opit_0_inv/Q
                                   net (fanout=1)        0.187       5.299         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [12]
 CLMA_134_112/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[13]/opit_0_inv/D

 Data arrival time                                                   5.299         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMA_134_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[13]/opit_0_inv/CLK
 clock pessimism                                        -1.100       4.918                          
 clock uncertainty                                       0.000       4.918                          

 Hold time                                               0.053       4.971                          

 Data required time                                                  4.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.971                          
 Data arrival time                                                   5.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.745  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  8.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.103      18.607         ntclkbufg_0      
 CLMA_138_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_138_144/Q3                   tco                   0.286      18.893 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.564      19.457         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_138_148/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  19.457         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.647%), Route: 0.564ns(66.353%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.758      24.862         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      24.862                          
 clock uncertainty                                      -0.050      24.812                          

 Setup time                                             -0.088      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                  19.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.741  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.850
  Launch Clock Delay      :  8.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.087      18.591         ntclkbufg_0      
 CLMA_150_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_150_148/Q0                   tco                   0.287      18.878 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.565      19.443         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_152/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  19.443         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.685%), Route: 0.565ns(66.315%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.746      24.850         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      24.850                          
 clock uncertainty                                      -0.050      24.800                          

 Setup time                                             -0.088      24.712                          

 Data required time                                                 24.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.712                          
 Data arrival time                                                  19.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.730  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  8.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.108      18.612         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q3                   tco                   0.286      18.898 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.574      19.472         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_134_137/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  19.472         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.256%), Route: 0.574ns(66.744%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.778      24.882         ntclkbufg_1      
 CLMS_134_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      24.882                          
 clock uncertainty                                      -0.050      24.832                          

 Setup time                                             -0.088      24.744                          

 Data required time                                                 24.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.744                          
 Data arrival time                                                  19.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.008
  Launch Clock Delay      :  7.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.774      27.127         ntclkbufg_0      
 CLMA_146_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_146_133/Q2                   tco                   0.224      27.351 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.435         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_146_132/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  27.435         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464      23.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.113      26.008         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      26.008                          
 clock uncertainty                                       0.050      26.058                          

 Hold time                                               0.053      26.111                          

 Data required time                                                 26.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.111                          
 Data arrival time                                                  27.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  7.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.758      27.111         ntclkbufg_0      
 CLMS_138_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_149/Q2                   tco                   0.224      27.335 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      27.420         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_138_148/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.420         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464      23.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.097      25.992         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.992                          
 clock uncertainty                                       0.050      26.042                          

 Hold time                                               0.053      26.095                          

 Data required time                                                 26.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.095                          
 Data arrival time                                                  27.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  7.125
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.772      27.125         ntclkbufg_0      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_134_141/Q0                   tco                   0.226      27.351 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      27.564         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_138_145/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  27.564         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464      23.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.103      25.998         ntclkbufg_1      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      25.998                          
 clock uncertainty                                       0.050      26.048                          

 Hold time                                              -0.014      26.034                          

 Data required time                                                 26.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.034                          
 Data arrival time                                                  27.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.130
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.120       8.624         ntclkbufg_0      
 CLMA_230_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_145/Q2                   tco                   0.290       8.914 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.417       9.331         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_234_136/Y1                   td                    0.468       9.799 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.312      10.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.588 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.588         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_234_144/Y3                   td                    0.501      11.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.403      11.492         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_230_149/Y3                   td                    0.197      11.689 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        1.114      12.803         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_222_88/Y1                    td                    0.685      13.488 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N181_4/gateop_A2/Y1
                                   net (fanout=2)        0.925      14.413         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_wl [4]
 CLMA_202_113/Y3                   td                    0.210      14.623 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/N805_4/gateop_perm/Z
                                   net (fanout=1)        0.270      14.893         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/_N47647
 CLMA_206_112/A3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  14.893         Logic Levels: 5  
                                                                                   Logic: 2.828ns(45.111%), Route: 3.441ns(54.889%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.777      17.130         ntclkbufg_0      
 CLMA_206_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Setup time                                             -0.397      17.734                          

 Data required time                                                 17.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.734                          
 Data arrival time                                                  14.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.106
  Launch Clock Delay      :  8.597
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.093       8.597         ntclkbufg_0      
 CLMS_198_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_198_145/Q3                   tco                   0.288       8.885 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.837       9.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_198_100/Y1                   td                    0.466      10.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N110_5/gateop_perm/Z
                                   net (fanout=12)       1.463      11.651         u_ddr3_ctrl_top/rfifo_wen
                                   td                    0.234      11.885 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.885         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4351
 CLMA_138_76/COUT                  td                    0.058      11.943 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.943         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4353
                                   td                    0.058      12.001 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.001         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4355
 CLMA_138_80/Y3                    td                    0.501      12.502 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.865      13.367         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_130_88/Y1                    td                    0.212      13.579 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        0.413      13.992         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_130_84/COUT                  td                    0.507      14.499 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.499         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.co [6]
 CLMA_130_88/Y0                    td                    0.159      14.658 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.120      14.778         _N9              
 CLMA_130_89/D3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  14.778         Logic Levels: 6  
                                                                                   Logic: 2.483ns(40.171%), Route: 3.698ns(59.829%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.753      17.106         ntclkbufg_0      
 CLMA_130_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.151      18.257                          
 clock uncertainty                                      -0.150      18.107                          

 Setup time                                             -0.377      17.730                          

 Data required time                                                 17.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.730                          
 Data arrival time                                                  14.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[6]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[26]/opit_0_inv_A2Q21/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.127
  Launch Clock Delay      :  8.652
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.148       8.652         ntclkbufg_0      
 CLMA_118_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[6]/opit_0_inv/CLK

 CLMA_118_121/Q3                   tco                   0.288       8.940 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[6]/opit_0_inv/Q
                                   net (fanout=7)        0.608       9.548         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0 [6]
 CLMA_138_120/Y1                   td                    0.460      10.008 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N78_sum7/gateop_perm/Z
                                   net (fanout=2)        0.450      10.458         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/_N3998
 CLMA_138_128/COUT                 td                    0.507      10.965 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N79.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.965         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N79.co [6]
 CLMA_138_132/Y1                   td                    0.498      11.463 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N79.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.731      12.194         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N79
 CLMA_126_116/Y0                   td                    0.210      12.404 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N441/gateop_perm/Z
                                   net (fanout=2)        0.266      12.670         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N441
 CLMS_126_121/Y3                   td                    0.210      12.880 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N450/gateop_perm/Z
                                   net (fanout=2)        0.441      13.321         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/N450
 CLMA_126_120/CECO                 td                    0.184      13.505 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.505         ntR731           
 CLMA_126_124/CECO                 td                    0.184      13.689 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.689         ntR730           
 CLMA_126_128/CECO                 td                    0.184      13.873 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.873         ntR729           
 CLMA_126_132/CECO                 td                    0.184      14.057 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      14.057         ntR728           
 CLMA_126_136/CECO                 td                    0.184      14.241 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      14.241         ntR727           
 CLMA_126_140/CECO                 td                    0.184      14.425 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      14.425         ntR726           
 CLMA_126_144/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  14.425         Logic Levels: 11 
                                                                                   Logic: 3.277ns(56.764%), Route: 2.496ns(43.236%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.774      17.127         ntclkbufg_0      
 CLMA_126_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.151      18.278                          
 clock uncertainty                                      -0.150      18.128                          

 Setup time                                             -0.729      17.399                          

 Data required time                                                 17.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.399                          
 Data arrival time                                                  14.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_aq_axi_master/reg_w_len[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[2]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.625
  Launch Clock Delay      :  7.129
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.776       7.129         ntclkbufg_0      
 CLMS_150_129/CLK                                                          r       u_ddr3_ctrl_top/u_aq_axi_master/reg_w_len[2]/opit_0_L5Q_perm/CLK

 CLMS_150_129/Q2                   tco                   0.224       7.353 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_w_len[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.346       7.699         u_ddr3_ctrl_top/axi_awlen [2]
 CLMS_150_121/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.298%), Route: 0.346ns(60.702%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.121       8.625         ntclkbufg_0      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.474                          
 clock uncertainty                                       0.000       7.474                          

 Hold time                                              -0.034       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                   7.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.623
  Launch Clock Delay      :  7.140
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.787       7.140         ntclkbufg_0      
 CLMS_198_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_125/Q2                   tco                   0.228       7.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       7.719         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg [0]
 CLMA_202_129/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1]/opit_0_inv/D

 Data arrival time                                                   7.719         Logic Levels: 0  
                                                                                   Logic: 0.228ns(39.378%), Route: 0.351ns(60.622%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.119       8.623         ntclkbufg_0      
 CLMA_202_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -1.151       7.472                          
 clock uncertainty                                       0.000       7.472                          

 Hold time                                              -0.014       7.458                          

 Data required time                                                  7.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.458                          
 Data arrival time                                                   7.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.643
  Launch Clock Delay      :  7.157
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.804       7.157         ntclkbufg_0      
 CLMA_218_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_218_125/Q3                   tco                   0.221       7.378 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.342       7.720         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_valid
 CLMS_226_129/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.720         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.254%), Route: 0.342ns(60.746%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.139       8.643         ntclkbufg_0      
 CLMS_226_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.492                          
 clock uncertainty                                       0.000       7.492                          

 Hold time                                              -0.035       7.457                          

 Data required time                                                  7.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.457                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  6.021
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.126       6.021         ntclkbufg_1      
 CLMS_138_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_129/Q0                   tco                   0.287       6.308 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.425       8.733         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_194_60/Y6CD                  td                    0.134       8.867 f       CLKROUTE_7/Z     
                                   net (fanout=1)        6.440      15.307         ntR1184          
 CLMA_134_132/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  15.307         Logic Levels: 1  
                                                                                   Logic: 0.421ns(4.534%), Route: 8.865ns(95.466%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.784      17.137         ntclkbufg_0      
 CLMA_134_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      17.137                          
 clock uncertainty                                      -0.150      16.987                          

 Setup time                                             -0.088      16.899                          

 Data required time                                                 16.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.899                          
 Data arrival time                                                  15.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  6.015
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.120       6.015         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q3                   tco                   0.286       6.301 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.411       7.712         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_178_193/Y6AB                 td                    0.132       7.844 f       CLKROUTE_1/Z     
                                   net (fanout=1)        3.155      10.999         ntR1178          
 CLMS_214_205/Y6CD                 td                    0.134      11.133 f       CLKROUTE_0/Z     
                                   net (fanout=1)        3.928      15.061         ntR1177          
 CLMA_134_132/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  15.061         Logic Levels: 2  
                                                                                   Logic: 0.552ns(6.102%), Route: 8.494ns(93.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.784      17.137         ntclkbufg_0      
 CLMA_134_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      17.137                          
 clock uncertainty                                      -0.150      16.987                          

 Setup time                                             -0.088      16.899                          

 Data required time                                                 16.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.899                          
 Data arrival time                                                  15.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.125
  Launch Clock Delay      :  5.985
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.090       5.985         ntclkbufg_1      
 CLMA_146_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_149/Q3                   tco                   0.286       6.271 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        8.736      15.007         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_134_141/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  15.007         Logic Levels: 0  
                                                                                   Logic: 0.286ns(3.170%), Route: 8.736ns(96.830%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.772      17.125         ntclkbufg_0      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      17.125                          
 clock uncertainty                                      -0.150      16.975                          

 Setup time                                             -0.088      16.887                          

 Data required time                                                 16.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.887                          
 Data arrival time                                                  15.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.760  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.746       4.850         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_146_152/Q1                   tco                   0.229       5.079 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.064       9.143         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMS_134_145/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   9.143         Logic Levels: 0  
                                                                                   Logic: 0.229ns(5.334%), Route: 4.064ns(94.666%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.106       8.610         ntclkbufg_0      
 CLMS_134_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.150       8.760                          

 Hold time                                               0.044       8.804                          

 Data required time                                                  8.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.804                          
 Data arrival time                                                   9.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.728  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.612
  Launch Clock Delay      :  4.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.780       4.884         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.226       5.110 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.309       6.419         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_178_56/Y6AB                  td                    0.115       6.534 r       CLKROUTE_6/Z     
                                   net (fanout=1)        2.579       9.113         ntR1183          
 CLMS_138_141/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                   9.113         Logic Levels: 1  
                                                                                   Logic: 0.341ns(8.063%), Route: 3.888ns(91.937%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.108       8.612         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       8.612                          
 clock uncertainty                                       0.150       8.762                          

 Hold time                                              -0.014       8.748                          

 Data required time                                                  8.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.748                          
 Data arrival time                                                   9.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.627
  Launch Clock Delay      :  4.884
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.780       4.884         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q1                   tco                   0.229       5.113 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.095       9.208         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_134_132/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   9.208         Logic Levels: 0  
                                                                                   Logic: 0.229ns(5.296%), Route: 4.095ns(94.704%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.123       8.627         ntclkbufg_0      
 CLMA_134_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       8.627                          
 clock uncertainty                                       0.150       8.777                          

 Hold time                                              -0.014       8.763                          

 Data required time                                                  8.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.763                          
 Data arrival time                                                   9.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.567
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.085       4.491         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_105/Q1                   tco                   0.289       4.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=537)      1.138       5.918         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.252%), Route: 1.138ns(79.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684      23.567         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.317                          
 clock uncertainty                                      -0.050      24.267                          

 Recovery time                                          -0.617      23.650                          

 Data required time                                                 23.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.650                          
 Data arrival time                                                   5.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.085       4.491         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_105/Q1                   tco                   0.289       4.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=537)      1.134       5.914         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.914         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.309%), Route: 1.134ns(79.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.578         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.328                          
 clock uncertainty                                      -0.050      24.278                          

 Recovery time                                          -0.617      23.661                          

 Data required time                                                 23.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.661                          
 Data arrival time                                                   5.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.085       4.491         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_105/Q1                   tco                   0.289       4.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=537)      1.033       5.813         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.813         Logic Levels: 0  
                                                                                   Logic: 0.289ns(21.861%), Route: 1.033ns(78.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687      23.570         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.320                          
 clock uncertainty                                      -0.050      24.270                          

 Recovery time                                          -0.617      23.653                          

 Data required time                                                 23.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.653                          
 Data arrival time                                                   5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706       3.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.222       3.811 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.310       4.121         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_162_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.729%), Route: 0.310ns(58.271%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.704                          
 clock uncertainty                                       0.000       3.704                          

 Removal time                                           -0.220       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706       3.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.222       3.811 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.310       4.121         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_162_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.729%), Route: 0.310ns(58.271%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.454         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.704                          
 clock uncertainty                                       0.000       3.704                          

 Removal time                                           -0.220       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706       3.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.222       3.811 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.349       4.160         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.160         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.879%), Route: 0.349ns(61.121%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038       4.444         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.694                          
 clock uncertainty                                       0.000       3.694                          

 Removal time                                           -0.220       3.474                          

 Data required time                                                  3.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.474                          
 Data arrival time                                                   4.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.287       6.305 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.468       7.773         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.134       7.907 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.327      11.234         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.134      11.368 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.923      13.291         ntR1181          
 CLMS_134_117/Y3                   td                    0.468      13.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       7.984      21.743         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_134_137/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                  21.743         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.506%), Route: 14.702ns(93.494%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.778      24.882         ntclkbufg_1      
 CLMS_134_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.791      25.673                          
 clock uncertainty                                      -0.050      25.623                          

 Recovery time                                          -0.617      25.006                          

 Data required time                                                 25.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.006                          
 Data arrival time                                                  21.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.287       6.305 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.468       7.773         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.134       7.907 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.327      11.234         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.134      11.368 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.923      13.291         ntR1181          
 CLMS_134_117/Y3                   td                    0.468      13.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       7.662      21.421         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      21.568 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.568         ntR15            
 CLMA_138_140/RSCO                 td                    0.147      21.715 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      21.715         ntR14            
 CLMA_138_144/RSCO                 td                    0.147      21.862 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      21.862         ntR13            
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  21.862         Logic Levels: 6  
                                                                                   Logic: 1.464ns(9.240%), Route: 14.380ns(90.760%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.758      24.862         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.791      25.653                          
 clock uncertainty                                      -0.050      25.603                          

 Recovery time                                           0.000      25.603                          

 Data required time                                                 25.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.603                          
 Data arrival time                                                  21.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.287       6.305 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.468       7.773         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.134       7.907 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.327      11.234         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.134      11.368 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.923      13.291         ntR1181          
 CLMS_134_117/Y3                   td                    0.468      13.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       7.662      21.421         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      21.568 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.568         ntR15            
 CLMA_138_140/RSCO                 td                    0.147      21.715 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      21.715         ntR14            
 CLMA_138_144/RSCO                 td                    0.147      21.862 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      21.862         ntR13            
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  21.862         Logic Levels: 6  
                                                                                   Logic: 1.464ns(9.240%), Route: 14.380ns(90.760%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.758      24.862         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.791      25.653                          
 clock uncertainty                                      -0.050      25.603                          

 Recovery time                                           0.000      25.603                          

 Data required time                                                 25.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.603                          
 Data arrival time                                                  21.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.015
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.226       5.114 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       6.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.116       6.374 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.810       9.184         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.116       9.300 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.571      10.871         ntR1181          
 CLMS_134_117/Y3                   td                    0.337      11.208 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.488      11.696         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_129/RSCO                 td                    0.105      11.801 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.801         ntR102           
 CLMS_138_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.801         Logic Levels: 4  
                                                                                   Logic: 0.900ns(13.019%), Route: 6.013ns(86.981%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.120       6.015         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Removal time                                            0.000       5.224                          

 Data required time                                                  5.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.224                          
 Data arrival time                                                  11.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.015
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.226       5.114 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       6.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.116       6.374 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.810       9.184         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.116       9.300 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.571      10.871         ntR1181          
 CLMS_134_117/Y3                   td                    0.337      11.208 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.488      11.696         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_129/RSCO                 td                    0.105      11.801 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.801         ntR102           
 CLMS_138_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.801         Logic Levels: 4  
                                                                                   Logic: 0.900ns(13.019%), Route: 6.013ns(86.981%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.120       6.015         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Removal time                                            0.000       5.224                          

 Data required time                                                  5.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.224                          
 Data arrival time                                                  11.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.015
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.226       5.114 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       6.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.116       6.374 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.810       9.184         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.116       9.300 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.571      10.871         ntR1181          
 CLMS_134_117/Y3                   td                    0.337      11.208 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.488      11.696         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_129/RSCO                 td                    0.105      11.801 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.801         ntR102           
 CLMS_138_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.801         Logic Levels: 4  
                                                                                   Logic: 0.900ns(13.019%), Route: 6.013ns(86.981%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.120       6.015         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Removal time                                            0.000       5.224                          

 Data required time                                                  5.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.224                          
 Data arrival time                                                  11.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.800
  Launch Clock Delay      :  8.609
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.105      18.609         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.289      18.898 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.590      19.488         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.197      19.685 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.999      21.684         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_57/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.684         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.805%), Route: 2.589ns(84.195%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.696      24.800         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.800                          
 clock uncertainty                                      -0.050      24.750                          

 Recovery time                                          -0.617      24.133                          

 Data required time                                                 24.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.133                          
 Data arrival time                                                  21.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.800
  Launch Clock Delay      :  8.609
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.105      18.609         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.289      18.898 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.590      19.488         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.197      19.685 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.999      21.684         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_57/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.684         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.805%), Route: 2.589ns(84.195%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.696      24.800         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.800                          
 clock uncertainty                                      -0.050      24.750                          

 Recovery time                                          -0.617      24.133                          

 Data required time                                                 24.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.133                          
 Data arrival time                                                  21.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.800
  Launch Clock Delay      :  8.609
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.105      18.609         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.289      18.898 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.590      19.488         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.197      19.685 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.999      21.684         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_57/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.684         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.805%), Route: 2.589ns(84.195%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058      23.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.696      24.800         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.800                          
 clock uncertainty                                      -0.050      24.750                          

 Recovery time                                          -0.617      24.133                          

 Data required time                                                 24.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.133                          
 Data arrival time                                                  21.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.766      27.119         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.222      27.341 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.471      27.812         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.162      27.974 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.443      29.417         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_82_61/RSCO                   td                    0.105      29.522 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RSOUT
                                   net (fanout=4)        0.000      29.522         ntR98            
 CLMS_82_69/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/opit_0/RS

 Data arrival time                                                  29.522         Logic Levels: 2  
                                                                                   Logic: 0.489ns(20.350%), Route: 1.914ns(79.650%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464      23.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.044      25.939         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/opit_0/CLK
 clock pessimism                                         0.000      25.939                          
 clock uncertainty                                       0.050      25.989                          

 Removal time                                            0.000      25.989                          

 Data required time                                                 25.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.989                          
 Data arrival time                                                  29.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.766      27.119         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.222      27.341 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.471      27.812         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.162      27.974 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.443      29.417         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_82_61/RSCO                   td                    0.105      29.522 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RSOUT
                                   net (fanout=4)        0.000      29.522         ntR98            
 CLMS_82_69/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS

 Data arrival time                                                  29.522         Logic Levels: 2  
                                                                                   Logic: 0.489ns(20.350%), Route: 1.914ns(79.650%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464      23.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.044      25.939         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/CLK
 clock pessimism                                         0.000      25.939                          
 clock uncertainty                                       0.050      25.989                          

 Removal time                                            0.000      25.989                          

 Data required time                                                 25.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.989                          
 Data arrival time                                                  29.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.766      27.119         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.222      27.341 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.471      27.812         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.162      27.974 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.443      29.417         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_82_61/RSCO                   td                    0.105      29.522 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RSOUT
                                   net (fanout=4)        0.000      29.522         ntR98            
 CLMS_82_69/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[7]/opit_0/RS

 Data arrival time                                                  29.522         Logic Levels: 2  
                                                                                   Logic: 0.489ns(20.350%), Route: 1.914ns(79.650%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464      23.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.044      25.939         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[7]/opit_0/CLK
 clock pessimism                                         0.000      25.939                          
 clock uncertainty                                       0.050      25.989                          

 Removal time                                            0.000      25.989                          

 Data required time                                                 25.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.989                          
 Data arrival time                                                  29.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.122
  Launch Clock Delay      :  8.639
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.135       8.639         ntclkbufg_0      
 CLMA_122_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_122_136/Q1                   tco                   0.291       8.930 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.306       9.236         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_114_137/Y3                   td                    0.315       9.551 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop/Z
                                   net (fanout=48)       2.464      12.015         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_4/RSTA[0]                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.015         Logic Levels: 1  
                                                                                   Logic: 0.606ns(17.950%), Route: 2.770ns(82.050%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.769      17.122         ntclkbufg_0      
 DRM_210_4/CLKA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.151      18.273                          
 clock uncertainty                                      -0.150      18.123                          

 Recovery time                                          -0.115      18.008                          

 Data required time                                                 18.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.008                          
 Data arrival time                                                  12.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.132
  Launch Clock Delay      :  8.536
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.032       8.536         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.291       8.827 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      1.504      10.331         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_222_49/RSCO                  td                    0.147      10.478 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.478         ntR535           
 CLMS_222_53/RSCO                  td                    0.147      10.625 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.625         ntR534           
 CLMS_222_57/RSCO                  td                    0.147      10.772 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.772         ntR533           
 CLMS_222_61/RSCO                  td                    0.147      10.919 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.919         ntR532           
 CLMS_222_69/RSCO                  td                    0.147      11.066 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.066         ntR531           
 CLMS_222_73/RSCO                  td                    0.147      11.213 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.213         ntR530           
 CLMS_222_77/RSCO                  td                    0.147      11.360 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.360         ntR529           
 CLMS_222_81/RSCO                  td                    0.147      11.507 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.507         ntR528           
 CLMS_222_85/RSCO                  td                    0.147      11.654 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.654         ntR527           
 CLMS_222_89/RSCO                  td                    0.147      11.801 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.801         ntR526           
 CLMS_222_93/RSCO                  td                    0.147      11.948 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.948         ntR525           
 CLMS_222_97/RSCO                  td                    0.147      12.095 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.095         ntR524           
 CLMS_222_101/RSCO                 td                    0.147      12.242 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.242         ntR523           
 CLMS_222_105/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.242         Logic Levels: 13 
                                                                                   Logic: 2.202ns(59.417%), Route: 1.504ns(40.583%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.779      17.132         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.510                          
 clock uncertainty                                      -0.150      18.360                          

 Recovery time                                           0.000      18.360                          

 Data required time                                                 18.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.360                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.132
  Launch Clock Delay      :  8.536
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.032       8.536         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.291       8.827 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      1.504      10.331         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_222_49/RSCO                  td                    0.147      10.478 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.478         ntR535           
 CLMS_222_53/RSCO                  td                    0.147      10.625 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.625         ntR534           
 CLMS_222_57/RSCO                  td                    0.147      10.772 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.772         ntR533           
 CLMS_222_61/RSCO                  td                    0.147      10.919 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.919         ntR532           
 CLMS_222_69/RSCO                  td                    0.147      11.066 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.066         ntR531           
 CLMS_222_73/RSCO                  td                    0.147      11.213 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.213         ntR530           
 CLMS_222_77/RSCO                  td                    0.147      11.360 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.360         ntR529           
 CLMS_222_81/RSCO                  td                    0.147      11.507 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.507         ntR528           
 CLMS_222_85/RSCO                  td                    0.147      11.654 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.654         ntR527           
 CLMS_222_89/RSCO                  td                    0.147      11.801 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.801         ntR526           
 CLMS_222_93/RSCO                  td                    0.147      11.948 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.948         ntR525           
 CLMS_222_97/RSCO                  td                    0.147      12.095 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.095         ntR524           
 CLMS_222_101/RSCO                 td                    0.147      12.242 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.242         ntR523           
 CLMS_222_105/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.242         Logic Levels: 13 
                                                                                   Logic: 2.202ns(59.417%), Route: 1.504ns(40.583%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.779      17.132         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.510                          
 clock uncertainty                                      -0.150      18.360                          

 Recovery time                                           0.000      18.360                          

 Data required time                                                 18.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.360                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.534
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.224       7.271 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.314       7.585         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.585         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.030       8.534         ntclkbufg_0      
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.156                          
 clock uncertainty                                       0.000       7.156                          

 Removal time                                           -0.220       6.936                          

 Data required time                                                  6.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.936                          
 Data arrival time                                                   7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.534
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.224       7.271 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.314       7.585         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.585         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.030       8.534         ntclkbufg_0      
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.156                          
 clock uncertainty                                       0.000       7.156                          

 Removal time                                           -0.220       6.936                          

 Data required time                                                  6.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.936                          
 Data arrival time                                                   7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.534
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.224       7.271 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.314       7.585         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.585         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.030       8.534         ntclkbufg_0      
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.156                          
 clock uncertainty                                       0.000       7.156                          

 Removal time                                           -0.220       6.936                          

 Data required time                                                  6.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.936                          
 Data arrival time                                                   7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.287       6.305 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.468       7.773         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.134       7.907 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.327      11.234         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.134      11.368 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.923      13.291         ntR1181          
 CLMS_134_117/Y3                   td                    0.468      13.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       7.782      21.541         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                  21.541         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.590%), Route: 14.500ns(93.410%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.786      17.139         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      17.139                          
 clock uncertainty                                      -0.150      16.989                          

 Recovery time                                          -0.617      16.372                          

 Data required time                                                 16.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.372                          
 Data arrival time                                                  21.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.287       6.305 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.468       7.773         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.134       7.907 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.327      11.234         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.134      11.368 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.923      13.291         ntR1181          
 CLMS_134_117/Y3                   td                    0.468      13.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       7.782      21.541         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                  21.541         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.590%), Route: 14.500ns(93.410%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.786      17.139         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      17.139                          
 clock uncertainty                                      -0.150      16.989                          

 Recovery time                                          -0.617      16.372                          

 Data required time                                                 16.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.372                          
 Data arrival time                                                  21.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.464       3.895         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      2.123       6.018         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.287       6.305 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.468       7.773         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.134       7.907 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.327      11.234         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.134      11.368 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.923      13.291         ntR1181          
 CLMS_134_117/Y3                   td                    0.468      13.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       7.782      21.541         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                  21.541         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.590%), Route: 14.500ns(93.410%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.786      17.139         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.000      17.139                          
 clock uncertainty                                      -0.150      16.989                          

 Recovery time                                          -0.617      16.372                          

 Data required time                                                 16.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.372                          
 Data arrival time                                                  21.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.611
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.226       5.114 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       6.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.116       6.374 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.810       9.184         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.116       9.300 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.571      10.871         ntR1181          
 CLMS_134_117/Y3                   td                    0.337      11.208 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.622      11.830         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_133/RSCO                 td                    0.105      11.935 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.935         ntR108           
 CLMA_146_137/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.935         Logic Levels: 4  
                                                                                   Logic: 0.900ns(12.771%), Route: 6.147ns(87.229%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.107       8.611         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       8.611                          
 clock uncertainty                                       0.150       8.761                          

 Removal time                                            0.000       8.761                          

 Data required time                                                  8.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.761                          
 Data arrival time                                                  11.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.611
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.226       5.114 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       6.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.116       6.374 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.810       9.184         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.116       9.300 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.571      10.871         ntR1181          
 CLMS_134_117/Y3                   td                    0.337      11.208 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.622      11.830         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_133/RSCO                 td                    0.105      11.935 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.935         ntR108           
 CLMA_146_137/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.935         Logic Levels: 4  
                                                                                   Logic: 0.900ns(12.771%), Route: 6.147ns(87.229%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.107       8.611         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       8.611                          
 clock uncertainty                                       0.150       8.761                          

 Removal time                                            0.000       8.761                          

 Data required time                                                  8.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.761                          
 Data arrival time                                                  11.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.718  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.606
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       3.104         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.104 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.784       4.888         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.226       5.114 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       6.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.116       6.374 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.810       9.184         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.116       9.300 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.571      10.871         ntR1181          
 CLMS_134_117/Y3                   td                    0.337      11.208 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.622      11.830         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_133/RSCO                 td                    0.105      11.935 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.935         ntR108           
 CLMA_146_137/RSCO                 td                    0.105      12.040 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.040         ntR107           
 CLMA_146_141/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.040         Logic Levels: 5  
                                                                                   Logic: 1.005ns(14.052%), Route: 6.147ns(85.948%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.102       8.606         ntclkbufg_0      
 CLMA_146_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       8.606                          
 clock uncertainty                                       0.150       8.756                          

 Removal time                                            0.000       8.756                          

 Data required time                                                  8.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.756                          
 Data arrival time                                                  12.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.692       3.116         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.468       3.584 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.274       5.858         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   2.307       8.165 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.832      10.997         rddata[11]       
 CLMA_62_136/Y1                    td                    0.316      11.313 f       u_lcd_rgb_top/u_lcd_driver/N34[11]/gateop_perm/Z
                                   net (fanout=1)        1.614      12.927         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.139      13.066 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000      13.066         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    3.056      16.122 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      16.169         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  16.169         Logic Levels: 3  
                                                                                   Logic: 5.818ns(56.425%), Route: 4.493ns(43.575%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[15] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.692       3.116         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.468       3.584 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.274       5.858         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   2.307       8.165 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.696      10.861         rddata[10]       
 CLMA_62_124/Y0                    td                    0.196      11.057 f       u_lcd_rgb_top/u_lcd_driver/N34[10]/gateop_perm/Z
                                   net (fanout=1)        1.047      12.104         u_lcd_rgb_top/lcd_rgb_565 [10]
 IOL_7_141/DO                      td                    0.139      12.243 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_1/O
                                   net (fanout=1)        0.000      12.243         u_lcd_rgb_top.lcd_rgb_tri[15]/ntO
 IOBS_0_140/PAD                    td                    3.056      15.299 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_0/IO
                                   net (fanout=1)        0.059      15.358         nt_lcd_rgb[15]   
 L7                                                                        f       lcd_rgb[15] (port)

 Data arrival time                                                  15.358         Logic Levels: 3  
                                                                                   Logic: 5.698ns(59.979%), Route: 3.802ns(40.021%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[14] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.692       3.116         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.468       3.584 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.246       5.830         lcd_clk          
 DRM_210_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_24/QB0[1]                 tco                   2.307       8.137 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.465      10.602         rddata[9]        
 CLMA_62_124/Y1                    td                    0.316      10.918 f       u_lcd_rgb_top/u_lcd_driver/N34[9]/gateop_perm/Z
                                   net (fanout=1)        1.047      11.965         u_lcd_rgb_top/lcd_rgb_565 [9]
 IOL_7_142/DO                      td                    0.139      12.104 f       u_lcd_rgb_top.lcd_rgb_tri[14]/opit_1/O
                                   net (fanout=1)        0.000      12.104         u_lcd_rgb_top.lcd_rgb_tri[14]/ntO
 IOBS_0_141/PAD                    td                    3.056      15.160 f       u_lcd_rgb_top.lcd_rgb_tri[14]/opit_0/O
                                   net (fanout=1)        0.061      15.221         nt_lcd_rgb[14]   
 K6                                                                        f       lcd_rgb[14] (port)

 Data arrival time                                                  15.221         Logic Levels: 3  
                                                                                   Logic: 5.818ns(61.953%), Route: 3.573ns(38.047%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[11]    
 IOBS_244_76/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_77/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.272         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_77/Y2                    td                    0.206       1.478 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.381       1.859         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N48233
 CLMA_238_60/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.859         Logic Levels: 3  
                                                                                   Logic: 1.128ns(60.678%), Route: 0.731ns(39.322%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.036       0.036         nt_mem_dq[0]     
 IOBS_244_89/DIN                   td                    0.461       0.497 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.497         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_243_90/RX_DATA_DD             td                    0.461       0.958 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.414       1.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_234_89/Y0                    td                    0.155       1.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.365       1.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47865
 CLMS_238_81/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.892         Logic Levels: 3  
                                                                                   Logic: 1.077ns(56.924%), Route: 0.815ns(43.076%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[6]     
 IOBS_244_109/DIN                  td                    0.461       0.533 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.533         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_110/RX_DATA_DD            td                    0.461       0.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.398       1.392         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_238_105/Y2                   td                    0.155       1.547 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.394       1.941         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47866
 CLMS_238_81/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.941         Logic Levels: 3  
                                                                                   Logic: 1.077ns(55.487%), Route: 0.864ns(44.513%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_142_68/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_68/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width  APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 8.862       10.000          1.138           Low Pulse Width   APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 9.102       10.000          0.898           High Pulse Width  DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_166_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_166_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_150_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  2.771
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.262       2.771         lcd_clk          
 CLMA_114_132/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMA_114_132/Q0                   tco                   0.221       2.992 f       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.508       3.500         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.365       3.865 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.865         u_lcd_rgb_top/u_lcd_driver/_N4654
 CLMA_102_117/Y2                   td                    0.202       4.067 f       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Y0
                                   net (fanout=2)        0.280       4.347         u_lcd_rgb_top/u_lcd_driver/N132 [3]
                                   td                    0.365       4.712 f       u_lcd_rgb_top/u_lcd_driver/N140_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.712         u_lcd_rgb_top/u_lcd_driver/_N5363
 CLMA_110_116/Y3                   td                    0.387       5.099 r       u_lcd_rgb_top/u_lcd_driver/N140_2_3/gateop_A2/Y1
                                   net (fanout=1)        0.533       5.632         u_lcd_rgb_top/u_lcd_driver/N140 [5]
 CLMA_114_116/COUT                 td                    0.387       6.019 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.019         u_lcd_rgb_top/u_lcd_driver/N141.co [6]
 CLMA_114_120/Y1                   td                    0.366       6.385 f       u_lcd_rgb_top/u_lcd_driver/N141.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.365       6.750         u_lcd_rgb_top/u_lcd_driver/N141
 CLMS_110_133/D1                                                           f       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.750         Logic Levels: 4  
                                                                                   Logic: 2.293ns(57.628%), Route: 1.686ns(42.372%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.934      21.778         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.271      22.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.222      22.271         lcd_clk          
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460      22.731                          
 clock uncertainty                                      -0.050      22.681                          

 Setup time                                             -0.169      22.512                          

 Data required time                                                 22.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.512                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  2.660
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.151       2.660         lcd_clk          
 CLMA_118_124/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK

 CLMA_118_124/Q2                   tco                   0.223       2.883 f       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.353       3.236         u_lcd_rgb_top/u_lcd_driver/h_sync [3]
                                   td                    0.365       3.601 f       u_lcd_rgb_top/u_lcd_driver/N46_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.601         u_lcd_rgb_top/u_lcd_driver/_N4800
 CLMS_110_129/Y3                   td                    0.365       3.966 f       u_lcd_rgb_top/u_lcd_driver/N46_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.590       4.556         u_lcd_rgb_top/u_lcd_driver/N46 [3]
                                   td                    0.180       4.736 f       u_lcd_rgb_top/u_lcd_driver/N50_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.736         u_lcd_rgb_top/u_lcd_driver/_N4315
 CLMA_110_132/Y2                   td                    0.202       4.938 f       u_lcd_rgb_top/u_lcd_driver/N50_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.607       5.545         u_lcd_rgb_top/u_lcd_driver/N50 [5]
 CLMA_118_132/COUT                 td                    0.387       5.932 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.932         u_lcd_rgb_top/u_lcd_driver/N51.co [6]
 CLMA_118_136/Y1                   td                    0.383       6.315 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.276       6.591         u_lcd_rgb_top/u_lcd_driver/N51
 CLMS_110_133/D3                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.591         Logic Levels: 4  
                                                                                   Logic: 2.105ns(53.549%), Route: 1.826ns(46.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.934      21.778         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.271      22.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.222      22.271         lcd_clk          
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460      22.731                          
 clock uncertainty                                      -0.050      22.681                          

 Setup time                                             -0.290      22.391                          

 Data required time                                                 22.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.391                          
 Data arrival time                                                   6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  2.771
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.262       2.771         lcd_clk          
 CLMA_114_132/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/CLK

 CLMA_114_132/Q0                   tco                   0.221       2.992 f       u_lcd_rgb_top/u_lcd_driver/h_back[2]/opit_0/Q
                                   net (fanout=11)       0.508       3.500         u_lcd_rgb_top/u_lcd_driver/h_back [2]
                                   td                    0.365       3.865 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.865         u_lcd_rgb_top/u_lcd_driver/_N4654
 CLMA_102_117/COUT                 td                    0.044       3.909 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.909         u_lcd_rgb_top/u_lcd_driver/_N4656
 CLMA_102_121/Y0                   td                    0.206       4.115 f       u_lcd_rgb_top/u_lcd_driver/N132_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.258       4.373         u_lcd_rgb_top/u_lcd_driver/N132 [5]
 CLMA_102_116/COUT                 td                    0.268       4.641 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.641         u_lcd_rgb_top/u_lcd_driver/N134_1.co [4]
 CLMA_102_120/Y1                   td                    0.383       5.024 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.379       5.403         u_lcd_rgb_top/u_lcd_driver/N134 [7]
 CLMS_114_117/COUT                 td                    0.391       5.794 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.794         u_lcd_rgb_top/u_lcd_driver/N135.co [6]
 CLMS_114_121/Y1                   td                    0.383       6.177 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.358       6.535         u_lcd_rgb_top/u_lcd_driver/N135
 CLMS_110_133/D4                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.535         Logic Levels: 6  
                                                                                   Logic: 2.261ns(60.069%), Route: 1.503ns(39.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.934      21.778         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.271      22.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.222      22.271         lcd_clk          
 CLMS_110_133/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460      22.731                          
 clock uncertainty                                      -0.050      22.681                          

 Setup time                                             -0.092      22.589                          

 Data required time                                                 22.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.589                          
 Data arrival time                                                   6.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.859
  Launch Clock Delay      :  2.244
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.934       1.778         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.271       2.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.195       2.244         lcd_clk          
 CLMS_110_121/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_110_121/Q2                   tco                   0.180       2.424 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.165       2.589         u_lcd_rgb_top/u_lcd_driver/h_cnt [0]
 CLMS_110_113/B0                                                           f       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/I10

 Data arrival time                                                   2.589         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.174%), Route: 0.165ns(47.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.350       2.859         lcd_clk          
 CLMS_110_113/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.460       2.399                          
 clock uncertainty                                       0.000       2.399                          

 Hold time                                              -0.066       2.333                          

 Data required time                                                  2.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.333                          
 Data arrival time                                                   2.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.473
  Launch Clock Delay      :  2.782
  Clock Pessimism Removal :  -0.524

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.934       1.778         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.271       2.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.733       2.782         lcd_clk          
 CLMS_138_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_138_77/Q1                    tco                   0.184       2.966 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.150       3.116         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [5]
 CLMA_138_72/A1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.116         Logic Levels: 0  
                                                                                   Logic: 0.184ns(55.090%), Route: 0.150ns(44.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.964       3.473         lcd_clk          
 CLMA_138_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.524       2.949                          
 clock uncertainty                                       0.000       2.949                          

 Hold time                                              -0.093       2.856                          

 Data required time                                                  2.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.856                          
 Data arrival time                                                   3.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.216
  Launch Clock Delay      :  1.832
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.988       1.832         nt_sys_clk       
 CLMA_118_125/CLK                                                          r       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK

 CLMA_118_125/Q0                   tco                   0.179       2.011 f       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.070         u_lcd_rgb_top/u_clk_div/div_4_cnt
 CLMA_118_125/B4                                                           f       u_lcd_rgb_top/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.070         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.108       2.216         nt_sys_clk       
 CLMA_118_125/CLK                                                          r       u_lcd_rgb_top/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.377       1.839                          
 clock uncertainty                                       0.000       1.839                          

 Hold time                                              -0.029       1.810                          

 Data required time                                                  1.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.810                          
 Data arrival time                                                   2.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.104
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.111       3.651         ntclkbufg_1      
 CLMA_118_73/CLK                                                           r       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/CLK

 CLMA_118_73/Q0                    tco                   0.221       3.872 f       u_vip/u_rgb2ycbcr/pre_frame_de_d[2]/opit_0_inv/Q
                                   net (fanout=10)       0.957       4.829         post_frame_de    
                                   td                    0.222       5.051 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.051         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4324
 CLMA_146_136/COUT                 td                    0.044       5.095 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.095         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4326
                                   td                    0.044       5.139 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.139         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4328
 CLMA_146_140/Y3                   td                    0.387       5.526 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.284       5.810         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_146_129/Y3                   td                    0.354       6.164 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.320       6.484         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_138_137/COUT                 td                    0.391       6.875 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.875         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.044       6.919 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.919         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_138_141/Y2                   td                    0.209       7.128 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.349       7.477         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_149/A4                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.477         Logic Levels: 5  
                                                                                   Logic: 1.916ns(50.078%), Route: 1.910ns(49.922%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.994      23.104         ntclkbufg_1      
 CLMA_146_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.430      23.534                          
 clock uncertainty                                      -0.050      23.484                          

 Setup time                                             -0.093      23.391                          

 Data required time                                                 23.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.391                          
 Data arrival time                                                   7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.076
  Launch Clock Delay      :  3.627
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.087       3.627         ntclkbufg_1      
 CLMA_90_73/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_73/Q1                     tco                   0.224       3.851 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=62)       0.445       4.296         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_56/Y1                     td                    0.360       4.656 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.352       5.008         u_vip/u_rgb2ycbcr/_N5031
 CLMA_82_56/Y0                     td                    0.220       5.228 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.076       5.304         u_vip/u_rgb2ycbcr/_N5035
 CLMA_82_56/Y1                     td                    0.151       5.455 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.256       5.711         u_vip/u_rgb2ycbcr/_N5039
 CLMA_78_60/Y0                     td                    0.162       5.873 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.181       6.054         u_vip/u_rgb2ycbcr/_N5043
 CLMS_78_69/Y3                     td                    0.360       6.414 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.257       6.671         u_vip/u_rgb2ycbcr/_N5050
 CLMA_82_68/COUT                   td                    0.397       7.068 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.068         u_vip/u_rgb2ycbcr/_N5271
                                   td                    0.044       7.112 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.112         u_vip/u_rgb2ycbcr/_N5273
 CLMA_82_72/COUT                   td                    0.044       7.156 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.156         u_vip/u_rgb2ycbcr/_N5275
 CLMA_82_76/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/Cin

 Data arrival time                                                   7.156         Logic Levels: 7  
                                                                                   Logic: 1.962ns(55.596%), Route: 1.567ns(44.404%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.966      23.076         ntclkbufg_1      
 CLMA_82_76/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.494      23.570                          
 clock uncertainty                                      -0.050      23.520                          

 Setup time                                             -0.132      23.388                          

 Data required time                                                 23.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.388                          
 Data arrival time                                                   7.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.072
  Launch Clock Delay      :  3.627
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.087       3.627         ntclkbufg_1      
 CLMA_90_73/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_90_73/Q1                     tco                   0.224       3.851 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=62)       0.445       4.296         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_78_56/Y1                     td                    0.360       4.656 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.352       5.008         u_vip/u_rgb2ycbcr/_N5031
 CLMA_82_56/Y0                     td                    0.220       5.228 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.076       5.304         u_vip/u_rgb2ycbcr/_N5035
 CLMA_82_56/Y1                     td                    0.151       5.455 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.256       5.711         u_vip/u_rgb2ycbcr/_N5039
 CLMA_78_60/Y0                     td                    0.162       5.873 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.181       6.054         u_vip/u_rgb2ycbcr/_N5043
 CLMS_78_69/Y3                     td                    0.360       6.414 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.257       6.671         u_vip/u_rgb2ycbcr/_N5050
 CLMA_82_68/COUT                   td                    0.397       7.068 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.068         u_vip/u_rgb2ycbcr/_N5271
                                   td                    0.044       7.112 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.112         u_vip/u_rgb2ycbcr/_N5273
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.112         Logic Levels: 6  
                                                                                   Logic: 1.918ns(55.036%), Route: 1.567ns(44.964%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.962      23.072         ntclkbufg_1      
 CLMA_82_72/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.494      23.566                          
 clock uncertainty                                      -0.050      23.516                          

 Setup time                                             -0.128      23.388                          

 Data required time                                                 23.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.388                          
 Data arrival time                                                   7.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.623
  Launch Clock Delay      :  3.074
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.964       3.074         ntclkbufg_1      
 CLMA_90_69/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/CLK

 CLMA_90_69/Q1                     tco                   0.180       3.254 f       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.059       3.313         u_vip/u_rgb2ycbcr/rgb_b_m0 [10]
 CLMA_90_68/C4                                                             f       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.313         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.083       3.623         ntclkbufg_1      
 CLMA_90_68/CLK                                                            r       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.534       3.089                          
 clock uncertainty                                       0.000       3.089                          

 Hold time                                              -0.028       3.061                          

 Data required time                                                  3.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.061                          
 Data arrival time                                                   3.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/pre_frame_vsync_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/pre_frame_vsync_d[1]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.635
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.976       3.086         ntclkbufg_1      
 CLMA_94_76/CLK                                                            r       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_76/Q1                     tco                   0.180       3.266 f       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.130       3.396         u_vip/u_rgb2ycbcr/pre_frame_vsync_d [0]
 CLMS_94_77/CD                                                             f       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[1]/opit_0_inv/D

 Data arrival time                                                   3.396         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.095       3.635         ntclkbufg_1      
 CLMS_94_77/CLK                                                            r       u_vip/u_rgb2ycbcr/pre_frame_vsync_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.534       3.101                          
 clock uncertainty                                       0.000       3.101                          

 Hold time                                               0.040       3.141                          

 Data required time                                                  3.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.141                          
 Data arrival time                                                   3.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[12]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[13]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.681
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[12]/opit_0_inv/CLK

 CLMS_134_113/Q2                   tco                   0.180       3.311 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[12]/opit_0_inv/Q
                                   net (fanout=1)        0.132       3.443         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [12]
 CLMA_134_112/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[13]/opit_0_inv/D

 Data arrival time                                                   3.443         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.692%), Route: 0.132ns(42.308%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMA_134_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[13]/opit_0_inv/CLK
 clock pessimism                                        -0.535       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Hold time                                               0.040       3.186                          

 Data required time                                                  3.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.186                          
 Data arrival time                                                   3.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.125      14.976         ntclkbufg_0      
 CLMA_138_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_138_144/Q3                   tco                   0.220      15.196 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.376      15.572         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_138_148/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  15.572         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.913%), Route: 0.376ns(63.087%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.001      23.111         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      23.111                          
 clock uncertainty                                      -0.050      23.061                          

 Setup time                                             -0.068      22.993                          

 Data required time                                                 22.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.993                          
 Data arrival time                                                  15.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.853  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.127
  Launch Clock Delay      :  4.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.129      14.980         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q3                   tco                   0.220      15.200 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.386      15.586         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_134_137/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  15.586         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.304%), Route: 0.386ns(63.696%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.017      23.127         ntclkbufg_1      
 CLMS_134_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.127                          
 clock uncertainty                                      -0.050      23.077                          

 Setup time                                             -0.068      23.009                          

 Data required time                                                 23.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.009                          
 Data arrival time                                                  15.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  4.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.111      14.962         ntclkbufg_0      
 CLMA_150_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_150_148/Q0                   tco                   0.221      15.183 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.376      15.559         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_152/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  15.559         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.018%), Route: 0.376ns(62.982%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.990      23.100         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      23.100                          
 clock uncertainty                                      -0.050      23.050                          

 Setup time                                             -0.068      22.982                          

 Data required time                                                 22.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.982                          
 Data arrival time                                                  15.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.671
  Launch Clock Delay      :  4.319
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.011      24.319         ntclkbufg_0      
 CLMA_146_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_146_133/Q2                   tco                   0.180      24.499 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.557         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_146_132/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  24.557         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425      22.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.131      23.671         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      23.671                          
 clock uncertainty                                       0.050      23.721                          

 Hold time                                               0.040      23.761                          

 Data required time                                                 23.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.761                          
 Data arrival time                                                  24.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.660
  Launch Clock Delay      :  4.309
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.001      24.309         ntclkbufg_0      
 CLMS_138_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_149/Q2                   tco                   0.180      24.489 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      24.549         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_138_148/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  24.549         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425      22.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.120      23.660         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      23.660                          
 clock uncertainty                                       0.050      23.710                          

 Hold time                                               0.040      23.750                          

 Data required time                                                 23.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.750                          
 Data arrival time                                                  24.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.665
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.013      24.321         ntclkbufg_0      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_134_141/Q0                   tco                   0.182      24.503 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      24.640         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_138_145/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  24.640         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425      22.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.125      23.665         ntclkbufg_1      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      23.665                          
 clock uncertainty                                       0.050      23.715                          

 Hold time                                              -0.011      23.704                          

 Data required time                                                 23.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.704                          
 Data arrival time                                                  24.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.315
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.141       4.992         ntclkbufg_0      
 CLMA_230_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_145/Q2                   tco                   0.223       5.215 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       5.485         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_234_136/Y1                   td                    0.360       5.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.190       6.035         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.403 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_234_144/Y3                   td                    0.387       6.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       7.027         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_230_149/Y3                   td                    0.151       7.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.269       7.447         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_230_141/COUT                 td                    0.391       7.838 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.838         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4516
 CLMA_230_145/Y0                   td                    0.206       8.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.075       8.119         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_230_144/Y3                   td                    0.360       8.479 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.391       8.870         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12093
 CLMS_234_165/Y0                   td                    0.380       9.250 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.258       9.508         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12178
 CLMS_234_161/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.508         Logic Levels: 7  
                                                                                   Logic: 2.826ns(62.578%), Route: 1.690ns(37.422%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.007      14.315         ntclkbufg_0      
 CLMS_234_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.922                          
 clock uncertainty                                      -0.150      14.772                          

 Setup time                                             -0.308      14.464                          

 Data required time                                                 14.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.464                          
 Data arrival time                                                   9.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.323
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.141       4.992         ntclkbufg_0      
 CLMA_230_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_145/Q2                   tco                   0.223       5.215 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       5.485         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_234_136/Y1                   td                    0.360       5.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.190       6.035         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.403 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_234_144/Y3                   td                    0.387       6.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       7.027         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_230_149/Y3                   td                    0.151       7.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.778       7.956         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_222_88/Y1                    td                    0.512       8.468 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N181_4/gateop_A2/Y1
                                   net (fanout=2)        0.636       9.104         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_wl [4]
 CLMA_202_113/Y3                   td                    0.162       9.266 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/N805_4/gateop_perm/Z
                                   net (fanout=1)        0.163       9.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/_N47647
 CLMA_206_112/A3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.429         Logic Levels: 5  
                                                                                   Logic: 2.163ns(48.749%), Route: 2.274ns(51.251%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.015      14.323         ntclkbufg_0      
 CLMA_206_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.543      14.866                          
 clock uncertainty                                      -0.150      14.716                          

 Setup time                                             -0.306      14.410                          

 Data required time                                                 14.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.410                          
 Data arrival time                                                   9.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.318
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.141       4.992         ntclkbufg_0      
 CLMA_230_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_145/Q2                   tco                   0.223       5.215 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270       5.485         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_234_136/Y1                   td                    0.360       5.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.190       6.035         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.403 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_234_144/Y3                   td                    0.387       6.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       7.027         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_230_149/Y3                   td                    0.151       7.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.269       7.447         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_230_141/COUT                 td                    0.391       7.838 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.838         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4516
 CLMA_230_145/Y0                   td                    0.206       8.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.075       8.119         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_230_144/Y3                   td                    0.360       8.479 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.376       8.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12093
 CLMS_234_157/Y1                   td                    0.360       9.215 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/gateop/F
                                   net (fanout=1)        0.261       9.476         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12179
 CLMA_238_160/C3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.476         Logic Levels: 7  
                                                                                   Logic: 2.806ns(62.578%), Route: 1.678ns(37.422%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.010      14.318         ntclkbufg_0      
 CLMA_238_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.925                          
 clock uncertainty                                      -0.150      14.775                          

 Setup time                                             -0.308      14.467                          

 Data required time                                                 14.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.467                          
 Data arrival time                                                   9.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.966
  Launch Clock Delay      :  4.303
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.995       4.303         ntclkbufg_0      
 CLMA_150_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_144/Q0                   tco                   0.179       4.482 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       4.541         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [37]
 CLMS_150_145/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.541         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.115       4.966         ntclkbufg_0      
 CLMS_150_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.647       4.319                          
 clock uncertainty                                       0.000       4.319                          

 Hold time                                              -0.029       4.290                          

 Data required time                                                  4.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.290                          
 Data arrival time                                                   4.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[88]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.302
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.994       4.302         ntclkbufg_0      
 CLMA_218_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_84/Q0                    tco                   0.179       4.481 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.132       4.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d [88]
 CLMA_218_85/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[88]/opit_0_inv/D

 Data arrival time                                                   4.613         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.556%), Route: 0.132ns(42.444%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.114       4.965         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[88]/opit_0_inv/CLK
 clock pessimism                                        -0.647       4.318                          
 clock uncertainty                                       0.000       4.318                          

 Hold time                                               0.040       4.358                          

 Data required time                                                  4.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.358                          
 Data arrival time                                                   4.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.977
  Launch Clock Delay      :  4.314
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.006       4.314         ntclkbufg_0      
 CLMA_222_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/CLK

 CLMA_222_92/Q0                    tco                   0.179       4.493 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.063       4.556         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync
 CLMS_222_93/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.556         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.126       4.977         ntclkbufg_0      
 CLMS_222_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.648       4.329                          
 clock uncertainty                                       0.000       4.329                          

 Hold time                                              -0.029       4.300                          

 Data required time                                                  4.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.300                          
 Data arrival time                                                   4.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.682
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.142       3.682         ntclkbufg_1      
 CLMS_138_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_129/Q0                   tco                   0.221       3.903 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.681       5.584         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_194_60/Y6CD                  td                    0.103       5.687 f       CLKROUTE_7/Z     
                                   net (fanout=1)        4.357      10.044         ntR1184          
 CLMA_134_132/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.044         Logic Levels: 1  
                                                                                   Logic: 0.324ns(5.093%), Route: 6.038ns(94.907%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.021      14.329         ntclkbufg_0      
 CLMA_134_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      14.329                          
 clock uncertainty                                      -0.150      14.179                          

 Setup time                                             -0.068      14.111                          

 Data required time                                                 14.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.111                          
 Data arrival time                                                  10.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.651  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.678
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.138       3.678         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q3                   tco                   0.220       3.898 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.996       4.894         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_178_193/Y6AB                 td                    0.101       4.995 f       CLKROUTE_1/Z     
                                   net (fanout=1)        2.100       7.095         ntR1178          
 CLMS_214_205/Y6CD                 td                    0.103       7.198 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.652       9.850         ntR1177          
 CLMA_134_132/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   9.850         Logic Levels: 2  
                                                                                   Logic: 0.424ns(6.870%), Route: 5.748ns(93.130%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.021      14.329         ntclkbufg_0      
 CLMA_134_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      14.329                          
 clock uncertainty                                      -0.150      14.179                          

 Setup time                                             -0.068      14.111                          

 Data required time                                                 14.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.111                          
 Data arrival time                                                   9.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.667  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.321
  Launch Clock Delay      :  3.654
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.114       3.654         ntclkbufg_1      
 CLMA_146_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_149/Q3                   tco                   0.220       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.889       9.763         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_134_141/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   9.763         Logic Levels: 0  
                                                                                   Logic: 0.220ns(3.601%), Route: 5.889ns(96.399%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.013      14.321         ntclkbufg_0      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      14.321                          
 clock uncertainty                                      -0.150      14.171                          

 Setup time                                             -0.068      14.103                          

 Data required time                                                 14.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.103                          
 Data arrival time                                                   9.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  3.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.990       3.100         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_146_152/Q1                   tco                   0.184       3.284 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.648       5.932         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMS_134_145/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   5.932         Logic Levels: 0  
                                                                                   Logic: 0.184ns(6.497%), Route: 2.648ns(93.503%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.128       4.979         ntclkbufg_0      
 CLMS_134_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000       4.979                          
 clock uncertainty                                       0.150       5.129                          

 Hold time                                               0.034       5.163                          

 Data required time                                                  5.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.163                          
 Data arrival time                                                   5.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.852  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.018       3.128         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q0                   tco                   0.182       3.310 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.841       4.151         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_178_56/Y6AB                  td                    0.092       4.243 r       CLKROUTE_6/Z     
                                   net (fanout=1)        1.652       5.895         ntR1183          
 CLMS_138_141/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                   5.895         Logic Levels: 1  
                                                                                   Logic: 0.274ns(9.902%), Route: 2.493ns(90.098%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.129       4.980         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       4.980                          
 clock uncertainty                                       0.150       5.130                          

 Hold time                                              -0.011       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   5.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.992
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.018       3.128         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q1                   tco                   0.184       3.312 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.627       5.939         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_134_132/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   5.939         Logic Levels: 0  
                                                                                   Logic: 0.184ns(6.546%), Route: 2.627ns(93.454%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.141       4.992         ntclkbufg_0      
 CLMA_134_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       4.992                          
 clock uncertainty                                       0.150       5.142                          

 Hold time                                              -0.011       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.225
  Launch Clock Delay      :  2.686
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.106       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_105/Q1                   tco                   0.223       2.909 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=537)      0.785       3.694         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.123%), Route: 0.785ns(77.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939      22.225         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.583                          
 clock uncertainty                                      -0.050      22.533                          

 Recovery time                                          -0.476      22.057                          

 Data required time                                                 22.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.057                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.234
  Launch Clock Delay      :  2.686
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.106       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_105/Q1                   tco                   0.223       2.909 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=537)      0.782       3.691         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.691         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.189%), Route: 0.782ns(77.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.234         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.592                          
 clock uncertainty                                      -0.050      22.542                          

 Recovery time                                          -0.476      22.066                          

 Data required time                                                 22.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.066                          
 Data arrival time                                                   3.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.228
  Launch Clock Delay      :  2.686
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.106       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_182_105/Q1                   tco                   0.223       2.909 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=537)      0.715       3.624         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.624         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.774%), Route: 0.715ns(76.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942      22.228         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.586                          
 clock uncertainty                                      -0.050      22.536                          

 Recovery time                                          -0.476      22.060                          

 Data required time                                                 22.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.060                          
 Data arrival time                                                   3.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.659
  Launch Clock Delay      :  2.242
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956       2.242         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.182       2.424 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.199       2.623         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_162_77/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.623         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.659         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.301                          
 clock uncertainty                                       0.000       2.301                          

 Removal time                                           -0.187       2.114                          

 Data required time                                                  2.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.114                          
 Data arrival time                                                   2.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.659
  Launch Clock Delay      :  2.242
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956       2.242         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.182       2.424 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.199       2.623         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_162_77/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.623         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.659         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.301                          
 clock uncertainty                                       0.000       2.301                          

 Removal time                                           -0.187       2.114                          

 Data required time                                                  2.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.114                          
 Data arrival time                                                   2.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.649
  Launch Clock Delay      :  2.242
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956       2.242         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_166_76/Q0                    tco                   0.179       2.421 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.240       2.661         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_174_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.661         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.721%), Route: 0.240ns(57.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.069       2.649         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.291                          
 clock uncertainty                                       0.000       2.291                          

 Removal time                                           -0.181       2.110                          

 Data required time                                                  2.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.110                          
 Data arrival time                                                   2.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.127
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.221       3.902 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.052       4.954         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.103       5.057 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.191       7.248         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.103       7.351 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.312       8.663         ntR1181          
 CLMS_134_117/Y3                   td                    0.360       9.023 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       5.514      14.537         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_134_137/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                  14.537         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.249%), Route: 10.069ns(92.751%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.017      23.127         ntclkbufg_1      
 CLMS_134_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.430      23.557                          
 clock uncertainty                                      -0.050      23.507                          

 Recovery time                                          -0.476      23.031                          

 Data required time                                                 23.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.031                          
 Data arrival time                                                  14.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.221       3.902 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.052       4.954         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.103       5.057 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.191       7.248         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.103       7.351 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.312       8.663         ntR1181          
 CLMS_134_117/Y3                   td                    0.360       9.023 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       5.271      14.294         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113      14.407 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.407         ntR15            
 CLMA_138_140/RSCO                 td                    0.113      14.520 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.520         ntR14            
 CLMA_138_144/RSCO                 td                    0.113      14.633 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      14.633         ntR13            
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  14.633         Logic Levels: 6  
                                                                                   Logic: 1.126ns(10.281%), Route: 9.826ns(89.719%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.001      23.111         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.430      23.541                          
 clock uncertainty                                      -0.050      23.491                          

 Recovery time                                           0.000      23.491                          

 Data required time                                                 23.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.491                          
 Data arrival time                                                  14.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.221       3.902 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.052       4.954         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.103       5.057 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.191       7.248         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.103       7.351 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.312       8.663         ntR1181          
 CLMS_134_117/Y3                   td                    0.360       9.023 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       5.271      14.294         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113      14.407 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.407         ntR15            
 CLMA_138_140/RSCO                 td                    0.113      14.520 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.520         ntR14            
 CLMA_138_144/RSCO                 td                    0.113      14.633 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      14.633         ntR13            
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  14.633         Logic Levels: 6  
                                                                                   Logic: 1.126ns(10.281%), Route: 9.826ns(89.719%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.001      23.111         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.430      23.541                          
 clock uncertainty                                      -0.050      23.491                          

 Recovery time                                           0.000      23.491                          

 Data required time                                                 23.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.491                          
 Data arrival time                                                  14.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.182       3.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.735       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.093       4.141 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.800       5.941         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.093       6.034 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.023       7.057         ntR1181          
 CLMS_134_117/Y3                   td                    0.271       7.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.310       7.638         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_129/RSCO                 td                    0.085       7.723 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.723         ntR102           
 CLMS_138_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.723         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.767%), Route: 3.868ns(84.233%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.138       3.678         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.430       3.248                          
 clock uncertainty                                       0.000       3.248                          

 Removal time                                            0.000       3.248                          

 Data required time                                                  3.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.248                          
 Data arrival time                                                   7.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.182       3.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.735       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.093       4.141 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.800       5.941         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.093       6.034 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.023       7.057         ntR1181          
 CLMS_134_117/Y3                   td                    0.271       7.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.310       7.638         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_129/RSCO                 td                    0.085       7.723 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.723         ntR102           
 CLMS_138_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.723         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.767%), Route: 3.868ns(84.233%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.138       3.678         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.430       3.248                          
 clock uncertainty                                       0.000       3.248                          

 Removal time                                            0.000       3.248                          

 Data required time                                                  3.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.248                          
 Data arrival time                                                   7.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.182       3.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.735       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.093       4.141 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.800       5.941         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.093       6.034 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.023       7.057         ntR1181          
 CLMS_134_117/Y3                   td                    0.271       7.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.310       7.638         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_129/RSCO                 td                    0.085       7.723 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.723         ntR102           
 CLMS_138_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.723         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.767%), Route: 3.868ns(84.233%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.138       3.678         ntclkbufg_1      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.430       3.248                          
 clock uncertainty                                       0.000       3.248                          

 Removal time                                            0.000       3.248                          

 Data required time                                                  3.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.248                          
 Data arrival time                                                   7.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.060
  Launch Clock Delay      :  4.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.123      14.974         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.221      15.195 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.369      15.564         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.151      15.715 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.395      17.110         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_57/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.110         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.416%), Route: 1.764ns(82.584%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.950      23.060         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.060                          
 clock uncertainty                                      -0.050      23.010                          

 Recovery time                                          -0.476      22.534                          

 Data required time                                                 22.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.534                          
 Data arrival time                                                  17.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.060
  Launch Clock Delay      :  4.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.123      14.974         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.221      15.195 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.369      15.564         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.151      15.715 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.395      17.110         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_57/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.110         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.416%), Route: 1.764ns(82.584%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.950      23.060         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.060                          
 clock uncertainty                                      -0.050      23.010                          

 Recovery time                                          -0.476      22.534                          

 Data required time                                                 22.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.534                          
 Data arrival time                                                  17.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.060
  Launch Clock Delay      :  4.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.123      14.974         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.221      15.195 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.369      15.564         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.151      15.715 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       1.395      17.110         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_78_57/RS                                                             f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.110         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.416%), Route: 1.764ns(82.584%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259      22.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      0.950      23.060         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.060                          
 clock uncertainty                                      -0.050      23.010                          

 Recovery time                                          -0.476      22.534                          

 Data required time                                                 22.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.534                          
 Data arrival time                                                  17.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.695  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  4.311
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.003      24.311         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.182      24.493 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.299      24.792         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.130      24.922 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       0.931      25.853         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_82_61/RSCO                   td                    0.085      25.938 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.938         ntR98            
 CLMS_82_69/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/opit_0/RS

 Data arrival time                                                  25.938         Logic Levels: 2  
                                                                                   Logic: 0.397ns(24.401%), Route: 1.230ns(75.599%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425      22.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.076      23.616         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/opit_0/CLK
 clock pessimism                                         0.000      23.616                          
 clock uncertainty                                       0.050      23.666                          

 Removal time                                            0.000      23.666                          

 Data required time                                                 23.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.666                          
 Data arrival time                                                  25.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.695  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  4.311
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.003      24.311         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.182      24.493 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.299      24.792         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.130      24.922 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       0.931      25.853         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_82_61/RSCO                   td                    0.085      25.938 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.938         ntR98            
 CLMS_82_69/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS

 Data arrival time                                                  25.938         Logic Levels: 2  
                                                                                   Logic: 0.397ns(24.401%), Route: 1.230ns(75.599%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425      22.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.076      23.616         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/CLK
 clock pessimism                                         0.000      23.616                          
 clock uncertainty                                       0.050      23.666                          

 Removal time                                            0.000      23.666                          

 Data required time                                                 23.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.666                          
 Data arrival time                                                  25.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.695  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  4.311
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.003      24.311         ntclkbufg_0      
 CLMS_162_117/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_162_117/Q0                   tco                   0.182      24.493 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.299      24.792         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_150_117/Y3                   td                    0.130      24.922 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=65)       0.931      25.853         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_82_61/RSCO                   td                    0.085      25.938 r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.938         ntR98            
 CLMS_82_69/RSCI                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[7]/opit_0/RS

 Data arrival time                                                  25.938         Logic Levels: 2  
                                                                                   Logic: 0.397ns(24.401%), Route: 1.230ns(75.599%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425      22.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.076      23.616         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[7]/opit_0/CLK
 clock pessimism                                         0.000      23.616                          
 clock uncertainty                                       0.050      23.666                          

 Removal time                                            0.000      23.666                          

 Data required time                                                 23.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.666                          
 Data arrival time                                                  25.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.327
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.224       5.139 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.923       6.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_222_49/RSCO                  td                    0.113       6.175 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.175         ntR535           
 CLMS_222_53/RSCO                  td                    0.113       6.288 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.288         ntR534           
 CLMS_222_57/RSCO                  td                    0.113       6.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.401         ntR533           
 CLMS_222_61/RSCO                  td                    0.113       6.514 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.514         ntR532           
 CLMS_222_69/RSCO                  td                    0.113       6.627 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.627         ntR531           
 CLMS_222_73/RSCO                  td                    0.113       6.740 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.740         ntR530           
 CLMS_222_77/RSCO                  td                    0.113       6.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.853         ntR529           
 CLMS_222_81/RSCO                  td                    0.113       6.966 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.966         ntR528           
 CLMS_222_85/RSCO                  td                    0.113       7.079 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.079         ntR527           
 CLMS_222_89/RSCO                  td                    0.113       7.192 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.192         ntR526           
 CLMS_222_93/RSCO                  td                    0.113       7.305 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.305         ntR525           
 CLMS_222_97/RSCO                  td                    0.113       7.418 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.418         ntR524           
 CLMS_222_101/RSCO                 td                    0.113       7.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.531         ntR523           
 CLMS_222_105/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.531         Logic Levels: 13 
                                                                                   Logic: 1.693ns(64.717%), Route: 0.923ns(35.283%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.019      14.327         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.607      14.934                          
 clock uncertainty                                      -0.150      14.784                          

 Recovery time                                           0.000      14.784                          

 Data required time                                                 14.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.784                          
 Data arrival time                                                   7.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.327
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.224       5.139 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.923       6.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_222_49/RSCO                  td                    0.113       6.175 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.175         ntR535           
 CLMS_222_53/RSCO                  td                    0.113       6.288 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.288         ntR534           
 CLMS_222_57/RSCO                  td                    0.113       6.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.401         ntR533           
 CLMS_222_61/RSCO                  td                    0.113       6.514 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.514         ntR532           
 CLMS_222_69/RSCO                  td                    0.113       6.627 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.627         ntR531           
 CLMS_222_73/RSCO                  td                    0.113       6.740 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.740         ntR530           
 CLMS_222_77/RSCO                  td                    0.113       6.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.853         ntR529           
 CLMS_222_81/RSCO                  td                    0.113       6.966 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.966         ntR528           
 CLMS_222_85/RSCO                  td                    0.113       7.079 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.079         ntR527           
 CLMS_222_89/RSCO                  td                    0.113       7.192 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.192         ntR526           
 CLMS_222_93/RSCO                  td                    0.113       7.305 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.305         ntR525           
 CLMS_222_97/RSCO                  td                    0.113       7.418 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.418         ntR524           
 CLMS_222_101/RSCO                 td                    0.113       7.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.531         ntR523           
 CLMS_222_105/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.531         Logic Levels: 13 
                                                                                   Logic: 1.693ns(64.717%), Route: 0.923ns(35.283%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.019      14.327         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.607      14.934                          
 clock uncertainty                                      -0.150      14.784                          

 Recovery time                                           0.000      14.784                          

 Data required time                                                 14.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.784                          
 Data arrival time                                                   7.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.327
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.224       5.139 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.923       6.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_222_49/RSCO                  td                    0.113       6.175 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.175         ntR535           
 CLMS_222_53/RSCO                  td                    0.113       6.288 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.288         ntR534           
 CLMS_222_57/RSCO                  td                    0.113       6.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[109]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.401         ntR533           
 CLMS_222_61/RSCO                  td                    0.113       6.514 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.514         ntR532           
 CLMS_222_69/RSCO                  td                    0.113       6.627 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.627         ntR531           
 CLMS_222_73/RSCO                  td                    0.113       6.740 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.740         ntR530           
 CLMS_222_77/RSCO                  td                    0.113       6.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.853         ntR529           
 CLMS_222_81/RSCO                  td                    0.113       6.966 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.966         ntR528           
 CLMS_222_85/RSCO                  td                    0.113       7.079 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.079         ntR527           
 CLMS_222_89/RSCO                  td                    0.113       7.192 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.192         ntR526           
 CLMS_222_93/RSCO                  td                    0.113       7.305 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.305         ntR525           
 CLMS_222_97/RSCO                  td                    0.113       7.418 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.418         ntR524           
 CLMS_222_101/RSCO                 td                    0.113       7.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.531         ntR523           
 CLMS_222_105/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.531         Logic Levels: 13 
                                                                                   Logic: 1.693ns(64.717%), Route: 0.923ns(35.283%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.019      14.327         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.607      14.934                          
 clock uncertainty                                      -0.150      14.784                          

 Recovery time                                           0.000      14.784                          

 Data required time                                                 14.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.784                          
 Data arrival time                                                   7.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[2]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.941
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.184       4.438 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.305       4.743         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.092       4.835 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.835         ntR577           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[2]/opit_0_inv/RS

 Data arrival time                                                   4.835         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.504%), Route: 0.305ns(52.496%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.090       4.941         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[2]/opit_0_inv/CLK
 clock pessimism                                        -0.607       4.334                          
 clock uncertainty                                       0.000       4.334                          

 Removal time                                            0.000       4.334                          

 Data required time                                                  4.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.334                          
 Data arrival time                                                   4.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[34]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.941
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.184       4.438 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.305       4.743         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.092       4.835 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.835         ntR577           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[34]/opit_0_inv/RS

 Data arrival time                                                   4.835         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.504%), Route: 0.305ns(52.496%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.090       4.941         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[34]/opit_0_inv/CLK
 clock pessimism                                        -0.607       4.334                          
 clock uncertainty                                       0.000       4.334                          

 Removal time                                            0.000       4.334                          

 Data required time                                                  4.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.334                          
 Data arrival time                                                   4.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[66]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.941
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q1                    tco                   0.184       4.438 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=643)      0.305       4.743         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_178_89/RSCO                  td                    0.092       4.835 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.835         ntR577           
 CLMS_178_93/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[66]/opit_0_inv/RS

 Data arrival time                                                   4.835         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.504%), Route: 0.305ns(52.496%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.090       4.941         ntclkbufg_0      
 CLMS_178_93/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[66]/opit_0_inv/CLK
 clock pessimism                                        -0.607       4.334                          
 clock uncertainty                                       0.000       4.334                          

 Removal time                                            0.000       4.334                          

 Data required time                                                  4.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.334                          
 Data arrival time                                                   4.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.330
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.221       3.902 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.052       4.954         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.103       5.057 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.191       7.248         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.103       7.351 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.312       8.663         ntR1181          
 CLMS_134_117/Y3                   td                    0.360       9.023 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       5.389      14.412         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                  14.412         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.334%), Route: 9.944ns(92.666%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.022      14.330         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      14.330                          
 clock uncertainty                                      -0.150      14.180                          

 Recovery time                                          -0.476      13.704                          

 Data required time                                                 13.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.704                          
 Data arrival time                                                  14.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.330
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.221       3.902 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.052       4.954         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.103       5.057 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.191       7.248         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.103       7.351 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.312       8.663         ntR1181          
 CLMS_134_117/Y3                   td                    0.360       9.023 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       5.389      14.412         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                  14.412         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.334%), Route: 9.944ns(92.666%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.022      14.330         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      14.330                          
 clock uncertainty                                      -0.150      14.180                          

 Recovery time                                          -0.476      13.704                          

 Data required time                                                 13.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.704                          
 Data arrival time                                                  14.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.330
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.425       2.540         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.540 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.141       3.681         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.221       3.902 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.052       4.954         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.103       5.057 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.191       7.248         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.103       7.351 f       CLKROUTE_4/Z     
                                   net (fanout=1)        1.312       8.663         ntR1181          
 CLMS_134_117/Y3                   td                    0.360       9.023 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       5.389      14.412         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                  14.412         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.334%), Route: 9.944ns(92.666%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.022      14.330         ntclkbufg_0      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.000      14.330                          
 clock uncertainty                                      -0.150      14.180                          

 Recovery time                                          -0.476      13.704                          

 Data required time                                                 13.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.704                          
 Data arrival time                                                  14.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.978
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.182       3.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.735       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.093       4.141 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.800       5.941         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.093       6.034 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.023       7.057         ntR1181          
 CLMS_134_117/Y3                   td                    0.271       7.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.396       7.724         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_133/RSCO                 td                    0.085       7.809 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.809         ntR108           
 CLMA_146_137/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.809         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.477%), Route: 3.954ns(84.523%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.127       4.978         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       4.978                          
 clock uncertainty                                       0.150       5.128                          

 Removal time                                            0.000       5.128                          

 Data required time                                                  5.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.128                          
 Data arrival time                                                   7.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.978
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.182       3.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.735       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.093       4.141 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.800       5.941         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.093       6.034 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.023       7.057         ntR1181          
 CLMS_134_117/Y3                   td                    0.271       7.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.396       7.724         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_133/RSCO                 td                    0.085       7.809 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.809         ntR108           
 CLMA_146_137/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.809         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.477%), Route: 3.954ns(84.523%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.127       4.978         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       4.978                          
 clock uncertainty                                       0.150       5.128                          

 Removal time                                            0.000       5.128                          

 Data required time                                                  5.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.128                          
 Data arrival time                                                   7.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.259       2.110         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.110 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.021       3.131         ntclkbufg_1      
 CLMS_134_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMS_134_113/Q0                   tco                   0.182       3.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.735       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_102_196/Y6CD                 td                    0.093       4.141 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.800       5.941         ntR1182          
 CLMA_62_193/Y6CD                  td                    0.093       6.034 r       CLKROUTE_4/Z     
                                   net (fanout=1)        1.023       7.057         ntR1181          
 CLMS_134_117/Y3                   td                    0.271       7.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=47)       0.396       7.724         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_133/RSCO                 td                    0.085       7.809 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.809         ntR108           
 CLMA_146_137/RSCO                 td                    0.085       7.894 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.894         ntR107           
 CLMA_146_141/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.894         Logic Levels: 5  
                                                                                   Logic: 0.809ns(16.985%), Route: 3.954ns(83.015%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.123       4.974         ntclkbufg_0      
 CLMA_146_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       4.974                          
 clock uncertainty                                       0.150       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   7.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.429       3.938         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   1.780       5.718 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.937       7.655         rddata[11]       
 CLMA_62_136/Y1                    td                    0.244       7.899 f       u_lcd_rgb_top/u_lcd_driver/N34[11]/gateop_perm/Z
                                   net (fanout=1)        1.148       9.047         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.106       9.153 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000       9.153         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    2.358      11.511 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      11.558         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  11.558         Logic Levels: 3  
                                                                                   Logic: 4.488ns(58.898%), Route: 3.132ns(41.102%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[15] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.429       3.938         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   1.780       5.718 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.830       7.548         rddata[10]       
 CLMA_62_124/Y0                    td                    0.150       7.698 f       u_lcd_rgb_top/u_lcd_driver/N34[10]/gateop_perm/Z
                                   net (fanout=1)        0.740       8.438         u_lcd_rgb_top/lcd_rgb_565 [10]
 IOL_7_141/DO                      td                    0.106       8.544 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_1/O
                                   net (fanout=1)        0.000       8.544         u_lcd_rgb_top.lcd_rgb_tri[15]/ntO
 IOBS_0_140/PAD                    td                    2.358      10.902 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_0/IO
                                   net (fanout=1)        0.059      10.961         nt_lcd_rgb[15]   
 L7                                                                        f       lcd_rgb[15] (port)

 Data arrival time                                                  10.961         Logic Levels: 3  
                                                                                   Logic: 4.394ns(62.566%), Route: 2.629ns(37.434%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[14] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.041       2.149         nt_sys_clk       
 CLMS_114_125/Y1                   td                    0.360       2.509 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.412       3.921         lcd_clk          
 DRM_210_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_24/QB0[1]                 tco                   1.780       5.701 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.673       7.374         rddata[9]        
 CLMA_62_124/Y1                    td                    0.244       7.618 f       u_lcd_rgb_top/u_lcd_driver/N34[9]/gateop_perm/Z
                                   net (fanout=1)        0.740       8.358         u_lcd_rgb_top/lcd_rgb_565 [9]
 IOL_7_142/DO                      td                    0.106       8.464 f       u_lcd_rgb_top.lcd_rgb_tri[14]/opit_1/O
                                   net (fanout=1)        0.000       8.464         u_lcd_rgb_top.lcd_rgb_tri[14]/ntO
 IOBS_0_141/PAD                    td                    2.358      10.822 f       u_lcd_rgb_top.lcd_rgb_tri[14]/opit_0/O
                                   net (fanout=1)        0.061      10.883         nt_lcd_rgb[14]   
 K6                                                                        f       lcd_rgb[14] (port)

 Data arrival time                                                  10.883         Logic Levels: 3  
                                                                                   Logic: 4.488ns(64.464%), Route: 2.474ns(35.536%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[11]    
 IOBS_244_76/DIN                   td                    0.371       0.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_77/RX_DATA_DD             td                    0.371       0.808 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.993         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_77/Y2                    td                    0.167       1.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.251       1.411         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N48233
 CLMA_238_60/A3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.411         Logic Levels: 3  
                                                                                   Logic: 0.909ns(64.422%), Route: 0.502ns(35.578%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.036       0.036         nt_mem_dq[0]     
 IOBS_244_89/DIN                   td                    0.371       0.407 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.407         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_243_90/RX_DATA_DD             td                    0.371       0.778 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.273       1.051         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_234_89/Y0                    td                    0.130       1.181 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.236       1.417         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47865
 CLMS_238_81/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.417         Logic Levels: 3  
                                                                                   Logic: 0.872ns(61.538%), Route: 0.545ns(38.462%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[4] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P1                                                      0.000       0.000 r       cam_data[4] (port)
                                   net (fanout=1)        0.058       0.058         cam_data[4]      
 IOBS_0_53/DIN                     td                    0.734       0.792 r       cam_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.792         cam_data_ibuf[4]/ntD
 IOL_7_54/RX_DATA_DD               td                    0.066       0.858 r       cam_data_ibuf[4]/opit_1/OUT
                                   net (fanout=2)        0.574       1.432         nt_cam_data[4]   
 CLMS_78_57/C2                                                             r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   1.432         Logic Levels: 2  
                                                                                   Logic: 0.800ns(55.866%), Route: 0.632ns(44.134%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_142_68/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_68/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_44/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           High Pulse Width  APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 9.090       10.000          0.910           Low Pulse Width   APM_86_68/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 9.282       10.000          0.718           High Pulse Width  DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_166_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_166_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_150_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------+
| Type       | File Name                                                                  
+------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/25G/ov5640_lcd_yuv/prj/place_route/ov5640_lcd_yuv_pnr.adf       
| Output     | D:/Desktop/25G/ov5640_lcd_yuv/prj/report_timing/ov5640_lcd_yuv_rtp.adf     
|            | D:/Desktop/25G/ov5640_lcd_yuv/prj/report_timing/ov5640_lcd_yuv.rtr         
|            | D:/Desktop/25G/ov5640_lcd_yuv/prj/report_timing/rtr.db                     
+------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 925 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
