# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RTLFullyPipelinedSpMV.ip_user_files/ipstatic/hdl/verilog/len_stream_AXILiteS_s_axi.v" \
"../../../../RTLFullyPipelinedSpMV.ip_user_files/ipstatic/hdl/verilog/Loop_1_proc.v" \
"../../../../RTLFullyPipelinedSpMV.ip_user_files/ipstatic/hdl/verilog/len_stream.v" \
"../../../../RTLFullyPipelinedSpMV.ip_user_files/ipstatic/hdl/verilog/Block_proc.v" \
"../../../../RTLFullyPipelinedSpMV.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../RTLFullyPipelinedSpMV.srcs/sources_1/ip/len_stream_0/sim/len_stream_0.v" \
"../../../../../TLASTGenerator/TLASTGenerator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
