// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Mon Jun 11 09:01:18 2018
// Host        : AndoUbuntu running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim trx_ahb.vm
// Design      : trx_ahb
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* SC_CMD = "1" *) (* SC_IDLE = "0" *) (* SC_RD_WAIT = "3" *) 
(* SC_WR_WAIT = "2" *) (* SR_ARB = "1" *) (* SR_IDLE = "0" *) 
(* SR_RD0 = "2" *) (* SR_RD1 = "3" *) (* SR_RD2 = "4" *) 
(* SR_RD3 = "5" *) (* SR_RD4 = "6" *) (* SR_RD5 = "7" *) 
(* SR_RD6 = "8" *) (* SW_ARB = "1" *) (* SW_IDLE = "0" *) 
(* SW_WR0 = "2" *) (* SW_WR1 = "3" *) (* SW_WR2 = "4" *) 
(* TRANSACTOR_ID = "4'b0000" *) 
(* NotValidForBitStream *)
module trx_ahb
   (HRESETn,
    HCLK,
    HBUSREQ,
    HGRANT,
    HADDR,
    HPROT,
    HTRANS,
    HLOCK,
    HWRITE,
    HSIZE,
    HBURST,
    HWDATA,
    HRDATA,
    HRESP,
    HREADY,
    IRQ,
    FIQ,
    GPOUT,
    GPIN,
    transactor_sel,
    cmd_ready,
    cmd_valid,
    cmd_data,
    cmd_items,
    u2f_ready,
    u2f_valid,
    u2f_data,
    u2f_items,
    f2u_ready,
    f2u_valid,
    f2u_data,
    f2u_rooms);
  input HRESETn;
  input HCLK;
  (* mark_debug = "true" *) output HBUSREQ;
  (* mark_debug = "true" *) input HGRANT;
  (* mark_debug = "true" *) output [31:0]HADDR;
  (* mark_debug = "true" *) output [3:0]HPROT;
  (* mark_debug = "true" *) output [1:0]HTRANS;
  (* mark_debug = "true" *) output HLOCK;
  (* mark_debug = "true" *) output HWRITE;
  (* mark_debug = "true" *) output [2:0]HSIZE;
  (* mark_debug = "true" *) output [2:0]HBURST;
  (* mark_debug = "true" *) output [31:0]HWDATA;
  (* mark_debug = "true" *) input [31:0]HRDATA;
  (* mark_debug = "true" *) input [1:0]HRESP;
  (* mark_debug = "true" *) input HREADY;
  (* mark_debug = "true" *) input IRQ;
  (* mark_debug = "true" *) input FIQ;
  (* mark_debug = "true" *) output [15:0]GPOUT;
  (* mark_debug = "true" *) input [15:0]GPIN;
  (* mark_debug = "true" *) input [3:0]transactor_sel;
  (* mark_debug = "true" *) output cmd_ready;
  (* mark_debug = "true" *) input cmd_valid;
  (* mark_debug = "true" *) input [31:0]cmd_data;
  (* mark_debug = "true" *) input [15:0]cmd_items;
  (* mark_debug = "true" *) output u2f_ready;
  (* mark_debug = "true" *) input u2f_valid;
  (* mark_debug = "true" *) input [31:0]u2f_data;
  (* mark_debug = "true" *) input [15:0]u2f_items;
  (* mark_debug = "true" *) input f2u_ready;
  (* mark_debug = "true" *) output f2u_valid;
  (* mark_debug = "true" *) output [33:0]f2u_data;
  (* mark_debug = "true" *) input [15:0]f2u_rooms;

  wire \<const0> ;
  (* MARK_DEBUG *) wire [31:0]CADDR;
  wire \CADDR[31]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [2:0]CBURST;
  (* MARK_DEBUG *) wire CEI;
  (* MARK_DEBUG *) wire [11:0]CLENGTH;
  (* MARK_DEBUG *) wire [1:0]CLOCK;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [31:0]CMD;
  wire \CMD[0]_i_1_n_0 ;
  wire \CMD[10]_i_1_n_0 ;
  wire \CMD[11]_i_1_n_0 ;
  wire \CMD[12]_i_1_n_0 ;
  wire \CMD[13]_i_1_n_0 ;
  wire \CMD[14]_i_1_n_0 ;
  wire \CMD[15]_i_1_n_0 ;
  wire \CMD[16]_i_1_n_0 ;
  wire \CMD[17]_i_1_n_0 ;
  wire \CMD[18]_i_1_n_0 ;
  wire \CMD[18]_i_2_n_0 ;
  wire \CMD[18]_i_3_n_0 ;
  wire \CMD[18]_i_4_n_0 ;
  wire \CMD[18]_i_5_n_0 ;
  wire \CMD[18]_i_6_n_0 ;
  wire \CMD[19]_i_1_n_0 ;
  wire \CMD[1]_i_1_n_0 ;
  wire \CMD[20]_i_1_n_0 ;
  wire \CMD[21]_i_1_n_0 ;
  wire \CMD[22]_i_1_n_0 ;
  wire \CMD[23]_i_1_n_0 ;
  wire \CMD[24]_i_1_n_0 ;
  wire \CMD[25]_i_1_n_0 ;
  wire \CMD[26]_i_1_n_0 ;
  wire \CMD[27]_i_1_n_0 ;
  wire \CMD[28]_i_1_n_0 ;
  wire \CMD[29]_i_1_n_0 ;
  wire \CMD[29]_i_2_n_0 ;
  wire \CMD[2]_i_1_n_0 ;
  wire \CMD[30]_i_1_n_0 ;
  wire \CMD[31]_i_1_n_0 ;
  wire \CMD[31]_i_2_n_0 ;
  wire \CMD[3]_i_1_n_0 ;
  wire \CMD[4]_i_1_n_0 ;
  wire \CMD[5]_i_1_n_0 ;
  wire \CMD[6]_i_1_n_0 ;
  wire \CMD[7]_i_1_n_0 ;
  wire \CMD[8]_i_1_n_0 ;
  wire \CMD[8]_i_2_n_0 ;
  wire \CMD[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [3:0]CPROT;
  (* MARK_DEBUG *) wire [1:0]CSIZE;
  (* MARK_DEBUG *) wire CWRITE;
  (* MARK_DEBUG *) wire FIQ;
  (* MARK_DEBUG *) wire [15:0]GPIN;
  (* MARK_DEBUG *) wire [15:0]GPOUT;
  wire \GPOUT[15]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [31:0]HADDR;
  (* MARK_DEBUG *) wire [2:0]HBURST;
  (* MARK_DEBUG *) wire HBUSREQ;
  wire HCLK;
  (* MARK_DEBUG *) wire HGRANT;
  (* MARK_DEBUG *) wire [3:0]HPROT;
  (* MARK_DEBUG *) wire [31:0]HRDATA;
  (* MARK_DEBUG *) wire HREADY;
  wire HRESETn;
  (* MARK_DEBUG *) wire [2:0]HSIZE;
  (* MARK_DEBUG *) wire [1:0]HTRANS;
  (* MARK_DEBUG *) wire [31:0]HWDATA;
  wire \HWDATA[0]_i_1_n_0 ;
  wire \HWDATA[10]_i_1_n_0 ;
  wire \HWDATA[10]_i_2_n_0 ;
  wire \HWDATA[11]_i_1_n_0 ;
  wire \HWDATA[11]_i_2_n_0 ;
  wire \HWDATA[12]_i_1_n_0 ;
  wire \HWDATA[12]_i_2_n_0 ;
  wire \HWDATA[13]_i_1_n_0 ;
  wire \HWDATA[13]_i_2_n_0 ;
  wire \HWDATA[14]_i_1_n_0 ;
  wire \HWDATA[14]_i_2_n_0 ;
  wire \HWDATA[15]_i_1_n_0 ;
  wire \HWDATA[15]_i_2_n_0 ;
  wire \HWDATA[15]_i_3_n_0 ;
  wire \HWDATA[16]_i_1_n_0 ;
  wire \HWDATA[17]_i_1_n_0 ;
  wire \HWDATA[18]_i_1_n_0 ;
  wire \HWDATA[19]_i_1_n_0 ;
  wire \HWDATA[1]_i_1_n_0 ;
  wire \HWDATA[20]_i_1_n_0 ;
  wire \HWDATA[21]_i_1_n_0 ;
  wire \HWDATA[22]_i_1_n_0 ;
  wire \HWDATA[23]_i_1_n_0 ;
  wire \HWDATA[23]_i_2_n_0 ;
  wire \HWDATA[23]_i_3_n_0 ;
  wire \HWDATA[24]_i_1_n_0 ;
  wire \HWDATA[24]_i_2_n_0 ;
  wire \HWDATA[25]_i_1_n_0 ;
  wire \HWDATA[25]_i_2_n_0 ;
  wire \HWDATA[26]_i_1_n_0 ;
  wire \HWDATA[26]_i_2_n_0 ;
  wire \HWDATA[27]_i_1_n_0 ;
  wire \HWDATA[27]_i_2_n_0 ;
  wire \HWDATA[28]_i_1_n_0 ;
  wire \HWDATA[28]_i_2_n_0 ;
  wire \HWDATA[29]_i_1_n_0 ;
  wire \HWDATA[29]_i_2_n_0 ;
  wire \HWDATA[2]_i_1_n_0 ;
  wire \HWDATA[30]_i_1_n_0 ;
  wire \HWDATA[30]_i_2_n_0 ;
  wire \HWDATA[31]_i_2_n_0 ;
  wire \HWDATA[31]_i_3_n_0 ;
  wire \HWDATA[31]_i_4_n_0 ;
  wire \HWDATA[3]_i_1_n_0 ;
  wire \HWDATA[4]_i_1_n_0 ;
  wire \HWDATA[5]_i_1_n_0 ;
  wire \HWDATA[6]_i_1_n_0 ;
  wire \HWDATA[7]_i_1_n_0 ;
  wire \HWDATA[8]_i_1_n_0 ;
  wire \HWDATA[8]_i_2_n_0 ;
  wire \HWDATA[9]_i_1_n_0 ;
  wire \HWDATA[9]_i_2_n_0 ;
  wire HWDATA_reg0;
  (* MARK_DEBUG *) wire HWRITE;
  (* MARK_DEBUG *) wire IRQ;
  (* MARK_DEBUG *) wire [31:0]cmd_data;
  (* MARK_DEBUG *) wire cmd_ready;
  wire cmd_ready_i_1_n_0;
  wire cmd_ready_i_2_n_0;
  (* MARK_DEBUG *) wire cmd_valid;
  (* MARK_DEBUG *) wire [33:0]f2u_data;
  wire \f2u_data[0]_i_1_n_0 ;
  wire \f2u_data[0]_i_2_n_0 ;
  wire \f2u_data[0]_i_3_n_0 ;
  wire \f2u_data[10]_i_1_n_0 ;
  wire \f2u_data[10]_i_2_n_0 ;
  wire \f2u_data[10]_i_3_n_0 ;
  wire \f2u_data[10]_i_4_n_0 ;
  wire \f2u_data[11]_i_1_n_0 ;
  wire \f2u_data[11]_i_2_n_0 ;
  wire \f2u_data[11]_i_3_n_0 ;
  wire \f2u_data[11]_i_4_n_0 ;
  wire \f2u_data[12]_i_1_n_0 ;
  wire \f2u_data[12]_i_2_n_0 ;
  wire \f2u_data[12]_i_3_n_0 ;
  wire \f2u_data[12]_i_4_n_0 ;
  wire \f2u_data[13]_i_1_n_0 ;
  wire \f2u_data[13]_i_2_n_0 ;
  wire \f2u_data[13]_i_3_n_0 ;
  wire \f2u_data[13]_i_4_n_0 ;
  wire \f2u_data[14]_i_1_n_0 ;
  wire \f2u_data[14]_i_2_n_0 ;
  wire \f2u_data[14]_i_3_n_0 ;
  wire \f2u_data[14]_i_4_n_0 ;
  wire \f2u_data[15]_i_1_n_0 ;
  wire \f2u_data[15]_i_2_n_0 ;
  wire \f2u_data[15]_i_3_n_0 ;
  wire \f2u_data[15]_i_4_n_0 ;
  wire \f2u_data[15]_i_5_n_0 ;
  wire \f2u_data[15]_i_6_n_0 ;
  wire \f2u_data[16]_i_1_n_0 ;
  wire \f2u_data[16]_i_2_n_0 ;
  wire \f2u_data[17]_i_1_n_0 ;
  wire \f2u_data[17]_i_2_n_0 ;
  wire \f2u_data[17]_i_3_n_0 ;
  wire \f2u_data[17]_i_4_n_0 ;
  wire \f2u_data[18]_i_1_n_0 ;
  wire \f2u_data[18]_i_2_n_0 ;
  wire \f2u_data[19]_i_1_n_0 ;
  wire \f2u_data[19]_i_2_n_0 ;
  wire \f2u_data[1]_i_1_n_0 ;
  wire \f2u_data[1]_i_2_n_0 ;
  wire \f2u_data[1]_i_3_n_0 ;
  wire \f2u_data[20]_i_1_n_0 ;
  wire \f2u_data[20]_i_2_n_0 ;
  wire \f2u_data[21]_i_1_n_0 ;
  wire \f2u_data[21]_i_2_n_0 ;
  wire \f2u_data[22]_i_1_n_0 ;
  wire \f2u_data[22]_i_2_n_0 ;
  wire \f2u_data[23]_i_1_n_0 ;
  wire \f2u_data[23]_i_2_n_0 ;
  wire \f2u_data[24]_i_1_n_0 ;
  wire \f2u_data[24]_i_2_n_0 ;
  wire \f2u_data[25]_i_1_n_0 ;
  wire \f2u_data[25]_i_2_n_0 ;
  wire \f2u_data[26]_i_1_n_0 ;
  wire \f2u_data[26]_i_2_n_0 ;
  wire \f2u_data[27]_i_1_n_0 ;
  wire \f2u_data[27]_i_2_n_0 ;
  wire \f2u_data[28]_i_1_n_0 ;
  wire \f2u_data[28]_i_2_n_0 ;
  wire \f2u_data[28]_i_3_n_0 ;
  wire \f2u_data[29]_i_1_n_0 ;
  wire \f2u_data[29]_i_2_n_0 ;
  wire \f2u_data[29]_i_3_n_0 ;
  wire \f2u_data[29]_i_4_n_0 ;
  wire \f2u_data[29]_i_5_n_0 ;
  wire \f2u_data[2]_i_1_n_0 ;
  wire \f2u_data[2]_i_2_n_0 ;
  wire \f2u_data[2]_i_3_n_0 ;
  wire \f2u_data[30]_i_1_n_0 ;
  wire \f2u_data[30]_i_2_n_0 ;
  wire \f2u_data[30]_i_3_n_0 ;
  wire \f2u_data[30]_i_4_n_0 ;
  wire \f2u_data[31]_i_1_n_0 ;
  wire \f2u_data[31]_i_2_n_0 ;
  wire \f2u_data[31]_i_3_n_0 ;
  wire \f2u_data[31]_i_4_n_0 ;
  wire \f2u_data[31]_i_5_n_0 ;
  wire \f2u_data[31]_i_6_n_0 ;
  wire \f2u_data[32]_i_1_n_0 ;
  wire \f2u_data[33]_i_1_n_0 ;
  wire \f2u_data[3]_i_1_n_0 ;
  wire \f2u_data[3]_i_2_n_0 ;
  wire \f2u_data[3]_i_3_n_0 ;
  wire \f2u_data[4]_i_1_n_0 ;
  wire \f2u_data[4]_i_2_n_0 ;
  wire \f2u_data[4]_i_3_n_0 ;
  wire \f2u_data[5]_i_1_n_0 ;
  wire \f2u_data[5]_i_2_n_0 ;
  wire \f2u_data[5]_i_3_n_0 ;
  wire \f2u_data[6]_i_1_n_0 ;
  wire \f2u_data[6]_i_2_n_0 ;
  wire \f2u_data[6]_i_3_n_0 ;
  wire \f2u_data[7]_i_1_n_0 ;
  wire \f2u_data[7]_i_2_n_0 ;
  wire \f2u_data[7]_i_3_n_0 ;
  wire \f2u_data[7]_i_4_n_0 ;
  wire \f2u_data[7]_i_5_n_0 ;
  wire \f2u_data[7]_i_6_n_0 ;
  wire \f2u_data[8]_i_1_n_0 ;
  wire \f2u_data[8]_i_2_n_0 ;
  wire \f2u_data[8]_i_3_n_0 ;
  wire \f2u_data[8]_i_4_n_0 ;
  wire \f2u_data[9]_i_1_n_0 ;
  wire \f2u_data[9]_i_2_n_0 ;
  wire \f2u_data[9]_i_3_n_0 ;
  wire \f2u_data[9]_i_4_n_0 ;
  (* MARK_DEBUG *) wire f2u_ready;
  (* MARK_DEBUG *) wire [15:0]f2u_rooms;
  (* MARK_DEBUG *) wire f2u_valid;
  wire f2u_valid_i_1_n_0;
  wire f2u_valid_i_2_n_0;
  wire f2u_valid_i_3_n_0;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [15:0]rd_cnt;
  wire \rd_cnt[0]_i_1_n_0 ;
  wire \rd_cnt[10]_i_1_n_0 ;
  wire \rd_cnt[11]_i_1_n_0 ;
  wire \rd_cnt[12]_i_1_n_0 ;
  wire \rd_cnt[13]_i_1_n_0 ;
  wire \rd_cnt[14]_i_1_n_0 ;
  wire \rd_cnt[15]_i_1_n_0 ;
  wire \rd_cnt[15]_i_3_n_0 ;
  wire \rd_cnt[1]_i_1_n_0 ;
  wire \rd_cnt[2]_i_1_n_0 ;
  wire \rd_cnt[3]_i_1_n_0 ;
  wire \rd_cnt[3]_i_3_n_0 ;
  wire \rd_cnt[4]_i_1_n_0 ;
  wire \rd_cnt[5]_i_1_n_0 ;
  wire \rd_cnt[6]_i_1_n_0 ;
  wire \rd_cnt[7]_i_1_n_0 ;
  wire \rd_cnt[8]_i_1_n_0 ;
  wire \rd_cnt[9]_i_1_n_0 ;
  wire \rd_cnt_reg[11]_i_2_n_0 ;
  wire \rd_cnt_reg[11]_i_2_n_1 ;
  wire \rd_cnt_reg[11]_i_2_n_2 ;
  wire \rd_cnt_reg[11]_i_2_n_3 ;
  wire \rd_cnt_reg[11]_i_2_n_4 ;
  wire \rd_cnt_reg[11]_i_2_n_5 ;
  wire \rd_cnt_reg[11]_i_2_n_6 ;
  wire \rd_cnt_reg[11]_i_2_n_7 ;
  wire \rd_cnt_reg[15]_i_2_n_1 ;
  wire \rd_cnt_reg[15]_i_2_n_2 ;
  wire \rd_cnt_reg[15]_i_2_n_3 ;
  wire \rd_cnt_reg[15]_i_2_n_4 ;
  wire \rd_cnt_reg[15]_i_2_n_5 ;
  wire \rd_cnt_reg[15]_i_2_n_6 ;
  wire \rd_cnt_reg[15]_i_2_n_7 ;
  wire \rd_cnt_reg[3]_i_2_n_0 ;
  wire \rd_cnt_reg[3]_i_2_n_1 ;
  wire \rd_cnt_reg[3]_i_2_n_2 ;
  wire \rd_cnt_reg[3]_i_2_n_3 ;
  wire \rd_cnt_reg[3]_i_2_n_4 ;
  wire \rd_cnt_reg[3]_i_2_n_5 ;
  wire \rd_cnt_reg[3]_i_2_n_6 ;
  wire \rd_cnt_reg[3]_i_2_n_7 ;
  wire \rd_cnt_reg[7]_i_2_n_0 ;
  wire \rd_cnt_reg[7]_i_2_n_1 ;
  wire \rd_cnt_reg[7]_i_2_n_2 ;
  wire \rd_cnt_reg[7]_i_2_n_3 ;
  wire \rd_cnt_reg[7]_i_2_n_4 ;
  wire \rd_cnt_reg[7]_i_2_n_5 ;
  wire \rd_cnt_reg[7]_i_2_n_6 ;
  wire \rd_cnt_reg[7]_i_2_n_7 ;
  (* MARK_DEBUG *) wire [31:0]read_HADDR;
  wire \read_HADDR[0]_i_1_n_0 ;
  wire \read_HADDR[0]_i_2_n_0 ;
  wire \read_HADDR[10]_i_1_n_0 ;
  wire \read_HADDR[10]_i_2_n_0 ;
  wire \read_HADDR[11]_i_1_n_0 ;
  wire \read_HADDR[11]_i_3_n_0 ;
  wire \read_HADDR[12]_i_1_n_0 ;
  wire \read_HADDR[12]_i_2_n_0 ;
  wire \read_HADDR[13]_i_1_n_0 ;
  wire \read_HADDR[13]_i_2_n_0 ;
  wire \read_HADDR[14]_i_1_n_0 ;
  wire \read_HADDR[14]_i_2_n_0 ;
  wire \read_HADDR[15]_i_1_n_0 ;
  wire \read_HADDR[15]_i_3_n_0 ;
  wire \read_HADDR[16]_i_1_n_0 ;
  wire \read_HADDR[16]_i_2_n_0 ;
  wire \read_HADDR[17]_i_1_n_0 ;
  wire \read_HADDR[17]_i_2_n_0 ;
  wire \read_HADDR[18]_i_1_n_0 ;
  wire \read_HADDR[18]_i_2_n_0 ;
  wire \read_HADDR[19]_i_1_n_0 ;
  wire \read_HADDR[19]_i_3_n_0 ;
  wire \read_HADDR[1]_i_1_n_0 ;
  wire \read_HADDR[1]_i_2_n_0 ;
  wire \read_HADDR[20]_i_1_n_0 ;
  wire \read_HADDR[20]_i_2_n_0 ;
  wire \read_HADDR[21]_i_1_n_0 ;
  wire \read_HADDR[21]_i_2_n_0 ;
  wire \read_HADDR[22]_i_1_n_0 ;
  wire \read_HADDR[22]_i_2_n_0 ;
  wire \read_HADDR[23]_i_1_n_0 ;
  wire \read_HADDR[23]_i_3_n_0 ;
  wire \read_HADDR[24]_i_1_n_0 ;
  wire \read_HADDR[24]_i_2_n_0 ;
  wire \read_HADDR[25]_i_1_n_0 ;
  wire \read_HADDR[25]_i_2_n_0 ;
  wire \read_HADDR[26]_i_1_n_0 ;
  wire \read_HADDR[26]_i_2_n_0 ;
  wire \read_HADDR[27]_i_1_n_0 ;
  wire \read_HADDR[27]_i_3_n_0 ;
  wire \read_HADDR[28]_i_1_n_0 ;
  wire \read_HADDR[28]_i_2_n_0 ;
  wire \read_HADDR[29]_i_1_n_0 ;
  wire \read_HADDR[29]_i_2_n_0 ;
  wire \read_HADDR[2]_i_1_n_0 ;
  wire \read_HADDR[2]_i_2_n_0 ;
  wire \read_HADDR[30]_i_1_n_0 ;
  wire \read_HADDR[30]_i_2_n_0 ;
  wire \read_HADDR[30]_i_3_n_0 ;
  wire \read_HADDR[30]_i_4_n_0 ;
  wire \read_HADDR[30]_i_5_n_0 ;
  wire \read_HADDR[31]_i_1_n_0 ;
  wire \read_HADDR[31]_i_3_n_0 ;
  wire \read_HADDR[31]_i_4_n_0 ;
  wire \read_HADDR[31]_i_5_n_0 ;
  wire \read_HADDR[31]_i_6_n_0 ;
  wire \read_HADDR[3]_i_1_n_0 ;
  wire \read_HADDR[3]_i_3_n_0 ;
  wire \read_HADDR[3]_i_4_n_0 ;
  wire \read_HADDR[3]_i_5_n_0 ;
  wire \read_HADDR[3]_i_6_n_0 ;
  wire \read_HADDR[4]_i_1_n_0 ;
  wire \read_HADDR[4]_i_2_n_0 ;
  wire \read_HADDR[5]_i_1_n_0 ;
  wire \read_HADDR[5]_i_2_n_0 ;
  wire \read_HADDR[6]_i_1_n_0 ;
  wire \read_HADDR[6]_i_2_n_0 ;
  wire \read_HADDR[7]_i_1_n_0 ;
  wire \read_HADDR[7]_i_3_n_0 ;
  wire \read_HADDR[8]_i_1_n_0 ;
  wire \read_HADDR[8]_i_2_n_0 ;
  wire \read_HADDR[9]_i_1_n_0 ;
  wire \read_HADDR[9]_i_2_n_0 ;
  wire \read_HADDR_reg[11]_i_2_n_0 ;
  wire \read_HADDR_reg[11]_i_2_n_1 ;
  wire \read_HADDR_reg[11]_i_2_n_2 ;
  wire \read_HADDR_reg[11]_i_2_n_3 ;
  wire \read_HADDR_reg[11]_i_2_n_4 ;
  wire \read_HADDR_reg[11]_i_2_n_5 ;
  wire \read_HADDR_reg[11]_i_2_n_6 ;
  wire \read_HADDR_reg[11]_i_2_n_7 ;
  wire \read_HADDR_reg[15]_i_2_n_0 ;
  wire \read_HADDR_reg[15]_i_2_n_1 ;
  wire \read_HADDR_reg[15]_i_2_n_2 ;
  wire \read_HADDR_reg[15]_i_2_n_3 ;
  wire \read_HADDR_reg[15]_i_2_n_4 ;
  wire \read_HADDR_reg[15]_i_2_n_5 ;
  wire \read_HADDR_reg[15]_i_2_n_6 ;
  wire \read_HADDR_reg[15]_i_2_n_7 ;
  wire \read_HADDR_reg[19]_i_2_n_0 ;
  wire \read_HADDR_reg[19]_i_2_n_1 ;
  wire \read_HADDR_reg[19]_i_2_n_2 ;
  wire \read_HADDR_reg[19]_i_2_n_3 ;
  wire \read_HADDR_reg[19]_i_2_n_4 ;
  wire \read_HADDR_reg[19]_i_2_n_5 ;
  wire \read_HADDR_reg[19]_i_2_n_6 ;
  wire \read_HADDR_reg[19]_i_2_n_7 ;
  wire \read_HADDR_reg[23]_i_2_n_0 ;
  wire \read_HADDR_reg[23]_i_2_n_1 ;
  wire \read_HADDR_reg[23]_i_2_n_2 ;
  wire \read_HADDR_reg[23]_i_2_n_3 ;
  wire \read_HADDR_reg[23]_i_2_n_4 ;
  wire \read_HADDR_reg[23]_i_2_n_5 ;
  wire \read_HADDR_reg[23]_i_2_n_6 ;
  wire \read_HADDR_reg[23]_i_2_n_7 ;
  wire \read_HADDR_reg[27]_i_2_n_0 ;
  wire \read_HADDR_reg[27]_i_2_n_1 ;
  wire \read_HADDR_reg[27]_i_2_n_2 ;
  wire \read_HADDR_reg[27]_i_2_n_3 ;
  wire \read_HADDR_reg[27]_i_2_n_4 ;
  wire \read_HADDR_reg[27]_i_2_n_5 ;
  wire \read_HADDR_reg[27]_i_2_n_6 ;
  wire \read_HADDR_reg[27]_i_2_n_7 ;
  wire \read_HADDR_reg[31]_i_2_n_1 ;
  wire \read_HADDR_reg[31]_i_2_n_2 ;
  wire \read_HADDR_reg[31]_i_2_n_3 ;
  wire \read_HADDR_reg[31]_i_2_n_4 ;
  wire \read_HADDR_reg[31]_i_2_n_5 ;
  wire \read_HADDR_reg[31]_i_2_n_6 ;
  wire \read_HADDR_reg[31]_i_2_n_7 ;
  wire \read_HADDR_reg[3]_i_2_n_0 ;
  wire \read_HADDR_reg[3]_i_2_n_1 ;
  wire \read_HADDR_reg[3]_i_2_n_2 ;
  wire \read_HADDR_reg[3]_i_2_n_3 ;
  wire \read_HADDR_reg[3]_i_2_n_4 ;
  wire \read_HADDR_reg[3]_i_2_n_5 ;
  wire \read_HADDR_reg[3]_i_2_n_6 ;
  wire \read_HADDR_reg[3]_i_2_n_7 ;
  wire \read_HADDR_reg[7]_i_2_n_0 ;
  wire \read_HADDR_reg[7]_i_2_n_1 ;
  wire \read_HADDR_reg[7]_i_2_n_2 ;
  wire \read_HADDR_reg[7]_i_2_n_3 ;
  wire \read_HADDR_reg[7]_i_2_n_4 ;
  wire \read_HADDR_reg[7]_i_2_n_5 ;
  wire \read_HADDR_reg[7]_i_2_n_6 ;
  wire \read_HADDR_reg[7]_i_2_n_7 ;
  (* MARK_DEBUG *) wire [2:0]read_HBURST;
  wire \read_HBURST[0]_i_1_n_0 ;
  wire \read_HBURST[1]_i_1_n_0 ;
  wire \read_HBURST[2]_i_1_n_0 ;
  (* MARK_DEBUG *) wire read_HBUSREQ;
  wire read_HBUSREQ30_in;
  wire read_HBUSREQ_i_1_n_0;
  wire read_HBUSREQ_i_2_n_0;
  wire read_HBUSREQ_i_3_n_0;
  wire read_HBUSREQ_i_4_n_0;
  wire read_HBUSREQ_i_5_n_0;
  wire read_HBUSREQ_i_6_n_0;
  (* MARK_DEBUG *) wire [3:0]read_HPROT;
  wire \read_HPROT[0]_i_1_n_0 ;
  wire \read_HPROT[1]_i_1_n_0 ;
  wire \read_HPROT[2]_i_1_n_0 ;
  wire \read_HPROT[3]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [2:0]read_HSIZE;
  wire \read_HSIZE[0]_i_1_n_0 ;
  wire \read_HSIZE[1]_i_1_n_0 ;
  wire \read_HSIZE[2]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [1:0]read_HTRANS;
  wire \read_HTRANS[0]_i_1_n_0 ;
  wire \read_HTRANS[0]_i_2_n_0 ;
  wire \read_HTRANS[0]_i_3_n_0 ;
  wire \read_HTRANS[0]_i_4_n_0 ;
  wire \read_HTRANS[0]_i_5_n_0 ;
  wire \read_HTRANS[1]_i_1_n_0 ;
  wire \read_HTRANS[1]_i_2_n_0 ;
  wire \read_HTRANS[1]_i_3_n_0 ;
  wire \read_HTRANS[1]_i_4_n_0 ;
  (* MARK_DEBUG *) wire read_HWRITE;
  wire read_HWRITE_i_1_n_0;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [12:0]read_beats;
  wire \read_beats[0]_i_1_n_0 ;
  wire \read_beats[0]_i_2_n_0 ;
  wire \read_beats[0]_i_3_n_0 ;
  wire \read_beats[0]_i_4_n_0 ;
  wire \read_beats[0]_i_5_n_0 ;
  wire \read_beats[0]_i_6_n_0 ;
  wire \read_beats[10]_i_1_n_0 ;
  wire \read_beats[10]_i_2_n_0 ;
  wire \read_beats[10]_i_3_n_0 ;
  wire \read_beats[10]_i_4_n_0 ;
  wire \read_beats[10]_i_5_n_0 ;
  wire \read_beats[10]_i_6_n_0 ;
  wire \read_beats[11]_i_1_n_0 ;
  wire \read_beats[11]_i_2_n_0 ;
  wire \read_beats[11]_i_3_n_0 ;
  wire \read_beats[11]_i_4_n_0 ;
  wire \read_beats[11]_i_5_n_0 ;
  wire \read_beats[12]_i_10_n_0 ;
  wire \read_beats[12]_i_1_n_0 ;
  wire \read_beats[12]_i_2_n_0 ;
  wire \read_beats[12]_i_3_n_0 ;
  wire \read_beats[12]_i_4_n_0 ;
  wire \read_beats[12]_i_6_n_0 ;
  wire \read_beats[12]_i_7_n_0 ;
  wire \read_beats[12]_i_8_n_0 ;
  wire \read_beats[12]_i_9_n_0 ;
  wire \read_beats[1]_i_1_n_0 ;
  wire \read_beats[1]_i_2_n_0 ;
  wire \read_beats[1]_i_3_n_0 ;
  wire \read_beats[1]_i_4_n_0 ;
  wire \read_beats[1]_i_5_n_0 ;
  wire \read_beats[2]_i_1_n_0 ;
  wire \read_beats[2]_i_2_n_0 ;
  wire \read_beats[2]_i_3_n_0 ;
  wire \read_beats[2]_i_4_n_0 ;
  wire \read_beats[2]_i_5_n_0 ;
  wire \read_beats[3]_i_1_n_0 ;
  wire \read_beats[3]_i_2_n_0 ;
  wire \read_beats[3]_i_3_n_0 ;
  wire \read_beats[3]_i_4_n_0 ;
  wire \read_beats[3]_i_5_n_0 ;
  wire \read_beats[4]_i_10_n_0 ;
  wire \read_beats[4]_i_1_n_0 ;
  wire \read_beats[4]_i_2_n_0 ;
  wire \read_beats[4]_i_3_n_0 ;
  wire \read_beats[4]_i_4_n_0 ;
  wire \read_beats[4]_i_6_n_0 ;
  wire \read_beats[4]_i_7_n_0 ;
  wire \read_beats[4]_i_8_n_0 ;
  wire \read_beats[4]_i_9_n_0 ;
  wire \read_beats[5]_i_1_n_0 ;
  wire \read_beats[5]_i_2_n_0 ;
  wire \read_beats[5]_i_3_n_0 ;
  wire \read_beats[5]_i_4_n_0 ;
  wire \read_beats[5]_i_5_n_0 ;
  wire \read_beats[6]_i_1_n_0 ;
  wire \read_beats[6]_i_2_n_0 ;
  wire \read_beats[6]_i_3_n_0 ;
  wire \read_beats[6]_i_4_n_0 ;
  wire \read_beats[6]_i_5_n_0 ;
  wire \read_beats[7]_i_1_n_0 ;
  wire \read_beats[7]_i_2_n_0 ;
  wire \read_beats[7]_i_3_n_0 ;
  wire \read_beats[7]_i_4_n_0 ;
  wire \read_beats[7]_i_5_n_0 ;
  wire \read_beats[8]_i_10_n_0 ;
  wire \read_beats[8]_i_1_n_0 ;
  wire \read_beats[8]_i_2_n_0 ;
  wire \read_beats[8]_i_3_n_0 ;
  wire \read_beats[8]_i_4_n_0 ;
  wire \read_beats[8]_i_6_n_0 ;
  wire \read_beats[8]_i_7_n_0 ;
  wire \read_beats[8]_i_8_n_0 ;
  wire \read_beats[8]_i_9_n_0 ;
  wire \read_beats[9]_i_1_n_0 ;
  wire \read_beats[9]_i_2_n_0 ;
  wire \read_beats[9]_i_3_n_0 ;
  wire \read_beats[9]_i_4_n_0 ;
  wire \read_beats[9]_i_5_n_0 ;
  wire \read_beats_reg[12]_i_5_n_1 ;
  wire \read_beats_reg[12]_i_5_n_2 ;
  wire \read_beats_reg[12]_i_5_n_3 ;
  wire \read_beats_reg[12]_i_5_n_4 ;
  wire \read_beats_reg[12]_i_5_n_5 ;
  wire \read_beats_reg[12]_i_5_n_6 ;
  wire \read_beats_reg[12]_i_5_n_7 ;
  wire \read_beats_reg[4]_i_5_n_0 ;
  wire \read_beats_reg[4]_i_5_n_1 ;
  wire \read_beats_reg[4]_i_5_n_2 ;
  wire \read_beats_reg[4]_i_5_n_3 ;
  wire \read_beats_reg[4]_i_5_n_4 ;
  wire \read_beats_reg[4]_i_5_n_5 ;
  wire \read_beats_reg[4]_i_5_n_6 ;
  wire \read_beats_reg[4]_i_5_n_7 ;
  wire \read_beats_reg[8]_i_5_n_0 ;
  wire \read_beats_reg[8]_i_5_n_1 ;
  wire \read_beats_reg[8]_i_5_n_2 ;
  wire \read_beats_reg[8]_i_5_n_3 ;
  wire \read_beats_reg[8]_i_5_n_4 ;
  wire \read_beats_reg[8]_i_5_n_5 ;
  wire \read_beats_reg[8]_i_5_n_6 ;
  wire \read_beats_reg[8]_i_5_n_7 ;
  (* MARK_DEBUG *) wire [2:0]read_bnum;
  wire \read_bnum[0]_i_1_n_0 ;
  wire \read_bnum[1]_i_1_n_0 ;
  wire \read_bnum[1]_i_2_n_0 ;
  wire \read_bnum[1]_i_3_n_0 ;
  wire \read_bnum[1]_i_4_n_0 ;
  wire \read_bnum[2]_i_1_n_0 ;
  wire \read_bnum[2]_i_2_n_0 ;
  (* MARK_DEBUG *) wire read_done;
  wire read_done_i_1_n_0;
  wire read_done_i_2_n_0;
  wire read_done_i_3_n_0;
  (* MARK_DEBUG *) wire read_go;
  wire read_go_i_1_n_0;
  wire read_go_i_2_n_0;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [12:0]read_parts;
  wire \read_parts[0]_i_1_n_0 ;
  wire \read_parts[0]_i_2_n_0 ;
  wire \read_parts[0]_i_3_n_0 ;
  wire \read_parts[0]_i_4_n_0 ;
  wire \read_parts[0]_i_5_n_0 ;
  wire \read_parts[10]_i_1_n_0 ;
  wire \read_parts[10]_i_2_n_0 ;
  wire \read_parts[10]_i_3_n_0 ;
  wire \read_parts[10]_i_4_n_0 ;
  wire \read_parts[11]_i_1_n_0 ;
  wire \read_parts[11]_i_2_n_0 ;
  wire \read_parts[11]_i_3_n_0 ;
  wire \read_parts[11]_i_4_n_0 ;
  wire \read_parts[12]_i_10_n_0 ;
  wire \read_parts[12]_i_12_n_0 ;
  wire \read_parts[12]_i_14_n_0 ;
  wire \read_parts[12]_i_15_n_0 ;
  wire \read_parts[12]_i_16_n_0 ;
  wire \read_parts[12]_i_17_n_0 ;
  wire \read_parts[12]_i_18_n_0 ;
  wire \read_parts[12]_i_19_n_0 ;
  wire \read_parts[12]_i_1_n_0 ;
  wire \read_parts[12]_i_20_n_0 ;
  wire \read_parts[12]_i_21_n_0 ;
  wire \read_parts[12]_i_22_n_0 ;
  wire \read_parts[12]_i_23_n_0 ;
  wire \read_parts[12]_i_24_n_0 ;
  wire \read_parts[12]_i_25_n_0 ;
  wire \read_parts[12]_i_26_n_0 ;
  wire \read_parts[12]_i_27_n_0 ;
  wire \read_parts[12]_i_28_n_0 ;
  wire \read_parts[12]_i_29_n_0 ;
  wire \read_parts[12]_i_2_n_0 ;
  wire \read_parts[12]_i_30_n_0 ;
  wire \read_parts[12]_i_31_n_0 ;
  wire \read_parts[12]_i_32_n_0 ;
  wire \read_parts[12]_i_33_n_0 ;
  wire \read_parts[12]_i_34_n_0 ;
  wire \read_parts[12]_i_35_n_0 ;
  wire \read_parts[12]_i_36_n_0 ;
  wire \read_parts[12]_i_37_n_0 ;
  wire \read_parts[12]_i_38_n_0 ;
  wire \read_parts[12]_i_39_n_0 ;
  wire \read_parts[12]_i_3_n_0 ;
  wire \read_parts[12]_i_40_n_0 ;
  wire \read_parts[12]_i_41_n_0 ;
  wire \read_parts[12]_i_42_n_0 ;
  wire \read_parts[12]_i_4_n_0 ;
  wire \read_parts[12]_i_5_n_0 ;
  wire \read_parts[12]_i_6_n_0 ;
  wire \read_parts[12]_i_8_n_0 ;
  wire \read_parts[1]_i_1_n_0 ;
  wire \read_parts[1]_i_2_n_0 ;
  wire \read_parts[1]_i_3_n_0 ;
  wire \read_parts[1]_i_4_n_0 ;
  wire \read_parts[2]_i_1_n_0 ;
  wire \read_parts[2]_i_2_n_0 ;
  wire \read_parts[2]_i_3_n_0 ;
  wire \read_parts[2]_i_4_n_0 ;
  wire \read_parts[3]_i_1_n_0 ;
  wire \read_parts[3]_i_2_n_0 ;
  wire \read_parts[3]_i_3_n_0 ;
  wire \read_parts[3]_i_4_n_0 ;
  wire \read_parts[4]_i_10_n_0 ;
  wire \read_parts[4]_i_11_n_0 ;
  wire \read_parts[4]_i_12_n_0 ;
  wire \read_parts[4]_i_13_n_0 ;
  wire \read_parts[4]_i_14_n_0 ;
  wire \read_parts[4]_i_15_n_0 ;
  wire \read_parts[4]_i_16_n_0 ;
  wire \read_parts[4]_i_1_n_0 ;
  wire \read_parts[4]_i_2_n_0 ;
  wire \read_parts[4]_i_3_n_0 ;
  wire \read_parts[4]_i_4_n_0 ;
  wire \read_parts[4]_i_5_n_0 ;
  wire \read_parts[4]_i_8_n_0 ;
  wire \read_parts[4]_i_9_n_0 ;
  wire \read_parts[5]_i_1_n_0 ;
  wire \read_parts[5]_i_2_n_0 ;
  wire \read_parts[5]_i_3_n_0 ;
  wire \read_parts[5]_i_4_n_0 ;
  wire \read_parts[6]_i_1_n_0 ;
  wire \read_parts[6]_i_2_n_0 ;
  wire \read_parts[6]_i_3_n_0 ;
  wire \read_parts[6]_i_4_n_0 ;
  wire \read_parts[7]_i_1_n_0 ;
  wire \read_parts[7]_i_2_n_0 ;
  wire \read_parts[7]_i_3_n_0 ;
  wire \read_parts[7]_i_4_n_0 ;
  wire \read_parts[8]_i_10_n_0 ;
  wire \read_parts[8]_i_11_n_0 ;
  wire \read_parts[8]_i_12_n_0 ;
  wire \read_parts[8]_i_13_n_0 ;
  wire \read_parts[8]_i_14_n_0 ;
  wire \read_parts[8]_i_1_n_0 ;
  wire \read_parts[8]_i_2_n_0 ;
  wire \read_parts[8]_i_3_n_0 ;
  wire \read_parts[8]_i_4_n_0 ;
  wire \read_parts[8]_i_7_n_0 ;
  wire \read_parts[8]_i_8_n_0 ;
  wire \read_parts[8]_i_9_n_0 ;
  wire \read_parts[9]_i_1_n_0 ;
  wire \read_parts[9]_i_2_n_0 ;
  wire \read_parts[9]_i_3_n_0 ;
  wire \read_parts[9]_i_4_n_0 ;
  wire \read_parts_reg[12]_i_11_n_1 ;
  wire \read_parts_reg[12]_i_11_n_2 ;
  wire \read_parts_reg[12]_i_11_n_3 ;
  wire \read_parts_reg[12]_i_11_n_4 ;
  wire \read_parts_reg[12]_i_11_n_5 ;
  wire \read_parts_reg[12]_i_11_n_6 ;
  wire \read_parts_reg[12]_i_11_n_7 ;
  wire \read_parts_reg[12]_i_13_n_0 ;
  wire \read_parts_reg[12]_i_13_n_1 ;
  wire \read_parts_reg[12]_i_13_n_2 ;
  wire \read_parts_reg[12]_i_13_n_3 ;
  wire \read_parts_reg[12]_i_7_n_1 ;
  wire \read_parts_reg[12]_i_7_n_2 ;
  wire \read_parts_reg[12]_i_7_n_3 ;
  wire \read_parts_reg[12]_i_9_n_1 ;
  wire \read_parts_reg[12]_i_9_n_2 ;
  wire \read_parts_reg[12]_i_9_n_3 ;
  wire \read_parts_reg[12]_i_9_n_4 ;
  wire \read_parts_reg[12]_i_9_n_5 ;
  wire \read_parts_reg[12]_i_9_n_6 ;
  wire \read_parts_reg[12]_i_9_n_7 ;
  wire \read_parts_reg[4]_i_6_n_0 ;
  wire \read_parts_reg[4]_i_6_n_1 ;
  wire \read_parts_reg[4]_i_6_n_2 ;
  wire \read_parts_reg[4]_i_6_n_3 ;
  wire \read_parts_reg[4]_i_6_n_4 ;
  wire \read_parts_reg[4]_i_6_n_5 ;
  wire \read_parts_reg[4]_i_6_n_6 ;
  wire \read_parts_reg[4]_i_6_n_7 ;
  wire \read_parts_reg[4]_i_7_n_0 ;
  wire \read_parts_reg[4]_i_7_n_1 ;
  wire \read_parts_reg[4]_i_7_n_2 ;
  wire \read_parts_reg[4]_i_7_n_3 ;
  wire \read_parts_reg[4]_i_7_n_4 ;
  wire \read_parts_reg[4]_i_7_n_5 ;
  wire \read_parts_reg[4]_i_7_n_6 ;
  wire \read_parts_reg[4]_i_7_n_7 ;
  wire \read_parts_reg[8]_i_5_n_0 ;
  wire \read_parts_reg[8]_i_5_n_1 ;
  wire \read_parts_reg[8]_i_5_n_2 ;
  wire \read_parts_reg[8]_i_5_n_3 ;
  wire \read_parts_reg[8]_i_5_n_4 ;
  wire \read_parts_reg[8]_i_5_n_5 ;
  wire \read_parts_reg[8]_i_5_n_6 ;
  wire \read_parts_reg[8]_i_5_n_7 ;
  wire \read_parts_reg[8]_i_6_n_0 ;
  wire \read_parts_reg[8]_i_6_n_1 ;
  wire \read_parts_reg[8]_i_6_n_2 ;
  wire \read_parts_reg[8]_i_6_n_3 ;
  wire \read_parts_reg[8]_i_6_n_4 ;
  wire \read_parts_reg[8]_i_6_n_5 ;
  wire \read_parts_reg[8]_i_6_n_6 ;
  wire \read_parts_reg[8]_i_6_n_7 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [1:0]state_cmd;
  wire \state_cmd[0]_i_1_n_0 ;
  wire \state_cmd[0]_i_2_n_0 ;
  wire \state_cmd[1]_i_1_n_0 ;
  wire \state_cmd[1]_i_2_n_0 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [3:0]state_read;
  wire \state_read[0]_i_1_n_0 ;
  wire \state_read[0]_i_2_n_0 ;
  wire \state_read[0]_i_3_n_0 ;
  wire \state_read[0]_i_4_n_0 ;
  wire \state_read[1]_i_1_n_0 ;
  wire \state_read[1]_i_2_n_0 ;
  wire \state_read[1]_i_3_n_0 ;
  wire \state_read[1]_i_4_n_0 ;
  wire \state_read[1]_i_5_n_0 ;
  wire \state_read[2]_i_1_n_0 ;
  wire \state_read[2]_i_2_n_0 ;
  wire \state_read[2]_i_3_n_0 ;
  wire \state_read[2]_i_4_n_0 ;
  wire \state_read[2]_i_5_n_0 ;
  wire \state_read[2]_i_6_n_0 ;
  wire \state_read[2]_i_7_n_0 ;
  wire \state_read[2]_i_8_n_0 ;
  wire \state_read[2]_i_9_n_0 ;
  wire \state_read[3]_i_1_n_0 ;
  wire \state_read[3]_i_2_n_0 ;
  wire \state_read[3]_i_3_n_0 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state_write;
  wire \state_write[0]_i_1_n_0 ;
  wire \state_write[0]_i_2_n_0 ;
  wire \state_write[0]_i_3_n_0 ;
  wire \state_write[1]_i_10_n_0 ;
  wire \state_write[1]_i_11_n_0 ;
  wire \state_write[1]_i_12_n_0 ;
  wire \state_write[1]_i_13_n_0 ;
  wire \state_write[1]_i_14_n_0 ;
  wire \state_write[1]_i_15_n_0 ;
  wire \state_write[1]_i_16_n_0 ;
  wire \state_write[1]_i_17_n_0 ;
  wire \state_write[1]_i_18_n_0 ;
  wire \state_write[1]_i_19_n_0 ;
  wire \state_write[1]_i_1_n_0 ;
  wire \state_write[1]_i_20_n_0 ;
  wire \state_write[1]_i_21_n_0 ;
  wire \state_write[1]_i_22_n_0 ;
  wire \state_write[1]_i_23_n_0 ;
  wire \state_write[1]_i_24_n_0 ;
  wire \state_write[1]_i_25_n_0 ;
  wire \state_write[1]_i_2_n_0 ;
  wire \state_write[1]_i_3_n_0 ;
  wire \state_write[1]_i_4_n_0 ;
  wire \state_write[1]_i_6_n_0 ;
  wire \state_write[1]_i_7_n_0 ;
  wire \state_write[1]_i_8_n_0 ;
  wire \state_write[2]_i_1_n_0 ;
  wire \state_write_reg[1]_i_5_n_1 ;
  wire \state_write_reg[1]_i_5_n_2 ;
  wire \state_write_reg[1]_i_5_n_3 ;
  wire \state_write_reg[1]_i_9_n_0 ;
  wire \state_write_reg[1]_i_9_n_1 ;
  wire \state_write_reg[1]_i_9_n_2 ;
  wire \state_write_reg[1]_i_9_n_3 ;
  (* MARK_DEBUG *) wire [3:0]transactor_sel;
  (* MARK_DEBUG *) wire [31:0]u2f_data;
  (* MARK_DEBUG *) wire [15:0]u2f_items;
  (* MARK_DEBUG *) wire u2f_ready;
  wire u2f_ready_inferred_i_2_n_0;
  wire u2f_ready_inferred_i_3_n_0;
  wire u2f_ready_inferred_i_4_n_0;
  (* MARK_DEBUG *) wire u2f_valid;
  (* MARK_DEBUG *) wire [31:0]write_HADDR;
  wire \write_HADDR[0]_i_1_n_0 ;
  wire \write_HADDR[0]_i_2_n_0 ;
  wire \write_HADDR[10]_i_1_n_0 ;
  wire \write_HADDR[10]_i_2_n_0 ;
  wire \write_HADDR[11]_i_1_n_0 ;
  wire \write_HADDR[11]_i_2_n_0 ;
  wire \write_HADDR[12]_i_1_n_0 ;
  wire \write_HADDR[12]_i_2_n_0 ;
  wire \write_HADDR[13]_i_1_n_0 ;
  wire \write_HADDR[13]_i_2_n_0 ;
  wire \write_HADDR[14]_i_1_n_0 ;
  wire \write_HADDR[14]_i_2_n_0 ;
  wire \write_HADDR[15]_i_1_n_0 ;
  wire \write_HADDR[15]_i_2_n_0 ;
  wire \write_HADDR[16]_i_1_n_0 ;
  wire \write_HADDR[16]_i_2_n_0 ;
  wire \write_HADDR[17]_i_1_n_0 ;
  wire \write_HADDR[17]_i_2_n_0 ;
  wire \write_HADDR[18]_i_1_n_0 ;
  wire \write_HADDR[18]_i_2_n_0 ;
  wire \write_HADDR[19]_i_1_n_0 ;
  wire \write_HADDR[19]_i_2_n_0 ;
  wire \write_HADDR[1]_i_1_n_0 ;
  wire \write_HADDR[1]_i_2_n_0 ;
  wire \write_HADDR[20]_i_1_n_0 ;
  wire \write_HADDR[20]_i_2_n_0 ;
  wire \write_HADDR[21]_i_1_n_0 ;
  wire \write_HADDR[21]_i_2_n_0 ;
  wire \write_HADDR[22]_i_1_n_0 ;
  wire \write_HADDR[22]_i_2_n_0 ;
  wire \write_HADDR[23]_i_1_n_0 ;
  wire \write_HADDR[23]_i_2_n_0 ;
  wire \write_HADDR[24]_i_1_n_0 ;
  wire \write_HADDR[24]_i_2_n_0 ;
  wire \write_HADDR[25]_i_1_n_0 ;
  wire \write_HADDR[25]_i_2_n_0 ;
  wire \write_HADDR[26]_i_1_n_0 ;
  wire \write_HADDR[26]_i_2_n_0 ;
  wire \write_HADDR[27]_i_1_n_0 ;
  wire \write_HADDR[27]_i_2_n_0 ;
  wire \write_HADDR[28]_i_1_n_0 ;
  wire \write_HADDR[28]_i_2_n_0 ;
  wire \write_HADDR[29]_i_1_n_0 ;
  wire \write_HADDR[29]_i_2_n_0 ;
  wire \write_HADDR[29]_i_3_n_0 ;
  wire \write_HADDR[2]_i_1_n_0 ;
  wire \write_HADDR[2]_i_2_n_0 ;
  wire \write_HADDR[30]_i_1_n_0 ;
  wire \write_HADDR[30]_i_2_n_0 ;
  wire \write_HADDR[31]_i_1_n_0 ;
  wire \write_HADDR[31]_i_2_n_0 ;
  wire \write_HADDR[31]_i_3_n_0 ;
  wire \write_HADDR[31]_i_4_n_0 ;
  wire \write_HADDR[3]_i_1_n_0 ;
  wire \write_HADDR[3]_i_2_n_0 ;
  wire \write_HADDR[3]_i_4_n_0 ;
  wire \write_HADDR[3]_i_5_n_0 ;
  wire \write_HADDR[3]_i_6_n_0 ;
  wire \write_HADDR[4]_i_1_n_0 ;
  wire \write_HADDR[4]_i_2_n_0 ;
  wire \write_HADDR[5]_i_1_n_0 ;
  wire \write_HADDR[5]_i_2_n_0 ;
  wire \write_HADDR[6]_i_1_n_0 ;
  wire \write_HADDR[6]_i_2_n_0 ;
  wire \write_HADDR[7]_i_1_n_0 ;
  wire \write_HADDR[7]_i_2_n_0 ;
  wire \write_HADDR[8]_i_1_n_0 ;
  wire \write_HADDR[8]_i_2_n_0 ;
  wire \write_HADDR[9]_i_1_n_0 ;
  wire \write_HADDR[9]_i_2_n_0 ;
  wire \write_HADDR_reg[11]_i_3_n_0 ;
  wire \write_HADDR_reg[11]_i_3_n_1 ;
  wire \write_HADDR_reg[11]_i_3_n_2 ;
  wire \write_HADDR_reg[11]_i_3_n_3 ;
  wire \write_HADDR_reg[11]_i_3_n_4 ;
  wire \write_HADDR_reg[11]_i_3_n_5 ;
  wire \write_HADDR_reg[11]_i_3_n_6 ;
  wire \write_HADDR_reg[11]_i_3_n_7 ;
  wire \write_HADDR_reg[15]_i_3_n_0 ;
  wire \write_HADDR_reg[15]_i_3_n_1 ;
  wire \write_HADDR_reg[15]_i_3_n_2 ;
  wire \write_HADDR_reg[15]_i_3_n_3 ;
  wire \write_HADDR_reg[15]_i_3_n_4 ;
  wire \write_HADDR_reg[15]_i_3_n_5 ;
  wire \write_HADDR_reg[15]_i_3_n_6 ;
  wire \write_HADDR_reg[15]_i_3_n_7 ;
  wire \write_HADDR_reg[19]_i_3_n_0 ;
  wire \write_HADDR_reg[19]_i_3_n_1 ;
  wire \write_HADDR_reg[19]_i_3_n_2 ;
  wire \write_HADDR_reg[19]_i_3_n_3 ;
  wire \write_HADDR_reg[19]_i_3_n_4 ;
  wire \write_HADDR_reg[19]_i_3_n_5 ;
  wire \write_HADDR_reg[19]_i_3_n_6 ;
  wire \write_HADDR_reg[19]_i_3_n_7 ;
  wire \write_HADDR_reg[23]_i_3_n_0 ;
  wire \write_HADDR_reg[23]_i_3_n_1 ;
  wire \write_HADDR_reg[23]_i_3_n_2 ;
  wire \write_HADDR_reg[23]_i_3_n_3 ;
  wire \write_HADDR_reg[23]_i_3_n_4 ;
  wire \write_HADDR_reg[23]_i_3_n_5 ;
  wire \write_HADDR_reg[23]_i_3_n_6 ;
  wire \write_HADDR_reg[23]_i_3_n_7 ;
  wire \write_HADDR_reg[27]_i_3_n_0 ;
  wire \write_HADDR_reg[27]_i_3_n_1 ;
  wire \write_HADDR_reg[27]_i_3_n_2 ;
  wire \write_HADDR_reg[27]_i_3_n_3 ;
  wire \write_HADDR_reg[27]_i_3_n_4 ;
  wire \write_HADDR_reg[27]_i_3_n_5 ;
  wire \write_HADDR_reg[27]_i_3_n_6 ;
  wire \write_HADDR_reg[27]_i_3_n_7 ;
  wire \write_HADDR_reg[31]_i_5_n_1 ;
  wire \write_HADDR_reg[31]_i_5_n_2 ;
  wire \write_HADDR_reg[31]_i_5_n_3 ;
  wire \write_HADDR_reg[31]_i_5_n_4 ;
  wire \write_HADDR_reg[31]_i_5_n_5 ;
  wire \write_HADDR_reg[31]_i_5_n_6 ;
  wire \write_HADDR_reg[31]_i_5_n_7 ;
  wire \write_HADDR_reg[3]_i_3_n_0 ;
  wire \write_HADDR_reg[3]_i_3_n_1 ;
  wire \write_HADDR_reg[3]_i_3_n_2 ;
  wire \write_HADDR_reg[3]_i_3_n_3 ;
  wire \write_HADDR_reg[3]_i_3_n_4 ;
  wire \write_HADDR_reg[3]_i_3_n_5 ;
  wire \write_HADDR_reg[3]_i_3_n_6 ;
  wire \write_HADDR_reg[3]_i_3_n_7 ;
  wire \write_HADDR_reg[7]_i_3_n_0 ;
  wire \write_HADDR_reg[7]_i_3_n_1 ;
  wire \write_HADDR_reg[7]_i_3_n_2 ;
  wire \write_HADDR_reg[7]_i_3_n_3 ;
  wire \write_HADDR_reg[7]_i_3_n_4 ;
  wire \write_HADDR_reg[7]_i_3_n_5 ;
  wire \write_HADDR_reg[7]_i_3_n_6 ;
  wire \write_HADDR_reg[7]_i_3_n_7 ;
  (* MARK_DEBUG *) wire [2:0]write_HBURST;
  wire \write_HBURST[0]_i_1_n_0 ;
  wire \write_HBURST[1]_i_1_n_0 ;
  wire \write_HBURST[2]_i_1_n_0 ;
  (* MARK_DEBUG *) wire write_HBUSREQ;
  wire write_HBUSREQ32_in;
  wire write_HBUSREQ_i_1_n_0;
  wire write_HBUSREQ_i_2_n_0;
  wire write_HBUSREQ_i_3_n_0;
  wire write_HBUSREQ_i_4_n_0;
  (* MARK_DEBUG *) wire [3:0]write_HPROT;
  wire \write_HPROT[0]_i_1_n_0 ;
  wire \write_HPROT[1]_i_1_n_0 ;
  wire \write_HPROT[2]_i_1_n_0 ;
  wire \write_HPROT[3]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [2:0]write_HSIZE;
  wire \write_HSIZE[0]_i_1_n_0 ;
  wire \write_HSIZE[1]_i_1_n_0 ;
  wire \write_HSIZE[2]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [1:0]write_HTRANS;
  (* MARK_DEBUG *) wire write_HWRITE;
  wire write_HWRITE_i_1_n_0;
  (* MARK_DEBUG *) wire [12:0]write_beats;
  wire \write_beats[0]_i_1_n_0 ;
  wire \write_beats[0]_i_2_n_0 ;
  wire \write_beats[0]_i_3_n_0 ;
  wire \write_beats[10]_i_1_n_0 ;
  wire \write_beats[10]_i_2_n_0 ;
  wire \write_beats[11]_i_1_n_0 ;
  wire \write_beats[11]_i_2_n_0 ;
  wire \write_beats[11]_i_4_n_0 ;
  wire \write_beats[11]_i_5_n_0 ;
  wire \write_beats[11]_i_6_n_0 ;
  wire \write_beats[11]_i_7_n_0 ;
  wire \write_beats[12]_i_1_n_0 ;
  wire \write_beats[12]_i_2_n_0 ;
  wire \write_beats[12]_i_5_n_0 ;
  wire \write_beats[12]_i_6_n_0 ;
  wire \write_beats[1]_i_1_n_0 ;
  wire \write_beats[1]_i_2_n_0 ;
  wire \write_beats[2]_i_1_n_0 ;
  wire \write_beats[2]_i_2_n_0 ;
  wire \write_beats[2]_i_3_n_0 ;
  wire \write_beats[3]_i_1_n_0 ;
  wire \write_beats[3]_i_2_n_0 ;
  wire \write_beats[3]_i_4_n_0 ;
  wire \write_beats[3]_i_5_n_0 ;
  wire \write_beats[3]_i_6_n_0 ;
  wire \write_beats[3]_i_7_n_0 ;
  wire \write_beats[3]_i_8_n_0 ;
  wire \write_beats[4]_i_1_n_0 ;
  wire \write_beats[4]_i_2_n_0 ;
  wire \write_beats[4]_i_3_n_0 ;
  wire \write_beats[5]_i_1_n_0 ;
  wire \write_beats[5]_i_2_n_0 ;
  wire \write_beats[6]_i_1_n_0 ;
  wire \write_beats[6]_i_2_n_0 ;
  wire \write_beats[7]_i_1_n_0 ;
  wire \write_beats[7]_i_2_n_0 ;
  wire \write_beats[7]_i_4_n_0 ;
  wire \write_beats[7]_i_5_n_0 ;
  wire \write_beats[7]_i_6_n_0 ;
  wire \write_beats[7]_i_7_n_0 ;
  wire \write_beats[8]_i_1_n_0 ;
  wire \write_beats[8]_i_2_n_0 ;
  wire \write_beats[9]_i_1_n_0 ;
  wire \write_beats[9]_i_2_n_0 ;
  wire \write_beats_reg[11]_i_3_n_0 ;
  wire \write_beats_reg[11]_i_3_n_1 ;
  wire \write_beats_reg[11]_i_3_n_2 ;
  wire \write_beats_reg[11]_i_3_n_3 ;
  wire \write_beats_reg[11]_i_3_n_4 ;
  wire \write_beats_reg[11]_i_3_n_5 ;
  wire \write_beats_reg[11]_i_3_n_6 ;
  wire \write_beats_reg[11]_i_3_n_7 ;
  wire \write_beats_reg[12]_i_3_n_7 ;
  wire \write_beats_reg[12]_i_4_n_0 ;
  wire \write_beats_reg[12]_i_4_n_2 ;
  wire \write_beats_reg[12]_i_4_n_3 ;
  wire \write_beats_reg[12]_i_4_n_5 ;
  wire \write_beats_reg[12]_i_4_n_6 ;
  wire \write_beats_reg[12]_i_4_n_7 ;
  wire \write_beats_reg[1]_i_3_n_0 ;
  wire \write_beats_reg[1]_i_3_n_1 ;
  wire \write_beats_reg[1]_i_3_n_2 ;
  wire \write_beats_reg[1]_i_3_n_3 ;
  wire \write_beats_reg[1]_i_3_n_4 ;
  wire \write_beats_reg[1]_i_3_n_5 ;
  wire \write_beats_reg[1]_i_3_n_6 ;
  wire \write_beats_reg[1]_i_3_n_7 ;
  wire \write_beats_reg[3]_i_3_n_0 ;
  wire \write_beats_reg[3]_i_3_n_1 ;
  wire \write_beats_reg[3]_i_3_n_2 ;
  wire \write_beats_reg[3]_i_3_n_3 ;
  wire \write_beats_reg[3]_i_3_n_4 ;
  wire \write_beats_reg[3]_i_3_n_5 ;
  wire \write_beats_reg[3]_i_3_n_6 ;
  wire \write_beats_reg[3]_i_3_n_7 ;
  wire \write_beats_reg[7]_i_3_n_0 ;
  wire \write_beats_reg[7]_i_3_n_1 ;
  wire \write_beats_reg[7]_i_3_n_2 ;
  wire \write_beats_reg[7]_i_3_n_3 ;
  wire \write_beats_reg[7]_i_3_n_4 ;
  wire \write_beats_reg[7]_i_3_n_5 ;
  wire \write_beats_reg[7]_i_3_n_6 ;
  wire \write_beats_reg[7]_i_3_n_7 ;
  wire \write_beats_reg[8]_i_3_n_0 ;
  wire \write_beats_reg[8]_i_3_n_1 ;
  wire \write_beats_reg[8]_i_3_n_2 ;
  wire \write_beats_reg[8]_i_3_n_3 ;
  wire \write_beats_reg[8]_i_3_n_4 ;
  wire \write_beats_reg[8]_i_3_n_5 ;
  wire \write_beats_reg[8]_i_3_n_6 ;
  wire \write_beats_reg[8]_i_3_n_7 ;
  (* MARK_DEBUG *) wire [2:0]write_bnum;
  wire \write_bnum[0]_i_1_n_0 ;
  wire \write_bnum[1]_i_1_n_0 ;
  wire \write_bnum[2]_i_1_n_0 ;
  wire \write_bnum[2]_i_2_n_0 ;
  (* MARK_DEBUG *) wire write_done;
  wire write_done_i_1_n_0;
  (* MARK_DEBUG *) wire write_first;
  wire write_first_i_1_n_0;
  wire write_first_i_2_n_0;
  (* MARK_DEBUG *) wire write_go;
  wire write_go_i_1_n_0;
  wire [3:3]\NLW_rd_cnt_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_read_HADDR_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_read_beats_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_read_parts_reg[12]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_read_parts_reg[12]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_read_parts_reg[12]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_read_parts_reg[12]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_write_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_state_write_reg[1]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_write_HADDR_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_write_beats_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_write_beats_reg[12]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_write_beats_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_write_beats_reg[12]_i_4_O_UNCONNECTED ;

  assign HLOCK = \<const0> ;
  LUT5 #(
    .INIT(32'h00400000)) 
    \CADDR[31]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(cmd_ready),
        .I3(CEI),
        .I4(cmd_valid),
        .O(\CADDR[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[0] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[0]),
        .Q(CADDR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[10] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[10]),
        .Q(CADDR[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[11] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[11]),
        .Q(CADDR[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[12] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[12]),
        .Q(CADDR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[13] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[13]),
        .Q(CADDR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[14] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[14]),
        .Q(CADDR[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[15] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[15]),
        .Q(CADDR[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[16] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[16]),
        .Q(CADDR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[17] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[17]),
        .Q(CADDR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[18] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[18]),
        .Q(CADDR[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[19] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[19]),
        .Q(CADDR[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[1] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[1]),
        .Q(CADDR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[20] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[20]),
        .Q(CADDR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[21] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[21]),
        .Q(CADDR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[22] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[22]),
        .Q(CADDR[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[23] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[23]),
        .Q(CADDR[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[24] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[24]),
        .Q(CADDR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[25] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[25]),
        .Q(CADDR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[26] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[26]),
        .Q(CADDR[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[27] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[27]),
        .Q(CADDR[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[28] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[28]),
        .Q(CADDR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[29] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[29]),
        .Q(CADDR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[2] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[2]),
        .Q(CADDR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[30] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[30]),
        .Q(CADDR[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[31] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[31]),
        .Q(CADDR[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[3] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[3]),
        .Q(CADDR[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[4] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[4]),
        .Q(CADDR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[5] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[5]),
        .Q(CADDR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[6] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[6]),
        .Q(CADDR[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[7] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[7]),
        .Q(CADDR[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[8] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[8]),
        .Q(CADDR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[9] 
       (.C(HCLK),
        .CE(\CADDR[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(cmd_data[9]),
        .Q(CADDR[9]));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[0]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[0]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[0]),
        .O(\CMD[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[10]_i_1 
       (.I0(cmd_data[10]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[11]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[11]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[11]),
        .O(\CMD[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[12]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[12]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[12]),
        .O(\CMD[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[13]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[13]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[13]),
        .O(\CMD[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[14]_i_1 
       (.I0(cmd_data[14]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[15]_i_1 
       (.I0(cmd_data[15]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF200F2FFF20002)) 
    \CMD[16]_i_1 
       (.I0(cmd_data[16]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[16]),
        .I5(write_done),
        .O(\CMD[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F002FFF20002)) 
    \CMD[17]_i_1 
       (.I0(cmd_data[17]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[17]),
        .I5(read_done),
        .O(\CMD[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \CMD[18]_i_1 
       (.I0(\CMD[18]_i_2_n_0 ),
        .I1(rd_cnt[7]),
        .I2(rd_cnt[12]),
        .I3(rd_cnt[2]),
        .I4(\CMD[18]_i_3_n_0 ),
        .I5(\CMD[18]_i_4_n_0 ),
        .O(\CMD[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF4400000044)) 
    \CMD[18]_i_2 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[18]),
        .I2(read_done),
        .I3(state_cmd[0]),
        .I4(state_cmd[1]),
        .I5(CMD[18]),
        .O(\CMD[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \CMD[18]_i_3 
       (.I0(rd_cnt[9]),
        .I1(rd_cnt[13]),
        .I2(rd_cnt[6]),
        .I3(rd_cnt[14]),
        .I4(\CMD[18]_i_5_n_0 ),
        .O(\CMD[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \CMD[18]_i_4 
       (.I0(rd_cnt[5]),
        .I1(rd_cnt[11]),
        .I2(read_done),
        .I3(rd_cnt[8]),
        .I4(\CMD[18]_i_6_n_0 ),
        .O(\CMD[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \CMD[18]_i_5 
       (.I0(rd_cnt[3]),
        .I1(rd_cnt[0]),
        .I2(rd_cnt[10]),
        .I3(rd_cnt[4]),
        .O(\CMD[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \CMD[18]_i_6 
       (.I0(state_cmd[0]),
        .I1(state_cmd[1]),
        .I2(rd_cnt[15]),
        .I3(rd_cnt[1]),
        .O(\CMD[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[19]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[19]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CPROT[0]),
        .O(\CMD[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[1]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[1]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[1]),
        .O(\CMD[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[20]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[20]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CPROT[1]),
        .O(\CMD[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[21]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[21]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CPROT[2]),
        .O(\CMD[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[22]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[22]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CPROT[3]),
        .O(\CMD[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[23]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[23]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[23]),
        .O(\CMD[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[24]_i_1 
       (.I0(cmd_data[24]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[25]_i_1 
       (.I0(cmd_data[25]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[26]_i_1 
       (.I0(cmd_data[26]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[27]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[27]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CSIZE[1]),
        .O(\CMD[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[28]_i_1 
       (.I0(cmd_data[28]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[29]_i_1 
       (.I0(cmd_data[29]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[29]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CMD[29]_i_2 
       (.I0(HRESETn),
        .O(\CMD[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[2]_i_1 
       (.I0(cmd_data[2]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[30]_i_1 
       (.I0(cmd_data[30]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CMD[31]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .O(\CMD[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[31]_i_2 
       (.I0(cmd_data[31]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF40004)) 
    \CMD[3]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(cmd_data[3]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(CMD[3]),
        .O(\CMD[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[4]_i_1 
       (.I0(cmd_data[4]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[5]_i_1 
       (.I0(cmd_data[5]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[6]_i_1 
       (.I0(cmd_data[6]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[7]_i_1 
       (.I0(cmd_data[7]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[8]_i_1 
       (.I0(cmd_data[8]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CMD[8]_i_2 
       (.I0(HRESETn),
        .O(\CMD[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CMD[9]_i_1 
       (.I0(cmd_data[9]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .O(\CMD[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[0]_i_1_n_0 ),
        .Q(CMD[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[10] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[10]_i_1_n_0 ),
        .Q(CMD[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[11]_i_1_n_0 ),
        .Q(CMD[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[12]_i_1_n_0 ),
        .Q(CMD[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[13]_i_1_n_0 ),
        .Q(CMD[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[14] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\CMD[14]_i_1_n_0 ),
        .Q(CMD[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[15] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\CMD[15]_i_1_n_0 ),
        .Q(CMD[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[16]_i_1_n_0 ),
        .Q(CMD[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[17]_i_1_n_0 ),
        .Q(CMD[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[18]_i_1_n_0 ),
        .Q(CMD[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[19]_i_1_n_0 ),
        .Q(CMD[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[1]_i_1_n_0 ),
        .Q(CMD[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[20]_i_1_n_0 ),
        .Q(CMD[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[21]_i_1_n_0 ),
        .Q(CMD[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[22]_i_1_n_0 ),
        .Q(CMD[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[23]_i_1_n_0 ),
        .Q(CMD[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[24] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[24]_i_1_n_0 ),
        .Q(CMD[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[25] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[25]_i_1_n_0 ),
        .Q(CMD[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[26] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[26]_i_1_n_0 ),
        .Q(CMD[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[27]_i_1_n_0 ),
        .Q(CMD[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[28] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\CMD[28]_i_1_n_0 ),
        .Q(CMD[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[29] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\CMD[29]_i_1_n_0 ),
        .Q(CMD[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[2] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[2]_i_1_n_0 ),
        .Q(CMD[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[30] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[30]_i_1_n_0 ),
        .Q(CMD[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[31] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[31]_i_2_n_0 ),
        .Q(CMD[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\CMD[3]_i_1_n_0 ),
        .Q(CMD[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[4] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[4]_i_1_n_0 ),
        .Q(CMD[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[5] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\CMD[5]_i_1_n_0 ),
        .Q(CMD[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[6] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\CMD[6]_i_1_n_0 ),
        .Q(CMD[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[7] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\CMD[7]_i_1_n_0 ),
        .Q(CMD[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[8] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\CMD[8]_i_1_n_0 ),
        .Q(CMD[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[9] 
       (.C(HCLK),
        .CE(\CMD[31]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\CMD[9]_i_1_n_0 ),
        .Q(CMD[9]));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h4000)) 
    \GPOUT[15]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(CEI),
        .I3(CWRITE),
        .O(\GPOUT[15]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[0] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[0]),
        .Q(GPOUT[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[10] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[10]),
        .Q(GPOUT[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[11] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[11]),
        .Q(GPOUT[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[12] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[12]),
        .Q(GPOUT[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[13] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[13]),
        .Q(GPOUT[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[14] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(CMD[14]),
        .Q(GPOUT[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[15] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(CMD[15]),
        .Q(GPOUT[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[1] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(cmd_ready_i_2_n_0),
        .D(CMD[1]),
        .Q(GPOUT[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[2] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[2]),
        .Q(GPOUT[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[3] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(cmd_ready_i_2_n_0),
        .D(CMD[3]),
        .Q(GPOUT[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[4] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(CMD[4]),
        .Q(GPOUT[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[5] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(CMD[5]),
        .Q(GPOUT[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[6] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(CMD[6]),
        .Q(GPOUT[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[7] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(CMD[7]),
        .Q(GPOUT[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[8] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(CMD[8]),
        .Q(GPOUT[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[9] 
       (.C(HCLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(CMD[9]),
        .Q(GPOUT[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_1
       (.I0(write_HADDR[31]),
        .I1(CWRITE),
        .I2(read_HADDR[31]),
        .O(HADDR[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_10
       (.I0(write_HADDR[22]),
        .I1(CWRITE),
        .I2(read_HADDR[22]),
        .O(HADDR[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_11
       (.I0(write_HADDR[21]),
        .I1(CWRITE),
        .I2(read_HADDR[21]),
        .O(HADDR[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_12
       (.I0(write_HADDR[20]),
        .I1(CWRITE),
        .I2(read_HADDR[20]),
        .O(HADDR[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_13
       (.I0(write_HADDR[19]),
        .I1(CWRITE),
        .I2(read_HADDR[19]),
        .O(HADDR[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_14
       (.I0(write_HADDR[18]),
        .I1(CWRITE),
        .I2(read_HADDR[18]),
        .O(HADDR[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_15
       (.I0(write_HADDR[17]),
        .I1(CWRITE),
        .I2(read_HADDR[17]),
        .O(HADDR[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_16
       (.I0(write_HADDR[16]),
        .I1(CWRITE),
        .I2(read_HADDR[16]),
        .O(HADDR[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_17
       (.I0(write_HADDR[15]),
        .I1(CWRITE),
        .I2(read_HADDR[15]),
        .O(HADDR[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_18
       (.I0(write_HADDR[14]),
        .I1(CWRITE),
        .I2(read_HADDR[14]),
        .O(HADDR[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_19
       (.I0(write_HADDR[13]),
        .I1(CWRITE),
        .I2(read_HADDR[13]),
        .O(HADDR[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_2
       (.I0(write_HADDR[30]),
        .I1(CWRITE),
        .I2(read_HADDR[30]),
        .O(HADDR[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_20
       (.I0(write_HADDR[12]),
        .I1(CWRITE),
        .I2(read_HADDR[12]),
        .O(HADDR[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_21
       (.I0(write_HADDR[11]),
        .I1(CWRITE),
        .I2(read_HADDR[11]),
        .O(HADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_22
       (.I0(write_HADDR[10]),
        .I1(CWRITE),
        .I2(read_HADDR[10]),
        .O(HADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_23
       (.I0(write_HADDR[9]),
        .I1(CWRITE),
        .I2(read_HADDR[9]),
        .O(HADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_24
       (.I0(write_HADDR[8]),
        .I1(CWRITE),
        .I2(read_HADDR[8]),
        .O(HADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_25
       (.I0(write_HADDR[7]),
        .I1(CWRITE),
        .I2(read_HADDR[7]),
        .O(HADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_26
       (.I0(write_HADDR[6]),
        .I1(CWRITE),
        .I2(read_HADDR[6]),
        .O(HADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_27
       (.I0(write_HADDR[5]),
        .I1(CWRITE),
        .I2(read_HADDR[5]),
        .O(HADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_28
       (.I0(write_HADDR[4]),
        .I1(CWRITE),
        .I2(read_HADDR[4]),
        .O(HADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_29
       (.I0(write_HADDR[3]),
        .I1(CWRITE),
        .I2(read_HADDR[3]),
        .O(HADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_3
       (.I0(write_HADDR[29]),
        .I1(CWRITE),
        .I2(read_HADDR[29]),
        .O(HADDR[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_30
       (.I0(write_HADDR[2]),
        .I1(CWRITE),
        .I2(read_HADDR[2]),
        .O(HADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_31
       (.I0(write_HADDR[1]),
        .I1(CWRITE),
        .I2(read_HADDR[1]),
        .O(HADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_32
       (.I0(write_HADDR[0]),
        .I1(CWRITE),
        .I2(read_HADDR[0]),
        .O(HADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_4
       (.I0(write_HADDR[28]),
        .I1(CWRITE),
        .I2(read_HADDR[28]),
        .O(HADDR[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_5
       (.I0(write_HADDR[27]),
        .I1(CWRITE),
        .I2(read_HADDR[27]),
        .O(HADDR[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_6
       (.I0(write_HADDR[26]),
        .I1(CWRITE),
        .I2(read_HADDR[26]),
        .O(HADDR[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_7
       (.I0(write_HADDR[25]),
        .I1(CWRITE),
        .I2(read_HADDR[25]),
        .O(HADDR[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_8
       (.I0(write_HADDR[24]),
        .I1(CWRITE),
        .I2(read_HADDR[24]),
        .O(HADDR[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    HADDR_inferred_i_9
       (.I0(write_HADDR[23]),
        .I1(CWRITE),
        .I2(read_HADDR[23]),
        .O(HADDR[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    HBURST_inferred_i_1
       (.I0(write_HBURST[2]),
        .I1(CWRITE),
        .I2(read_HBURST[2]),
        .O(HBURST[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    HBURST_inferred_i_2
       (.I0(write_HBURST[1]),
        .I1(CWRITE),
        .I2(read_HBURST[1]),
        .O(HBURST[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    HBURST_inferred_i_3
       (.I0(write_HBURST[0]),
        .I1(CWRITE),
        .I2(read_HBURST[0]),
        .O(HBURST[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    HBUSREQ_inferred_i_1
       (.I0(write_HBUSREQ),
        .I1(CWRITE),
        .I2(read_HBUSREQ),
        .O(HBUSREQ));
  LUT3 #(
    .INIT(8'hB8)) 
    HPROT_inferred_i_1
       (.I0(write_HPROT[3]),
        .I1(CWRITE),
        .I2(read_HPROT[3]),
        .O(HPROT[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    HPROT_inferred_i_2
       (.I0(write_HPROT[2]),
        .I1(CWRITE),
        .I2(read_HPROT[2]),
        .O(HPROT[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    HPROT_inferred_i_3
       (.I0(write_HPROT[1]),
        .I1(CWRITE),
        .I2(read_HPROT[1]),
        .O(HPROT[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    HPROT_inferred_i_4
       (.I0(write_HPROT[0]),
        .I1(CWRITE),
        .I2(read_HPROT[0]),
        .O(HPROT[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    HSIZE_inferred_i_1
       (.I0(write_HSIZE[2]),
        .I1(CWRITE),
        .I2(read_HSIZE[2]),
        .O(HSIZE[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    HSIZE_inferred_i_2
       (.I0(write_HSIZE[1]),
        .I1(CWRITE),
        .I2(read_HSIZE[1]),
        .O(HSIZE[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    HSIZE_inferred_i_3
       (.I0(write_HSIZE[0]),
        .I1(CWRITE),
        .I2(read_HSIZE[0]),
        .O(HSIZE[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    HTRANS_inferred_i_1
       (.I0(write_HTRANS[1]),
        .I1(CWRITE),
        .I2(read_HTRANS[1]),
        .O(HTRANS[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    HTRANS_inferred_i_2
       (.I0(write_HTRANS[0]),
        .I1(CWRITE),
        .I2(read_HTRANS[0]),
        .O(HTRANS[0]));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[0]_i_1 
       (.I0(HWDATA[0]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[0]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[10]_i_1 
       (.I0(\HWDATA[10]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[10]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[10]),
        .O(\HWDATA[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[10]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[2]),
        .O(\HWDATA[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[11]_i_1 
       (.I0(\HWDATA[11]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[11]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[11]),
        .O(\HWDATA[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[11]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[3]),
        .O(\HWDATA[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[12]_i_1 
       (.I0(\HWDATA[12]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[12]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[12]),
        .O(\HWDATA[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[12]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[4]),
        .O(\HWDATA[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[13]_i_1 
       (.I0(\HWDATA[13]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[13]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[13]),
        .O(\HWDATA[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[13]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[5]),
        .O(\HWDATA[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[14]_i_1 
       (.I0(\HWDATA[14]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[14]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[14]),
        .O(\HWDATA[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[14]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[6]),
        .O(\HWDATA[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[15]_i_1 
       (.I0(\HWDATA[15]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[15]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[15]),
        .O(\HWDATA[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[15]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[7]),
        .O(\HWDATA[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1311)) 
    \HWDATA[15]_i_3 
       (.I0(CSIZE[0]),
        .I1(CSIZE[1]),
        .I2(write_HADDR[0]),
        .I3(write_HADDR[1]),
        .O(\HWDATA[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[16]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[16]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[0]),
        .I5(HWDATA[16]),
        .O(\HWDATA[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[17]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[17]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[1]),
        .I5(HWDATA[17]),
        .O(\HWDATA[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[18]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[18]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[2]),
        .I5(HWDATA[18]),
        .O(\HWDATA[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[19]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[19]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[3]),
        .I5(HWDATA[19]),
        .O(\HWDATA[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[1]_i_1 
       (.I0(HWDATA[1]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[1]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[20]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[20]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[4]),
        .I5(HWDATA[20]),
        .O(\HWDATA[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[21]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[21]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[5]),
        .I5(HWDATA[21]),
        .O(\HWDATA[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[22]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[22]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[6]),
        .I5(HWDATA[22]),
        .O(\HWDATA[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF88FFF8008800)) 
    \HWDATA[23]_i_1 
       (.I0(\HWDATA[31]_i_3_n_0 ),
        .I1(u2f_data[23]),
        .I2(\HWDATA[23]_i_2_n_0 ),
        .I3(\HWDATA[23]_i_3_n_0 ),
        .I4(u2f_data[7]),
        .I5(HWDATA[23]),
        .O(\HWDATA[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \HWDATA[23]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(CSIZE[1]),
        .O(\HWDATA[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[23]_i_3 
       (.I0(u2f_valid),
        .I1(u2f_ready),
        .O(\HWDATA[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[24]_i_1 
       (.I0(u2f_data[24]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[24]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[24]),
        .O(\HWDATA[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[24]_i_2 
       (.I0(write_HADDR[1]),
        .I1(CSIZE[0]),
        .I2(u2f_data[8]),
        .I3(write_HADDR[0]),
        .I4(u2f_data[0]),
        .O(\HWDATA[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[25]_i_1 
       (.I0(u2f_data[25]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[25]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[25]),
        .O(\HWDATA[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[25]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[1]),
        .I3(CSIZE[0]),
        .I4(u2f_data[9]),
        .O(\HWDATA[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[26]_i_1 
       (.I0(u2f_data[26]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[26]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[26]),
        .O(\HWDATA[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[26]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[2]),
        .I3(CSIZE[0]),
        .I4(u2f_data[10]),
        .O(\HWDATA[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[27]_i_1 
       (.I0(u2f_data[27]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[27]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[27]),
        .O(\HWDATA[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[27]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[3]),
        .I3(CSIZE[0]),
        .I4(u2f_data[11]),
        .O(\HWDATA[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[28]_i_1 
       (.I0(u2f_data[28]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[28]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[28]),
        .O(\HWDATA[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[28]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[4]),
        .I3(CSIZE[0]),
        .I4(u2f_data[12]),
        .O(\HWDATA[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[29]_i_1 
       (.I0(u2f_data[29]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[29]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[29]),
        .O(\HWDATA[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[29]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[5]),
        .I3(CSIZE[0]),
        .I4(u2f_data[13]),
        .O(\HWDATA[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[2]_i_1 
       (.I0(HWDATA[2]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[2]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[30]_i_1 
       (.I0(u2f_data[30]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[30]_i_2_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[30]),
        .O(\HWDATA[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[30]_i_2 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[6]),
        .I3(CSIZE[0]),
        .I4(u2f_data[14]),
        .O(\HWDATA[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[31]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .O(HWDATA_reg0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \HWDATA[31]_i_2 
       (.I0(u2f_data[31]),
        .I1(\HWDATA[31]_i_3_n_0 ),
        .I2(\HWDATA[31]_i_4_n_0 ),
        .I3(u2f_valid),
        .I4(u2f_ready),
        .I5(HWDATA[31]),
        .O(\HWDATA[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \HWDATA[31]_i_3 
       (.I0(write_HADDR[0]),
        .I1(CSIZE[0]),
        .I2(CSIZE[1]),
        .O(\HWDATA[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HWDATA[31]_i_4 
       (.I0(write_HADDR[1]),
        .I1(write_HADDR[0]),
        .I2(u2f_data[7]),
        .I3(CSIZE[0]),
        .I4(u2f_data[15]),
        .O(\HWDATA[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[3]_i_1 
       (.I0(HWDATA[3]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[3]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[4]_i_1 
       (.I0(HWDATA[4]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[4]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[5]_i_1 
       (.I0(HWDATA[5]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[5]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[6]_i_1 
       (.I0(HWDATA[6]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[6]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF030000AAAAAAAA)) 
    \HWDATA[7]_i_1 
       (.I0(HWDATA[7]),
        .I1(write_HADDR[1]),
        .I2(write_HADDR[0]),
        .I3(\HWDATA[31]_i_3_n_0 ),
        .I4(u2f_data[7]),
        .I5(\HWDATA[23]_i_3_n_0 ),
        .O(\HWDATA[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[8]_i_1 
       (.I0(\HWDATA[8]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[8]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[8]),
        .O(\HWDATA[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[8]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[0]),
        .O(\HWDATA[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \HWDATA[9]_i_1 
       (.I0(\HWDATA[9]_i_2_n_0 ),
        .I1(write_HADDR[1]),
        .I2(\HWDATA[15]_i_3_n_0 ),
        .I3(u2f_data[9]),
        .I4(\HWDATA[23]_i_3_n_0 ),
        .I5(HWDATA[9]),
        .O(\HWDATA[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HWDATA[9]_i_2 
       (.I0(write_HADDR[0]),
        .I1(u2f_data[1]),
        .O(\HWDATA[9]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[0] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[0]_i_1_n_0 ),
        .Q(HWDATA[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[10] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[10]_i_1_n_0 ),
        .Q(HWDATA[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[11] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[11]_i_1_n_0 ),
        .Q(HWDATA[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[12] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[12]_i_1_n_0 ),
        .Q(HWDATA[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[13] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[13]_i_1_n_0 ),
        .Q(HWDATA[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[14] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[14]_i_1_n_0 ),
        .Q(HWDATA[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[15] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[15]_i_1_n_0 ),
        .Q(HWDATA[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[16] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[16]_i_1_n_0 ),
        .Q(HWDATA[16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[17] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[17]_i_1_n_0 ),
        .Q(HWDATA[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[18] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[18]_i_1_n_0 ),
        .Q(HWDATA[18]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[19] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[19]_i_1_n_0 ),
        .Q(HWDATA[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[1] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[1]_i_1_n_0 ),
        .Q(HWDATA[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[20] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[20]_i_1_n_0 ),
        .Q(HWDATA[20]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[21] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[21]_i_1_n_0 ),
        .Q(HWDATA[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[22] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[22]_i_1_n_0 ),
        .Q(HWDATA[22]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[23] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[23]_i_1_n_0 ),
        .Q(HWDATA[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[24] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[24]_i_1_n_0 ),
        .Q(HWDATA[24]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[25] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[25]_i_1_n_0 ),
        .Q(HWDATA[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[26] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[26]_i_1_n_0 ),
        .Q(HWDATA[26]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[27] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[27]_i_1_n_0 ),
        .Q(HWDATA[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[28] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[28]_i_1_n_0 ),
        .Q(HWDATA[28]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[29] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[29]_i_1_n_0 ),
        .Q(HWDATA[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[2] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[2]_i_1_n_0 ),
        .Q(HWDATA[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[30] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[30]_i_1_n_0 ),
        .Q(HWDATA[30]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[31] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\HWDATA[31]_i_2_n_0 ),
        .Q(HWDATA[31]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[3] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[3]_i_1_n_0 ),
        .Q(HWDATA[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[4] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[4]_i_1_n_0 ),
        .Q(HWDATA[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[5] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[5]_i_1_n_0 ),
        .Q(HWDATA[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[6] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[6]_i_1_n_0 ),
        .Q(HWDATA[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[7] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[7]_i_1_n_0 ),
        .Q(HWDATA[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[8] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[8]_i_1_n_0 ),
        .Q(HWDATA[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \HWDATA_reg[9] 
       (.C(HCLK),
        .CE(HWDATA_reg0),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\HWDATA[9]_i_1_n_0 ),
        .Q(HWDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    HWRITE_inferred_i_1
       (.I0(write_HWRITE),
        .I1(CWRITE),
        .I2(read_HWRITE),
        .O(HWRITE));
  LUT6 #(
    .INIT(64'hFFCF0000DDDD1111)) 
    cmd_ready_i_1
       (.I0(\CMD[31]_i_2_n_0 ),
        .I1(state_cmd[1]),
        .I2(cmd_valid),
        .I3(CEI),
        .I4(cmd_ready),
        .I5(state_cmd[0]),
        .O(cmd_ready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cmd_ready_i_2
       (.I0(HRESETn),
        .O(cmd_ready_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    cmd_ready_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(cmd_ready_i_1_n_0),
        .Q(cmd_ready));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \f2u_data[0]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[0]),
        .I2(\f2u_data[0]_i_2_n_0 ),
        .I3(GPIN[0]),
        .I4(\read_beats[0]_i_4_n_0 ),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[0]_i_2 
       (.I0(HRDATA[0]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[16]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[0]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[0]_i_3 
       (.I0(HRDATA[24]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[8]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[0]),
        .O(\f2u_data[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \f2u_data[10]_i_1 
       (.I0(\f2u_data[15]_i_3_n_0 ),
        .I1(f2u_data[10]),
        .I2(\f2u_data[10]_i_2_n_0 ),
        .I3(\f2u_data[10]_i_3_n_0 ),
        .O(\f2u_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[10]_i_2 
       (.I0(\f2u_data[10]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[10]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000070700000)) 
    \f2u_data[10]_i_3 
       (.I0(state_read[3]),
        .I1(state_read[1]),
        .I2(f2u_data[10]),
        .I3(GPIN[10]),
        .I4(\read_beats[0]_i_4_n_0 ),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[10]_i_4 
       (.I0(HRDATA[10]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[26]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0101FF01)) 
    \f2u_data[11]_i_1 
       (.I0(\f2u_data[11]_i_2_n_0 ),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(f2u_data[11]),
        .I4(\f2u_data[15]_i_3_n_0 ),
        .I5(\f2u_data[11]_i_3_n_0 ),
        .O(\f2u_data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000040FFFFFF7F)) 
    \f2u_data[11]_i_2 
       (.I0(GPIN[11]),
        .I1(CEI),
        .I2(read_go),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .I5(f2u_data[11]),
        .O(\f2u_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[11]_i_3 
       (.I0(\f2u_data[11]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[11]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[11]_i_4 
       (.I0(HRDATA[11]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[27]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \f2u_data[12]_i_1 
       (.I0(\f2u_data[12]_i_2_n_0 ),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\f2u_data[12]_i_3_n_0 ),
        .I4(f2u_data[12]),
        .I5(\f2u_data[15]_i_3_n_0 ),
        .O(\f2u_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000040FFFFFF7F)) 
    \f2u_data[12]_i_2 
       (.I0(GPIN[12]),
        .I1(CEI),
        .I2(read_go),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .I5(f2u_data[12]),
        .O(\f2u_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[12]_i_3 
       (.I0(\f2u_data[12]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[12]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[12]_i_4 
       (.I0(HRDATA[12]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[28]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0101FF01)) 
    \f2u_data[13]_i_1 
       (.I0(\f2u_data[13]_i_2_n_0 ),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(f2u_data[13]),
        .I4(\f2u_data[15]_i_3_n_0 ),
        .I5(\f2u_data[13]_i_3_n_0 ),
        .O(\f2u_data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000040FFFFFF7F)) 
    \f2u_data[13]_i_2 
       (.I0(GPIN[13]),
        .I1(CEI),
        .I2(read_go),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .I5(f2u_data[13]),
        .O(\f2u_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[13]_i_3 
       (.I0(\f2u_data[13]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[13]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[13]_i_4 
       (.I0(HRDATA[13]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[29]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0101FF01)) 
    \f2u_data[14]_i_1 
       (.I0(\f2u_data[14]_i_2_n_0 ),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(f2u_data[14]),
        .I4(\f2u_data[15]_i_3_n_0 ),
        .I5(\f2u_data[14]_i_3_n_0 ),
        .O(\f2u_data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000040FFFFFF7F)) 
    \f2u_data[14]_i_2 
       (.I0(GPIN[14]),
        .I1(CEI),
        .I2(read_go),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .I5(f2u_data[14]),
        .O(\f2u_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[14]_i_3 
       (.I0(\f2u_data[14]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[14]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[14]_i_4 
       (.I0(HRDATA[14]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[30]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0101FF01)) 
    \f2u_data[15]_i_1 
       (.I0(\f2u_data[15]_i_2_n_0 ),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(f2u_data[15]),
        .I4(\f2u_data[15]_i_3_n_0 ),
        .I5(\f2u_data[15]_i_4_n_0 ),
        .O(\f2u_data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000040FFFFFF7F)) 
    \f2u_data[15]_i_2 
       (.I0(GPIN[15]),
        .I1(CEI),
        .I2(read_go),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .I5(f2u_data[15]),
        .O(\f2u_data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C8F)) 
    \f2u_data[15]_i_3 
       (.I0(state_read[1]),
        .I1(HREADY),
        .I2(state_read[0]),
        .I3(state_read[2]),
        .I4(state_read[3]),
        .O(\f2u_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[15]_i_4 
       (.I0(\f2u_data[15]_i_5_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[15]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[15]_i_5 
       (.I0(HRDATA[15]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[31]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFD3)) 
    \f2u_data[15]_i_6 
       (.I0(state_read[1]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(state_read[3]),
        .O(\f2u_data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF773333FF753030)) 
    \f2u_data[16]_i_1 
       (.I0(\f2u_data[29]_i_2_n_0 ),
        .I1(\f2u_data[16]_i_2_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[16]),
        .I5(\f2u_data[29]_i_5_n_0 ),
        .O(\f2u_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[16]_i_2 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[16]),
        .O(\f2u_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F440000)) 
    \f2u_data[17]_i_1 
       (.I0(\f2u_data[17]_i_2_n_0 ),
        .I1(\state_read[2]_i_2_n_0 ),
        .I2(HREADY),
        .I3(f2u_data[17]),
        .I4(read_HBUSREQ_i_4_n_0),
        .I5(\f2u_data[17]_i_3_n_0 ),
        .O(\f2u_data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[17]_i_2 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[17]),
        .O(\f2u_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h70FF50FF70FF5050)) 
    \f2u_data[17]_i_3 
       (.I0(\f2u_data[17]_i_2_n_0 ),
        .I1(HREADY),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[17]_i_4_n_0 ),
        .I4(f2u_data[17]),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \f2u_data[17]_i_4 
       (.I0(state_read[1]),
        .I1(state_read[3]),
        .I2(state_read[0]),
        .I3(state_read[2]),
        .O(\f2u_data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[18]_i_1 
       (.I0(\f2u_data[18]_i_2_n_0 ),
        .I1(f2u_data[18]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[18]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[18]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[18]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[18]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF773333FF753030)) 
    \f2u_data[19]_i_1 
       (.I0(\f2u_data[29]_i_2_n_0 ),
        .I1(\f2u_data[19]_i_2_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[19]),
        .I5(\f2u_data[29]_i_5_n_0 ),
        .O(\f2u_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[19]_i_2 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[19]),
        .O(\f2u_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \f2u_data[1]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[1]),
        .I2(GPIN[1]),
        .I3(\read_beats[0]_i_4_n_0 ),
        .I4(f2u_valid_i_2_n_0),
        .I5(\f2u_data[1]_i_2_n_0 ),
        .O(\f2u_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[1]_i_2 
       (.I0(HRDATA[1]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[17]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[1]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[1]_i_3 
       (.I0(HRDATA[25]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[9]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[1]),
        .O(\f2u_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[20]_i_1 
       (.I0(\f2u_data[20]_i_2_n_0 ),
        .I1(f2u_data[20]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[20]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[20]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[20]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[20]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[21]_i_1 
       (.I0(\f2u_data[21]_i_2_n_0 ),
        .I1(f2u_data[21]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[21]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[21]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[21]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[21]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[22]_i_1 
       (.I0(\f2u_data[22]_i_2_n_0 ),
        .I1(f2u_data[22]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[22]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[22]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[22]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[22]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF773333FF753030)) 
    \f2u_data[23]_i_1 
       (.I0(\f2u_data[29]_i_2_n_0 ),
        .I1(\f2u_data[23]_i_2_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[23]),
        .I5(\f2u_data[29]_i_5_n_0 ),
        .O(\f2u_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[23]_i_2 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[23]),
        .O(\f2u_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[24]_i_1 
       (.I0(\f2u_data[24]_i_2_n_0 ),
        .I1(f2u_data[24]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[24]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[24]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[24]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[24]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[25]_i_1 
       (.I0(\f2u_data[25]_i_2_n_0 ),
        .I1(f2u_data[25]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[25]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[25]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[25]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[25]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF773333FF753030)) 
    \f2u_data[26]_i_1 
       (.I0(\f2u_data[29]_i_2_n_0 ),
        .I1(\f2u_data[26]_i_2_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[26]),
        .I5(\f2u_data[29]_i_5_n_0 ),
        .O(\f2u_data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[26]_i_2 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[26]),
        .O(\f2u_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF773333FF753030)) 
    \f2u_data[27]_i_1 
       (.I0(\f2u_data[29]_i_2_n_0 ),
        .I1(\f2u_data[27]_i_2_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[27]),
        .I5(\f2u_data[29]_i_5_n_0 ),
        .O(\f2u_data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[27]_i_2 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[27]),
        .O(\f2u_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \f2u_data[28]_i_1 
       (.I0(\f2u_data[28]_i_2_n_0 ),
        .I1(f2u_data[28]),
        .I2(\f2u_data[29]_i_2_n_0 ),
        .I3(\f2u_data[29]_i_4_n_0 ),
        .I4(HRDATA[28]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08880888AA880888)) 
    \f2u_data[28]_i_2 
       (.I0(read_HBUSREQ_i_4_n_0),
        .I1(f2u_data[28]),
        .I2(HREADY),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(HRDATA[28]),
        .I5(\f2u_data[28]_i_3_n_0 ),
        .O(\f2u_data[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h373F)) 
    \f2u_data[28]_i_3 
       (.I0(CSIZE[0]),
        .I1(HREADY),
        .I2(CSIZE[1]),
        .I3(read_HADDR[0]),
        .O(\f2u_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF773333FF753030)) 
    \f2u_data[29]_i_1 
       (.I0(\f2u_data[29]_i_2_n_0 ),
        .I1(\f2u_data[29]_i_3_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[29]),
        .I5(\f2u_data[29]_i_5_n_0 ),
        .O(\f2u_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFFFFFAFFC0)) 
    \f2u_data[29]_i_2 
       (.I0(HREADY),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(state_read[0]),
        .I4(state_read[2]),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[29]_i_3 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[29]),
        .O(\f2u_data[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \f2u_data[29]_i_4 
       (.I0(state_read[3]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .O(\f2u_data[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \f2u_data[29]_i_5 
       (.I0(state_read[3]),
        .I1(state_read[0]),
        .I2(state_read[2]),
        .I3(state_read[1]),
        .O(\f2u_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \f2u_data[2]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[2]),
        .I2(GPIN[2]),
        .I3(\read_beats[0]_i_4_n_0 ),
        .I4(f2u_valid_i_2_n_0),
        .I5(\f2u_data[2]_i_2_n_0 ),
        .O(\f2u_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[2]_i_2 
       (.I0(HRDATA[2]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[18]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[2]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[2]_i_3 
       (.I0(HRDATA[26]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[10]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[2]),
        .O(\f2u_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2220000)) 
    \f2u_data[30]_i_1 
       (.I0(f2u_data[30]),
        .I1(\f2u_data[30]_i_2_n_0 ),
        .I2(f2u_valid_i_2_n_0),
        .I3(IRQ),
        .I4(\read_beats[0]_i_4_n_0 ),
        .I5(\f2u_data[30]_i_3_n_0 ),
        .O(\f2u_data[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF008)) 
    \f2u_data[30]_i_2 
       (.I0(CEI),
        .I1(read_go),
        .I2(state_read[1]),
        .I3(state_read[3]),
        .O(\f2u_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FCAAFE00FC)) 
    \f2u_data[30]_i_3 
       (.I0(\f2u_data[31]_i_4_n_0 ),
        .I1(\f2u_data[29]_i_5_n_0 ),
        .I2(\f2u_data[29]_i_4_n_0 ),
        .I3(\f2u_data[30]_i_4_n_0 ),
        .I4(f2u_data[30]),
        .I5(\f2u_data[31]_i_5_n_0 ),
        .O(\f2u_data[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1F3FFFFF)) 
    \f2u_data[30]_i_4 
       (.I0(read_HADDR[0]),
        .I1(CSIZE[1]),
        .I2(HREADY),
        .I3(CSIZE[0]),
        .I4(HRDATA[30]),
        .O(\f2u_data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4F4FFF4F4F4)) 
    \f2u_data[31]_i_1 
       (.I0(state_read[0]),
        .I1(\f2u_data[31]_i_2_n_0 ),
        .I2(\f2u_data[31]_i_3_n_0 ),
        .I3(\f2u_data[31]_i_4_n_0 ),
        .I4(f2u_data[31]),
        .I5(\f2u_data[31]_i_5_n_0 ),
        .O(\f2u_data[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E400F000E4)) 
    \f2u_data[31]_i_2 
       (.I0(\f2u_data[31]_i_6_n_0 ),
        .I1(FIQ),
        .I2(f2u_data[31]),
        .I3(state_read[2]),
        .I4(state_read[1]),
        .I5(state_read[3]),
        .O(\f2u_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000300000)) 
    \f2u_data[31]_i_3 
       (.I0(state_read[1]),
        .I1(\f2u_data[28]_i_3_n_0 ),
        .I2(HRDATA[31]),
        .I3(state_read[3]),
        .I4(state_read[2]),
        .I5(state_read[0]),
        .O(\f2u_data[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00BF0000)) 
    \f2u_data[31]_i_4 
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(HREADY),
        .I3(state_read[3]),
        .I4(state_read[0]),
        .O(\f2u_data[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \f2u_data[31]_i_5 
       (.I0(state_read[3]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(HREADY),
        .O(\f2u_data[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \f2u_data[31]_i_6 
       (.I0(state_read[3]),
        .I1(CEI),
        .I2(read_go),
        .O(\f2u_data[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \f2u_data[32]_i_1 
       (.I0(f2u_data[32]),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[3]),
        .O(\f2u_data[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \f2u_data[33]_i_1 
       (.I0(f2u_data[33]),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[3]),
        .O(\f2u_data[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \f2u_data[3]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[3]),
        .I2(GPIN[3]),
        .I3(\read_beats[0]_i_4_n_0 ),
        .I4(f2u_valid_i_2_n_0),
        .I5(\f2u_data[3]_i_2_n_0 ),
        .O(\f2u_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[3]_i_2 
       (.I0(HRDATA[3]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[19]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[3]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[3]_i_3 
       (.I0(HRDATA[27]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[11]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[3]),
        .O(\f2u_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \f2u_data[4]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[4]),
        .I2(\f2u_data[4]_i_2_n_0 ),
        .I3(GPIN[4]),
        .I4(\read_beats[0]_i_4_n_0 ),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[4]_i_2 
       (.I0(HRDATA[4]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[20]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[4]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[4]_i_3 
       (.I0(HRDATA[28]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[12]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[4]),
        .O(\f2u_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \f2u_data[5]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[5]),
        .I2(GPIN[5]),
        .I3(\read_beats[0]_i_4_n_0 ),
        .I4(f2u_valid_i_2_n_0),
        .I5(\f2u_data[5]_i_2_n_0 ),
        .O(\f2u_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[5]_i_2 
       (.I0(HRDATA[5]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[21]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[5]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[5]_i_3 
       (.I0(HRDATA[29]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[13]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[5]),
        .O(\f2u_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \f2u_data[6]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[6]),
        .I2(GPIN[6]),
        .I3(\read_beats[0]_i_4_n_0 ),
        .I4(f2u_valid_i_2_n_0),
        .I5(\f2u_data[6]_i_2_n_0 ),
        .O(\f2u_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \f2u_data[6]_i_2 
       (.I0(HRDATA[6]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[22]),
        .I3(read_HADDR[0]),
        .I4(\f2u_data[6]_i_3_n_0 ),
        .I5(\f2u_data[7]_i_5_n_0 ),
        .O(\f2u_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[6]_i_3 
       (.I0(HRDATA[30]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[14]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[6]),
        .O(\f2u_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \f2u_data[7]_i_1 
       (.I0(\f2u_data[7]_i_2_n_0 ),
        .I1(f2u_data[7]),
        .I2(GPIN[7]),
        .I3(\read_beats[0]_i_4_n_0 ),
        .I4(f2u_valid_i_2_n_0),
        .I5(\f2u_data[7]_i_3_n_0 ),
        .O(\f2u_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FAF8FFF0FAF8C0)) 
    \f2u_data[7]_i_2 
       (.I0(HREADY),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(state_read[0]),
        .I4(state_read[2]),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \f2u_data[7]_i_3 
       (.I0(HRDATA[7]),
        .I1(\f2u_data[7]_i_4_n_0 ),
        .I2(HRDATA[23]),
        .I3(\f2u_data[7]_i_5_n_0 ),
        .I4(read_HADDR[0]),
        .I5(\f2u_data[7]_i_6_n_0 ),
        .O(\f2u_data[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \f2u_data[7]_i_4 
       (.I0(CSIZE[1]),
        .I1(read_HADDR[1]),
        .O(\f2u_data[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEBEFFFFF)) 
    \f2u_data[7]_i_5 
       (.I0(state_read[3]),
        .I1(state_read[0]),
        .I2(state_read[2]),
        .I3(state_read[1]),
        .I4(HREADY),
        .O(\f2u_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \f2u_data[7]_i_6 
       (.I0(HRDATA[31]),
        .I1(read_HADDR[1]),
        .I2(HRDATA[15]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(HRDATA[7]),
        .O(\f2u_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0101FF01)) 
    \f2u_data[8]_i_1 
       (.I0(\f2u_data[8]_i_2_n_0 ),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(f2u_data[8]),
        .I4(\f2u_data[15]_i_3_n_0 ),
        .I5(\f2u_data[8]_i_3_n_0 ),
        .O(\f2u_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000040FFFFFF7F)) 
    \f2u_data[8]_i_2 
       (.I0(GPIN[8]),
        .I1(CEI),
        .I2(read_go),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .I5(f2u_data[8]),
        .O(\f2u_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[8]_i_3 
       (.I0(\f2u_data[8]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[8]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[8]_i_4 
       (.I0(HRDATA[8]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[24]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \f2u_data[9]_i_1 
       (.I0(\f2u_data[15]_i_3_n_0 ),
        .I1(f2u_data[9]),
        .I2(\f2u_data[9]_i_2_n_0 ),
        .I3(\f2u_data[9]_i_3_n_0 ),
        .O(\f2u_data[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \f2u_data[9]_i_2 
       (.I0(\f2u_data[9]_i_4_n_0 ),
        .I1(read_HADDR[1]),
        .I2(read_HADDR[0]),
        .I3(HRDATA[9]),
        .I4(HREADY),
        .I5(\f2u_data[15]_i_6_n_0 ),
        .O(\f2u_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000070700000)) 
    \f2u_data[9]_i_3 
       (.I0(state_read[3]),
        .I1(state_read[1]),
        .I2(f2u_data[9]),
        .I3(GPIN[9]),
        .I4(\read_beats[0]_i_4_n_0 ),
        .I5(f2u_valid_i_2_n_0),
        .O(\f2u_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFCF0000)) 
    \f2u_data[9]_i_4 
       (.I0(HRDATA[9]),
        .I1(read_HADDR[0]),
        .I2(read_HADDR[1]),
        .I3(HRDATA[25]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(\f2u_data[9]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[0]_i_1_n_0 ),
        .Q(f2u_data[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[10]_i_1_n_0 ),
        .Q(f2u_data[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[11]_i_1_n_0 ),
        .Q(f2u_data[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[12]_i_1_n_0 ),
        .Q(f2u_data[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[13]_i_1_n_0 ),
        .Q(f2u_data[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[14]_i_1_n_0 ),
        .Q(f2u_data[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[15]_i_1_n_0 ),
        .Q(f2u_data[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[16]_i_1_n_0 ),
        .Q(f2u_data[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[17]_i_1_n_0 ),
        .Q(f2u_data[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[18]_i_1_n_0 ),
        .Q(f2u_data[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[19]_i_1_n_0 ),
        .Q(f2u_data[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[1]_i_1_n_0 ),
        .Q(f2u_data[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[20]_i_1_n_0 ),
        .Q(f2u_data[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[21]_i_1_n_0 ),
        .Q(f2u_data[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[22]_i_1_n_0 ),
        .Q(f2u_data[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[23]_i_1_n_0 ),
        .Q(f2u_data[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[24]_i_1_n_0 ),
        .Q(f2u_data[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[25]_i_1_n_0 ),
        .Q(f2u_data[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[26]_i_1_n_0 ),
        .Q(f2u_data[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[27]_i_1_n_0 ),
        .Q(f2u_data[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[28]_i_1_n_0 ),
        .Q(f2u_data[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[29]_i_1_n_0 ),
        .Q(f2u_data[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[2]_i_1_n_0 ),
        .Q(f2u_data[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[30]_i_1_n_0 ),
        .Q(f2u_data[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[31]_i_1_n_0 ),
        .Q(f2u_data[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[32] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[32]_i_1_n_0 ),
        .Q(f2u_data[32]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[33] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[33]_i_1_n_0 ),
        .Q(f2u_data[33]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[3]_i_1_n_0 ),
        .Q(f2u_data[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[4]_i_1_n_0 ),
        .Q(f2u_data[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[5]_i_1_n_0 ),
        .Q(f2u_data[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[6]_i_1_n_0 ),
        .Q(f2u_data[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[29]_i_2_n_0 ),
        .D(\f2u_data[7]_i_1_n_0 ),
        .Q(f2u_data[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[8]_i_1_n_0 ),
        .Q(f2u_data[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_data_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\f2u_data[9]_i_1_n_0 ),
        .Q(f2u_data[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70707000)) 
    f2u_valid_i_1
       (.I0(state_read[1]),
        .I1(state_read[3]),
        .I2(\read_beats[0]_i_4_n_0 ),
        .I3(f2u_valid),
        .I4(f2u_valid_i_2_n_0),
        .I5(f2u_valid_i_3_n_0),
        .O(f2u_valid_i_1_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    f2u_valid_i_2
       (.I0(state_read[1]),
        .I1(read_go),
        .I2(CEI),
        .I3(state_read[3]),
        .O(f2u_valid_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000E400F00000)) 
    f2u_valid_i_3
       (.I0(state_read[1]),
        .I1(f2u_valid),
        .I2(HREADY),
        .I3(state_read[3]),
        .I4(state_read[2]),
        .I5(state_read[0]),
        .O(f2u_valid_i_3_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    f2u_valid_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(f2u_valid_i_1_n_0),
        .Q(f2u_valid));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(CMD[31]),
        .O(CEI));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(CMD[25]),
        .O(CBURST[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(CMD[5]),
        .O(CLENGTH[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(CMD[4]),
        .O(CLENGTH[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(CMD[3]),
        .O(CLENGTH[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(CMD[2]),
        .O(CLENGTH[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(CMD[1]),
        .O(CLENGTH[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(CMD[0]),
        .O(CLENGTH[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(CMD[30]),
        .O(CWRITE));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(CMD[29]),
        .O(CLOCK[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(CMD[28]),
        .O(CLOCK[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(CMD[27]),
        .O(CSIZE[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(CMD[24]),
        .O(CBURST[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(CMD[26]),
        .O(CSIZE[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(CMD[22]),
        .O(CPROT[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(CMD[21]),
        .O(CPROT[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(CMD[20]),
        .O(CPROT[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(CMD[19]),
        .O(CPROT[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(CMD[23]),
        .O(CBURST[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(CMD[11]),
        .O(CLENGTH[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(CMD[10]),
        .O(CLENGTH[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(CMD[9]),
        .O(CLENGTH[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(CMD[8]),
        .O(CLENGTH[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(CMD[7]),
        .O(CLENGTH[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(CMD[6]),
        .O(CLENGTH[6]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[0]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[3]_i_2_n_7 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[0]),
        .O(\rd_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[10]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[11]_i_2_n_5 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[10]),
        .O(\rd_cnt[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[11]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[11]_i_2_n_4 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[11]),
        .O(\rd_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[12]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[15]_i_2_n_7 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[12]),
        .O(\rd_cnt[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[13]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[15]_i_2_n_6 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[13]),
        .O(\rd_cnt[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[14]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[15]_i_2_n_5 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[14]),
        .O(\rd_cnt[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[15]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[15]_i_2_n_4 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[15]),
        .O(\rd_cnt[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AEAA0000)) 
    \rd_cnt[15]_i_3 
       (.I0(state_cmd[1]),
        .I1(cmd_valid),
        .I2(CEI),
        .I3(cmd_ready),
        .I4(state_cmd[0]),
        .I5(CWRITE),
        .O(\rd_cnt[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[1]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[3]_i_2_n_6 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[1]),
        .O(\rd_cnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[2]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[3]_i_2_n_5 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[2]),
        .O(\rd_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[3]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[3]_i_2_n_4 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[3]),
        .O(\rd_cnt[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_cnt[3]_i_3 
       (.I0(rd_cnt[0]),
        .I1(f2u_ready),
        .I2(f2u_valid),
        .O(\rd_cnt[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[4]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[7]_i_2_n_7 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[4]),
        .O(\rd_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[5]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[7]_i_2_n_6 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[5]),
        .O(\rd_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[6]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[7]_i_2_n_5 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[6]),
        .O(\rd_cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[7]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[7]_i_2_n_4 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[7]),
        .O(\rd_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[8]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[11]_i_2_n_7 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[8]),
        .O(\rd_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \rd_cnt[9]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(\rd_cnt_reg[11]_i_2_n_6 ),
        .I3(\rd_cnt[15]_i_3_n_0 ),
        .I4(rd_cnt[9]),
        .O(\rd_cnt[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[0]_i_1_n_0 ),
        .Q(rd_cnt[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[10]_i_1_n_0 ),
        .Q(rd_cnt[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[11]_i_1_n_0 ),
        .Q(rd_cnt[11]));
  CARRY4 \rd_cnt_reg[11]_i_2 
       (.CI(\rd_cnt_reg[7]_i_2_n_0 ),
        .CO({\rd_cnt_reg[11]_i_2_n_0 ,\rd_cnt_reg[11]_i_2_n_1 ,\rd_cnt_reg[11]_i_2_n_2 ,\rd_cnt_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_cnt_reg[11]_i_2_n_4 ,\rd_cnt_reg[11]_i_2_n_5 ,\rd_cnt_reg[11]_i_2_n_6 ,\rd_cnt_reg[11]_i_2_n_7 }),
        .S(rd_cnt[11:8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[12]_i_1_n_0 ),
        .Q(rd_cnt[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[13]_i_1_n_0 ),
        .Q(rd_cnt[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[14]_i_1_n_0 ),
        .Q(rd_cnt[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[15]_i_1_n_0 ),
        .Q(rd_cnt[15]));
  CARRY4 \rd_cnt_reg[15]_i_2 
       (.CI(\rd_cnt_reg[11]_i_2_n_0 ),
        .CO({\NLW_rd_cnt_reg[15]_i_2_CO_UNCONNECTED [3],\rd_cnt_reg[15]_i_2_n_1 ,\rd_cnt_reg[15]_i_2_n_2 ,\rd_cnt_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_cnt_reg[15]_i_2_n_4 ,\rd_cnt_reg[15]_i_2_n_5 ,\rd_cnt_reg[15]_i_2_n_6 ,\rd_cnt_reg[15]_i_2_n_7 }),
        .S(rd_cnt[15:12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[1]_i_1_n_0 ),
        .Q(rd_cnt[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[2]_i_1_n_0 ),
        .Q(rd_cnt[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[3]_i_1_n_0 ),
        .Q(rd_cnt[3]));
  CARRY4 \rd_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rd_cnt_reg[3]_i_2_n_0 ,\rd_cnt_reg[3]_i_2_n_1 ,\rd_cnt_reg[3]_i_2_n_2 ,\rd_cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rd_cnt[0]}),
        .O({\rd_cnt_reg[3]_i_2_n_4 ,\rd_cnt_reg[3]_i_2_n_5 ,\rd_cnt_reg[3]_i_2_n_6 ,\rd_cnt_reg[3]_i_2_n_7 }),
        .S({rd_cnt[3:1],\rd_cnt[3]_i_3_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[4]_i_1_n_0 ),
        .Q(rd_cnt[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[5]_i_1_n_0 ),
        .Q(rd_cnt[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[6]_i_1_n_0 ),
        .Q(rd_cnt[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[7]_i_1_n_0 ),
        .Q(rd_cnt[7]));
  CARRY4 \rd_cnt_reg[7]_i_2 
       (.CI(\rd_cnt_reg[3]_i_2_n_0 ),
        .CO({\rd_cnt_reg[7]_i_2_n_0 ,\rd_cnt_reg[7]_i_2_n_1 ,\rd_cnt_reg[7]_i_2_n_2 ,\rd_cnt_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_cnt_reg[7]_i_2_n_4 ,\rd_cnt_reg[7]_i_2_n_5 ,\rd_cnt_reg[7]_i_2_n_6 ,\rd_cnt_reg[7]_i_2_n_7 }),
        .S(rd_cnt[7:4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[8]_i_1_n_0 ),
        .Q(rd_cnt[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_cnt_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\rd_cnt[9]_i_1_n_0 ),
        .Q(rd_cnt[9]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[0]_i_1 
       (.I0(read_HADDR[0]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[3]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[0]_i_2_n_0 ),
        .O(\read_HADDR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[0]_i_2 
       (.I0(\read_HADDR_reg[3]_i_2_n_7 ),
        .I1(CADDR[0]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[0]),
        .O(\read_HADDR[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[10]_i_1 
       (.I0(read_HADDR[10]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[11]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[10]_i_2_n_0 ),
        .O(\read_HADDR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[10]_i_2 
       (.I0(\read_HADDR_reg[11]_i_2_n_5 ),
        .I1(CADDR[10]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[10]),
        .O(\read_HADDR[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[11]_i_1 
       (.I0(read_HADDR[11]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[11]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[11]_i_3_n_0 ),
        .O(\read_HADDR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[11]_i_3 
       (.I0(\read_HADDR_reg[11]_i_2_n_4 ),
        .I1(CADDR[11]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[11]),
        .O(\read_HADDR[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[12]_i_1 
       (.I0(read_HADDR[12]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[15]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[12]_i_2_n_0 ),
        .O(\read_HADDR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[12]_i_2 
       (.I0(\read_HADDR_reg[15]_i_2_n_7 ),
        .I1(CADDR[12]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[12]),
        .O(\read_HADDR[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[13]_i_1 
       (.I0(read_HADDR[13]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[15]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[13]_i_2_n_0 ),
        .O(\read_HADDR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[13]_i_2 
       (.I0(\read_HADDR_reg[15]_i_2_n_6 ),
        .I1(CADDR[13]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[13]),
        .O(\read_HADDR[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[14]_i_1 
       (.I0(read_HADDR[14]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[15]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[14]_i_2_n_0 ),
        .O(\read_HADDR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[14]_i_2 
       (.I0(\read_HADDR_reg[15]_i_2_n_5 ),
        .I1(CADDR[14]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[14]),
        .O(\read_HADDR[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[15]_i_1 
       (.I0(read_HADDR[15]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[15]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[15]_i_3_n_0 ),
        .O(\read_HADDR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[15]_i_3 
       (.I0(\read_HADDR_reg[15]_i_2_n_4 ),
        .I1(CADDR[15]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[15]),
        .O(\read_HADDR[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[16]_i_1 
       (.I0(read_HADDR[16]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[19]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[16]_i_2_n_0 ),
        .O(\read_HADDR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[16]_i_2 
       (.I0(\read_HADDR_reg[19]_i_2_n_7 ),
        .I1(CADDR[16]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[16]),
        .O(\read_HADDR[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[17]_i_1 
       (.I0(read_HADDR[17]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[19]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[17]_i_2_n_0 ),
        .O(\read_HADDR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[17]_i_2 
       (.I0(\read_HADDR_reg[19]_i_2_n_6 ),
        .I1(CADDR[17]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[17]),
        .O(\read_HADDR[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[18]_i_1 
       (.I0(read_HADDR[18]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[19]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[18]_i_2_n_0 ),
        .O(\read_HADDR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[18]_i_2 
       (.I0(\read_HADDR_reg[19]_i_2_n_5 ),
        .I1(CADDR[18]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[18]),
        .O(\read_HADDR[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[19]_i_1 
       (.I0(read_HADDR[19]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[19]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[19]_i_3_n_0 ),
        .O(\read_HADDR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[19]_i_3 
       (.I0(\read_HADDR_reg[19]_i_2_n_4 ),
        .I1(CADDR[19]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[19]),
        .O(\read_HADDR[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[1]_i_1 
       (.I0(read_HADDR[1]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[3]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[1]_i_2_n_0 ),
        .O(\read_HADDR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[1]_i_2 
       (.I0(\read_HADDR_reg[3]_i_2_n_6 ),
        .I1(CADDR[1]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[1]),
        .O(\read_HADDR[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[20]_i_1 
       (.I0(read_HADDR[20]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[23]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[20]_i_2_n_0 ),
        .O(\read_HADDR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[20]_i_2 
       (.I0(\read_HADDR_reg[23]_i_2_n_7 ),
        .I1(CADDR[20]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[20]),
        .O(\read_HADDR[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[21]_i_1 
       (.I0(read_HADDR[21]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[23]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[21]_i_2_n_0 ),
        .O(\read_HADDR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[21]_i_2 
       (.I0(\read_HADDR_reg[23]_i_2_n_6 ),
        .I1(CADDR[21]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[21]),
        .O(\read_HADDR[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[22]_i_1 
       (.I0(read_HADDR[22]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[23]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[22]_i_2_n_0 ),
        .O(\read_HADDR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[22]_i_2 
       (.I0(\read_HADDR_reg[23]_i_2_n_5 ),
        .I1(CADDR[22]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[22]),
        .O(\read_HADDR[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[23]_i_1 
       (.I0(read_HADDR[23]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[23]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[23]_i_3_n_0 ),
        .O(\read_HADDR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[23]_i_3 
       (.I0(\read_HADDR_reg[23]_i_2_n_4 ),
        .I1(CADDR[23]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[23]),
        .O(\read_HADDR[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[24]_i_1 
       (.I0(read_HADDR[24]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[27]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[24]_i_2_n_0 ),
        .O(\read_HADDR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[24]_i_2 
       (.I0(\read_HADDR_reg[27]_i_2_n_7 ),
        .I1(CADDR[24]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[24]),
        .O(\read_HADDR[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[25]_i_1 
       (.I0(read_HADDR[25]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[27]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[25]_i_2_n_0 ),
        .O(\read_HADDR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[25]_i_2 
       (.I0(\read_HADDR_reg[27]_i_2_n_6 ),
        .I1(CADDR[25]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[25]),
        .O(\read_HADDR[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[26]_i_1 
       (.I0(read_HADDR[26]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[27]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[26]_i_2_n_0 ),
        .O(\read_HADDR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[26]_i_2 
       (.I0(\read_HADDR_reg[27]_i_2_n_5 ),
        .I1(CADDR[26]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[26]),
        .O(\read_HADDR[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[27]_i_1 
       (.I0(read_HADDR[27]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[27]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[27]_i_3_n_0 ),
        .O(\read_HADDR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[27]_i_3 
       (.I0(\read_HADDR_reg[27]_i_2_n_4 ),
        .I1(CADDR[27]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[27]),
        .O(\read_HADDR[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[28]_i_1 
       (.I0(read_HADDR[28]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[31]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[28]_i_2_n_0 ),
        .O(\read_HADDR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[28]_i_2 
       (.I0(\read_HADDR_reg[31]_i_2_n_7 ),
        .I1(CADDR[28]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[28]),
        .O(\read_HADDR[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[29]_i_1 
       (.I0(read_HADDR[29]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[31]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[29]_i_2_n_0 ),
        .O(\read_HADDR[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[29]_i_2 
       (.I0(\read_HADDR_reg[31]_i_2_n_6 ),
        .I1(CADDR[29]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[29]),
        .O(\read_HADDR[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[2]_i_1 
       (.I0(read_HADDR[2]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[3]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[2]_i_2_n_0 ),
        .O(\read_HADDR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[2]_i_2 
       (.I0(\read_HADDR_reg[3]_i_2_n_5 ),
        .I1(CADDR[2]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[2]),
        .O(\read_HADDR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[30]_i_1 
       (.I0(read_HADDR[30]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[31]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[30]_i_2_n_0 ),
        .O(\read_HADDR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[30]_i_2 
       (.I0(\read_HADDR_reg[31]_i_2_n_5 ),
        .I1(CADDR[30]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[30]),
        .O(\read_HADDR[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBFBFFFFFFFF)) 
    \read_HADDR[30]_i_3 
       (.I0(\read_HADDR[30]_i_5_n_0 ),
        .I1(f2u_ready),
        .I2(\state_read[3]_i_3_n_0 ),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[4]),
        .I5(\read_HADDR[31]_i_6_n_0 ),
        .O(\read_HADDR[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0042)) 
    \read_HADDR[30]_i_4 
       (.I0(state_read[0]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[3]),
        .I4(\read_beats[10]_i_5_n_0 ),
        .O(\read_HADDR[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \read_HADDR[30]_i_5 
       (.I0(HREADY),
        .I1(HGRANT),
        .O(\read_HADDR[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F00DFDF0F008080)) 
    \read_HADDR[31]_i_1 
       (.I0(HREADY),
        .I1(\read_HADDR_reg[31]_i_2_n_4 ),
        .I2(\read_HADDR[31]_i_3_n_0 ),
        .I3(\read_HADDR[31]_i_4_n_0 ),
        .I4(\read_HADDR[31]_i_5_n_0 ),
        .I5(read_HADDR[31]),
        .O(\read_HADDR[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE40)) 
    \read_HADDR[31]_i_3 
       (.I0(state_read[0]),
        .I1(state_read[1]),
        .I2(state_read[2]),
        .I3(state_read[3]),
        .O(\read_HADDR[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \read_HADDR[31]_i_4 
       (.I0(\state_read[1]_i_2_n_0 ),
        .I1(CADDR[31]),
        .I2(\read_HADDR[31]_i_6_n_0 ),
        .I3(read_HADDR[31]),
        .I4(\read_beats[10]_i_5_n_0 ),
        .I5(\read_HADDR_reg[31]_i_2_n_4 ),
        .O(\read_HADDR[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \read_HADDR[31]_i_5 
       (.I0(state_read[3]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .O(\read_HADDR[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0140)) 
    \read_HADDR[31]_i_6 
       (.I0(state_read[3]),
        .I1(state_read[1]),
        .I2(state_read[2]),
        .I3(state_read[0]),
        .O(\read_HADDR[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[3]_i_1 
       (.I0(read_HADDR[3]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[3]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[3]_i_3_n_0 ),
        .O(\read_HADDR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[3]_i_3 
       (.I0(\read_HADDR_reg[3]_i_2_n_4 ),
        .I1(CADDR[3]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[3]),
        .O(\read_HADDR[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_HADDR[3]_i_4 
       (.I0(read_HADDR[2]),
        .I1(read_bnum[2]),
        .O(\read_HADDR[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_HADDR[3]_i_5 
       (.I0(read_HADDR[1]),
        .I1(read_bnum[1]),
        .O(\read_HADDR[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_HADDR[3]_i_6 
       (.I0(read_HADDR[0]),
        .I1(read_bnum[0]),
        .O(\read_HADDR[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[4]_i_1 
       (.I0(read_HADDR[4]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[7]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[4]_i_2_n_0 ),
        .O(\read_HADDR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[4]_i_2 
       (.I0(\read_HADDR_reg[7]_i_2_n_7 ),
        .I1(CADDR[4]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[4]),
        .O(\read_HADDR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[5]_i_1 
       (.I0(read_HADDR[5]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[7]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[5]_i_2_n_0 ),
        .O(\read_HADDR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[5]_i_2 
       (.I0(\read_HADDR_reg[7]_i_2_n_6 ),
        .I1(CADDR[5]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[5]),
        .O(\read_HADDR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[6]_i_1 
       (.I0(read_HADDR[6]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[7]_i_2_n_5 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[6]_i_2_n_0 ),
        .O(\read_HADDR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[6]_i_2 
       (.I0(\read_HADDR_reg[7]_i_2_n_5 ),
        .I1(CADDR[6]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[6]),
        .O(\read_HADDR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[7]_i_1 
       (.I0(read_HADDR[7]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[7]_i_2_n_4 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[7]_i_3_n_0 ),
        .O(\read_HADDR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[7]_i_3 
       (.I0(\read_HADDR_reg[7]_i_2_n_4 ),
        .I1(CADDR[7]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[7]),
        .O(\read_HADDR[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[8]_i_1 
       (.I0(read_HADDR[8]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[11]_i_2_n_7 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[8]_i_2_n_0 ),
        .O(\read_HADDR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[8]_i_2 
       (.I0(\read_HADDR_reg[11]_i_2_n_7 ),
        .I1(CADDR[8]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[8]),
        .O(\read_HADDR[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \read_HADDR[9]_i_1 
       (.I0(read_HADDR[9]),
        .I1(HREADY),
        .I2(\read_HADDR_reg[11]_i_2_n_6 ),
        .I3(\read_HADDR[31]_i_5_n_0 ),
        .I4(\read_HADDR[31]_i_3_n_0 ),
        .I5(\read_HADDR[9]_i_2_n_0 ),
        .O(\read_HADDR[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    \read_HADDR[9]_i_2 
       (.I0(\read_HADDR_reg[11]_i_2_n_6 ),
        .I1(CADDR[9]),
        .I2(\read_HADDR[31]_i_5_n_0 ),
        .I3(\read_HADDR[30]_i_3_n_0 ),
        .I4(\read_HADDR[30]_i_4_n_0 ),
        .I5(read_HADDR[9]),
        .O(\read_HADDR[9]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[0]_i_1_n_0 ),
        .Q(read_HADDR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[10]_i_1_n_0 ),
        .Q(read_HADDR[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[11]_i_1_n_0 ),
        .Q(read_HADDR[11]));
  CARRY4 \read_HADDR_reg[11]_i_2 
       (.CI(\read_HADDR_reg[7]_i_2_n_0 ),
        .CO({\read_HADDR_reg[11]_i_2_n_0 ,\read_HADDR_reg[11]_i_2_n_1 ,\read_HADDR_reg[11]_i_2_n_2 ,\read_HADDR_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[11]_i_2_n_4 ,\read_HADDR_reg[11]_i_2_n_5 ,\read_HADDR_reg[11]_i_2_n_6 ,\read_HADDR_reg[11]_i_2_n_7 }),
        .S(read_HADDR[11:8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[12]_i_1_n_0 ),
        .Q(read_HADDR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[13]_i_1_n_0 ),
        .Q(read_HADDR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[14]_i_1_n_0 ),
        .Q(read_HADDR[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[15]_i_1_n_0 ),
        .Q(read_HADDR[15]));
  CARRY4 \read_HADDR_reg[15]_i_2 
       (.CI(\read_HADDR_reg[11]_i_2_n_0 ),
        .CO({\read_HADDR_reg[15]_i_2_n_0 ,\read_HADDR_reg[15]_i_2_n_1 ,\read_HADDR_reg[15]_i_2_n_2 ,\read_HADDR_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[15]_i_2_n_4 ,\read_HADDR_reg[15]_i_2_n_5 ,\read_HADDR_reg[15]_i_2_n_6 ,\read_HADDR_reg[15]_i_2_n_7 }),
        .S(read_HADDR[15:12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[16]_i_1_n_0 ),
        .Q(read_HADDR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[17]_i_1_n_0 ),
        .Q(read_HADDR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[18]_i_1_n_0 ),
        .Q(read_HADDR[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[19]_i_1_n_0 ),
        .Q(read_HADDR[19]));
  CARRY4 \read_HADDR_reg[19]_i_2 
       (.CI(\read_HADDR_reg[15]_i_2_n_0 ),
        .CO({\read_HADDR_reg[19]_i_2_n_0 ,\read_HADDR_reg[19]_i_2_n_1 ,\read_HADDR_reg[19]_i_2_n_2 ,\read_HADDR_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[19]_i_2_n_4 ,\read_HADDR_reg[19]_i_2_n_5 ,\read_HADDR_reg[19]_i_2_n_6 ,\read_HADDR_reg[19]_i_2_n_7 }),
        .S(read_HADDR[19:16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[1]_i_1_n_0 ),
        .Q(read_HADDR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[20]_i_1_n_0 ),
        .Q(read_HADDR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[21]_i_1_n_0 ),
        .Q(read_HADDR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[22]_i_1_n_0 ),
        .Q(read_HADDR[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[23]_i_1_n_0 ),
        .Q(read_HADDR[23]));
  CARRY4 \read_HADDR_reg[23]_i_2 
       (.CI(\read_HADDR_reg[19]_i_2_n_0 ),
        .CO({\read_HADDR_reg[23]_i_2_n_0 ,\read_HADDR_reg[23]_i_2_n_1 ,\read_HADDR_reg[23]_i_2_n_2 ,\read_HADDR_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[23]_i_2_n_4 ,\read_HADDR_reg[23]_i_2_n_5 ,\read_HADDR_reg[23]_i_2_n_6 ,\read_HADDR_reg[23]_i_2_n_7 }),
        .S(read_HADDR[23:20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[24]_i_1_n_0 ),
        .Q(read_HADDR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[25]_i_1_n_0 ),
        .Q(read_HADDR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[26]_i_1_n_0 ),
        .Q(read_HADDR[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[27]_i_1_n_0 ),
        .Q(read_HADDR[27]));
  CARRY4 \read_HADDR_reg[27]_i_2 
       (.CI(\read_HADDR_reg[23]_i_2_n_0 ),
        .CO({\read_HADDR_reg[27]_i_2_n_0 ,\read_HADDR_reg[27]_i_2_n_1 ,\read_HADDR_reg[27]_i_2_n_2 ,\read_HADDR_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[27]_i_2_n_4 ,\read_HADDR_reg[27]_i_2_n_5 ,\read_HADDR_reg[27]_i_2_n_6 ,\read_HADDR_reg[27]_i_2_n_7 }),
        .S(read_HADDR[27:24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[28]_i_1_n_0 ),
        .Q(read_HADDR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[29]_i_1_n_0 ),
        .Q(read_HADDR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[2]_i_1_n_0 ),
        .Q(read_HADDR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[30]_i_1_n_0 ),
        .Q(read_HADDR[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_HADDR[31]_i_1_n_0 ),
        .Q(read_HADDR[31]));
  CARRY4 \read_HADDR_reg[31]_i_2 
       (.CI(\read_HADDR_reg[27]_i_2_n_0 ),
        .CO({\NLW_read_HADDR_reg[31]_i_2_CO_UNCONNECTED [3],\read_HADDR_reg[31]_i_2_n_1 ,\read_HADDR_reg[31]_i_2_n_2 ,\read_HADDR_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[31]_i_2_n_4 ,\read_HADDR_reg[31]_i_2_n_5 ,\read_HADDR_reg[31]_i_2_n_6 ,\read_HADDR_reg[31]_i_2_n_7 }),
        .S(read_HADDR[31:28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[3]_i_1_n_0 ),
        .Q(read_HADDR[3]));
  CARRY4 \read_HADDR_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\read_HADDR_reg[3]_i_2_n_0 ,\read_HADDR_reg[3]_i_2_n_1 ,\read_HADDR_reg[3]_i_2_n_2 ,\read_HADDR_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,read_HADDR[2:0]}),
        .O({\read_HADDR_reg[3]_i_2_n_4 ,\read_HADDR_reg[3]_i_2_n_5 ,\read_HADDR_reg[3]_i_2_n_6 ,\read_HADDR_reg[3]_i_2_n_7 }),
        .S({read_HADDR[3],\read_HADDR[3]_i_4_n_0 ,\read_HADDR[3]_i_5_n_0 ,\read_HADDR[3]_i_6_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[4]_i_1_n_0 ),
        .Q(read_HADDR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[5]_i_1_n_0 ),
        .Q(read_HADDR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[6]_i_1_n_0 ),
        .Q(read_HADDR[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[7]_i_1_n_0 ),
        .Q(read_HADDR[7]));
  CARRY4 \read_HADDR_reg[7]_i_2 
       (.CI(\read_HADDR_reg[3]_i_2_n_0 ),
        .CO({\read_HADDR_reg[7]_i_2_n_0 ,\read_HADDR_reg[7]_i_2_n_1 ,\read_HADDR_reg[7]_i_2_n_2 ,\read_HADDR_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_HADDR_reg[7]_i_2_n_4 ,\read_HADDR_reg[7]_i_2_n_5 ,\read_HADDR_reg[7]_i_2_n_6 ,\read_HADDR_reg[7]_i_2_n_7 }),
        .S(read_HADDR[7:4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[8]_i_1_n_0 ),
        .Q(read_HADDR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HADDR_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HADDR[9]_i_1_n_0 ),
        .Q(read_HADDR[9]));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HBURST[0]_i_1 
       (.I0(CBURST[0]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HBURST[0]),
        .I5(state_read[3]),
        .O(\read_HBURST[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HBURST[1]_i_1 
       (.I0(CBURST[1]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HBURST[1]),
        .I5(state_read[3]),
        .O(\read_HBURST[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HBURST[2]_i_1 
       (.I0(CBURST[2]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HBURST[2]),
        .I5(state_read[3]),
        .O(\read_HBURST[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HBURST_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HBURST[0]_i_1_n_0 ),
        .Q(read_HBURST[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HBURST_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HBURST[1]_i_1_n_0 ),
        .Q(read_HBURST[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HBURST_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HBURST[2]_i_1_n_0 ),
        .Q(read_HBURST[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0004000)) 
    read_HBUSREQ_i_1
       (.I0(\state_read[1]_i_2_n_0 ),
        .I1(read_HBUSREQ_i_2_n_0),
        .I2(read_HBUSREQ_i_3_n_0),
        .I3(read_HBUSREQ_i_4_n_0),
        .I4(read_HBUSREQ),
        .I5(read_HBUSREQ_i_5_n_0),
        .O(read_HBUSREQ_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    read_HBUSREQ_i_2
       (.I0(read_beats[3]),
        .I1(read_beats[11]),
        .I2(read_beats[5]),
        .I3(\state_read[2]_i_8_n_0 ),
        .I4(\state_read[2]_i_7_n_0 ),
        .O(read_HBUSREQ_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    read_HBUSREQ_i_3
       (.I0(state_read[1]),
        .I1(state_read[2]),
        .O(read_HBUSREQ_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    read_HBUSREQ_i_4
       (.I0(state_read[0]),
        .I1(state_read[3]),
        .O(read_HBUSREQ_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    read_HBUSREQ_i_5
       (.I0(HREADY),
        .I1(state_read[3]),
        .I2(\state_read[2]_i_2_n_0 ),
        .I3(read_HBUSREQ_i_2_n_0),
        .I4(\read_bnum[2]_i_2_n_0 ),
        .I5(read_HBUSREQ_i_6_n_0),
        .O(read_HBUSREQ_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000CCCCC440C)) 
    read_HBUSREQ_i_6
       (.I0(HREADY),
        .I1(read_HBUSREQ),
        .I2(state_read[0]),
        .I3(state_read[1]),
        .I4(state_read[2]),
        .I5(state_read[3]),
        .O(read_HBUSREQ_i_6_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    read_HBUSREQ_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(read_HBUSREQ_i_1_n_0),
        .Q(read_HBUSREQ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HPROT[0]_i_1 
       (.I0(CPROT[0]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HPROT[0]),
        .I5(state_read[3]),
        .O(\read_HPROT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HPROT[1]_i_1 
       (.I0(CPROT[1]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HPROT[1]),
        .I5(state_read[3]),
        .O(\read_HPROT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HPROT[2]_i_1 
       (.I0(CPROT[2]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HPROT[2]),
        .I5(state_read[3]),
        .O(\read_HPROT[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HPROT[3]_i_1 
       (.I0(CPROT[3]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HPROT[3]),
        .I5(state_read[3]),
        .O(\read_HPROT[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HPROT_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_HPROT[0]_i_1_n_0 ),
        .Q(read_HPROT[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HPROT_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_HPROT[1]_i_1_n_0 ),
        .Q(read_HPROT[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HPROT_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_HPROT[2]_i_1_n_0 ),
        .Q(read_HPROT[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HPROT_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_HPROT[3]_i_1_n_0 ),
        .Q(read_HPROT[3]));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HSIZE[0]_i_1 
       (.I0(CSIZE[0]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HSIZE[0]),
        .I5(state_read[3]),
        .O(\read_HSIZE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000000EFFF2000)) 
    \read_HSIZE[1]_i_1 
       (.I0(CSIZE[1]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(read_HBUSREQ_i_3_n_0),
        .I4(read_HSIZE[1]),
        .I5(state_read[3]),
        .O(\read_HSIZE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00020002AAAAA8AA)) 
    \read_HSIZE[2]_i_1 
       (.I0(read_HSIZE[2]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(\state_read[1]_i_2_n_0 ),
        .I5(state_read[3]),
        .O(\read_HSIZE[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HSIZE_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HSIZE[0]_i_1_n_0 ),
        .Q(read_HSIZE[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HSIZE_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HSIZE[1]_i_1_n_0 ),
        .Q(read_HSIZE[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HSIZE_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\read_HSIZE[2]_i_1_n_0 ),
        .Q(read_HSIZE[2]));
  LUT6 #(
    .INIT(64'h000000000000A8AA)) 
    \read_HTRANS[0]_i_1 
       (.I0(\read_HTRANS[0]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(read_HTRANS[0]),
        .I3(\read_HTRANS[0]_i_3_n_0 ),
        .I4(\read_HTRANS[0]_i_4_n_0 ),
        .I5(\read_HTRANS[0]_i_5_n_0 ),
        .O(\read_HTRANS[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF50F2FFFFFFFF)) 
    \read_HTRANS[0]_i_2 
       (.I0(HREADY),
        .I1(\read_HTRANS[1]_i_4_n_0 ),
        .I2(read_HTRANS[0]),
        .I3(\state_read[2]_i_6_n_0 ),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\read_HTRANS[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \read_HTRANS[0]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(state_read[3]),
        .O(\read_HTRANS[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \read_HTRANS[0]_i_4 
       (.I0(HREADY),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(read_HTRANS[0]),
        .I4(state_read[2]),
        .I5(state_read[3]),
        .O(\read_HTRANS[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAB0)) 
    \read_HTRANS[0]_i_5 
       (.I0(state_read[3]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(state_read[0]),
        .I3(state_read[1]),
        .I4(state_read[2]),
        .O(\read_HTRANS[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFC8C8C8C8C8C8)) 
    \read_HTRANS[1]_i_1 
       (.I0(\read_HTRANS[1]_i_2_n_0 ),
        .I1(\read_HTRANS[1]_i_3_n_0 ),
        .I2(read_HTRANS[1]),
        .I3(\state_read[3]_i_2_n_0 ),
        .I4(\state_read[0]_i_2_n_0 ),
        .I5(state_read[3]),
        .O(\read_HTRANS[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044540010)) 
    \read_HTRANS[1]_i_2 
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(state_read[0]),
        .I3(\state_read[1]_i_2_n_0 ),
        .I4(HREADY),
        .I5(\read_HTRANS[1]_i_4_n_0 ),
        .O(\read_HTRANS[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF3F00007F7F)) 
    \read_HTRANS[1]_i_3 
       (.I0(\state_read[2]_i_6_n_0 ),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(state_read[3]),
        .I5(state_read[2]),
        .O(\read_HTRANS[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \read_HTRANS[1]_i_4 
       (.I0(\read_parts[12]_i_33_n_0 ),
        .I1(read_parts[8]),
        .I2(read_parts[9]),
        .I3(read_parts[10]),
        .I4(\read_parts[12]_i_34_n_0 ),
        .I5(state_read[0]),
        .O(\read_HTRANS[1]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HTRANS_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_HTRANS[0]_i_1_n_0 ),
        .Q(read_HTRANS[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_HTRANS_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_HTRANS[1]_i_1_n_0 ),
        .Q(read_HTRANS[1]));
  LUT6 #(
    .INIT(64'h00020002AAAAA8AA)) 
    read_HWRITE_i_1
       (.I0(read_HWRITE),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(\state_read[1]_i_2_n_0 ),
        .I5(state_read[3]),
        .O(read_HWRITE_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    read_HWRITE_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(read_HWRITE_i_1_n_0),
        .Q(read_HWRITE));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EFEFE0)) 
    \read_beats[0]_i_1 
       (.I0(\read_beats[0]_i_2_n_0 ),
        .I1(\read_beats[0]_i_3_n_0 ),
        .I2(\read_beats[0]_i_4_n_0 ),
        .I3(\read_beats[0]_i_5_n_0 ),
        .I4(read_beats[0]),
        .I5(state_read[3]),
        .O(\read_beats[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \read_beats[0]_i_2 
       (.I0(\read_beats[10]_i_5_n_0 ),
        .I1(HREADY),
        .I2(read_beats[0]),
        .I3(state_read[1]),
        .I4(state_read[3]),
        .O(\read_beats[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444045411110454)) 
    \read_beats[0]_i_3 
       (.I0(state_read[1]),
        .I1(read_beats[0]),
        .I2(read_go),
        .I3(\read_beats[0]_i_6_n_0 ),
        .I4(state_read[3]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_beats[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_beats[0]_i_4 
       (.I0(state_read[2]),
        .I1(state_read[0]),
        .O(\read_beats[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \read_beats[0]_i_5 
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(HREADY),
        .O(\read_beats[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7777747477747474)) 
    \read_beats[0]_i_6 
       (.I0(read_beats[0]),
        .I1(CEI),
        .I2(CLENGTH[0]),
        .I3(CBURST[1]),
        .I4(CBURST[0]),
        .I5(CBURST[2]),
        .O(\read_beats[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[10]_i_1 
       (.I0(\read_beats[10]_i_2_n_0 ),
        .I1(\read_beats[10]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[10]_i_4_n_0 ),
        .O(\read_beats[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \read_beats[10]_i_2 
       (.I0(\read_beats_reg[12]_i_5_n_6 ),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats[10]_i_5_n_0 ),
        .I4(read_beats[10]),
        .O(\read_beats[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[10]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[12]_i_5_n_6 ),
        .I2(state_read[3]),
        .I3(\read_beats[10]_i_6_n_0 ),
        .I4(read_go),
        .I5(read_beats[10]),
        .O(\read_beats[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[10]_i_4 
       (.I0(read_beats[10]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[12]_i_5_n_6 ),
        .I5(state_read[3]),
        .O(\read_beats[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \read_beats[10]_i_5 
       (.I0(read_beats[1]),
        .I1(read_beats[0]),
        .I2(\state_read[2]_i_9_n_0 ),
        .I3(\state_read[2]_i_8_n_0 ),
        .I4(\state_read[2]_i_7_n_0 ),
        .I5(HREADY),
        .O(\read_beats[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7744744477777777)) 
    \read_beats[10]_i_6 
       (.I0(read_beats[10]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[0]),
        .I4(CBURST[2]),
        .I5(\write_beats_reg[12]_i_4_n_6 ),
        .O(\read_beats[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \read_beats[11]_i_1 
       (.I0(\read_beats[11]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_beats[11]_i_3_n_0 ),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[11]_i_4_n_0 ),
        .O(\read_beats[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10551000)) 
    \read_beats[11]_i_2 
       (.I0(state_read[3]),
        .I1(\state_read[2]_i_6_n_0 ),
        .I2(\read_beats_reg[12]_i_5_n_5 ),
        .I3(HREADY),
        .I4(read_beats[11]),
        .O(\read_beats[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \read_beats[11]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[12]_i_5_n_5 ),
        .I2(state_read[3]),
        .I3(\read_beats[11]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[11]),
        .O(\read_beats[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \read_beats[11]_i_4 
       (.I0(read_beats[11]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(HREADY),
        .I4(\read_beats_reg[12]_i_5_n_5 ),
        .I5(state_read[3]),
        .O(\read_beats[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B888B8B8B8)) 
    \read_beats[11]_i_5 
       (.I0(read_beats[11]),
        .I1(CEI),
        .I2(\write_beats_reg[12]_i_4_n_5 ),
        .I3(CBURST[1]),
        .I4(CBURST[0]),
        .I5(CBURST[2]),
        .O(\read_beats[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \read_beats[12]_i_1 
       (.I0(\read_beats[12]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_beats[12]_i_3_n_0 ),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[12]_i_4_n_0 ),
        .O(\read_beats[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[12]_i_10 
       (.I0(read_beats[9]),
        .O(\read_beats[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h05450040)) 
    \read_beats[12]_i_2 
       (.I0(state_read[3]),
        .I1(\read_beats_reg[12]_i_5_n_4 ),
        .I2(HREADY),
        .I3(\state_read[2]_i_6_n_0 ),
        .I4(read_beats[12]),
        .O(\read_beats[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \read_beats[12]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[12]_i_5_n_4 ),
        .I2(state_read[3]),
        .I3(\read_beats[12]_i_6_n_0 ),
        .I4(read_go),
        .I5(read_beats[12]),
        .O(\read_beats[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \read_beats[12]_i_4 
       (.I0(read_beats[12]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(HREADY),
        .I4(\read_beats_reg[12]_i_5_n_4 ),
        .I5(state_read[3]),
        .O(\read_beats[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B888B8B8B8)) 
    \read_beats[12]_i_6 
       (.I0(read_beats[12]),
        .I1(CEI),
        .I2(\write_beats_reg[12]_i_4_n_0 ),
        .I3(CBURST[1]),
        .I4(CBURST[0]),
        .I5(CBURST[2]),
        .O(\read_beats[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[12]_i_7 
       (.I0(read_beats[12]),
        .O(\read_beats[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[12]_i_8 
       (.I0(read_beats[11]),
        .O(\read_beats[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[12]_i_9 
       (.I0(read_beats[10]),
        .O(\read_beats[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \read_beats[1]_i_1 
       (.I0(\read_beats[1]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_beats[1]_i_3_n_0 ),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[1]_i_4_n_0 ),
        .O(\read_beats[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10551000)) 
    \read_beats[1]_i_2 
       (.I0(state_read[3]),
        .I1(\state_read[2]_i_6_n_0 ),
        .I2(\read_beats_reg[4]_i_5_n_7 ),
        .I3(HREADY),
        .I4(read_beats[1]),
        .O(\read_beats[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \read_beats[1]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[4]_i_5_n_7 ),
        .I2(state_read[3]),
        .I3(\read_beats[1]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[1]),
        .O(\read_beats[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \read_beats[1]_i_4 
       (.I0(read_beats[1]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(HREADY),
        .I4(\read_beats_reg[4]_i_5_n_7 ),
        .I5(state_read[3]),
        .O(\read_beats[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B888B8B8B8)) 
    \read_beats[1]_i_5 
       (.I0(read_beats[1]),
        .I1(CEI),
        .I2(\write_beats_reg[1]_i_3_n_7 ),
        .I3(CBURST[1]),
        .I4(CBURST[0]),
        .I5(CBURST[2]),
        .O(\read_beats[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[2]_i_1 
       (.I0(\read_beats[2]_i_2_n_0 ),
        .I1(\read_beats[2]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[2]_i_4_n_0 ),
        .O(\read_beats[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \read_beats[2]_i_2 
       (.I0(\read_beats_reg[4]_i_5_n_6 ),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats[10]_i_5_n_0 ),
        .I4(read_beats[2]),
        .O(\read_beats[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[2]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[4]_i_5_n_6 ),
        .I2(state_read[3]),
        .I3(\read_beats[2]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[2]),
        .O(\read_beats[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[2]_i_4 
       (.I0(read_beats[2]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[4]_i_5_n_6 ),
        .I5(state_read[3]),
        .O(\read_beats[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7474444474777777)) 
    \read_beats[2]_i_5 
       (.I0(read_beats[2]),
        .I1(CEI),
        .I2(CBURST[2]),
        .I3(CBURST[1]),
        .I4(CBURST[0]),
        .I5(\write_beats_reg[1]_i_3_n_6 ),
        .O(\read_beats[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[3]_i_1 
       (.I0(\read_beats[3]_i_2_n_0 ),
        .I1(\read_beats[3]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[3]_i_4_n_0 ),
        .O(\read_beats[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \read_beats[3]_i_2 
       (.I0(\read_beats_reg[4]_i_5_n_5 ),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats[10]_i_5_n_0 ),
        .I4(read_beats[3]),
        .O(\read_beats[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[3]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[4]_i_5_n_5 ),
        .I2(state_read[3]),
        .I3(\read_beats[3]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[3]),
        .O(\read_beats[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[3]_i_4 
       (.I0(read_beats[3]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[4]_i_5_n_5 ),
        .I5(state_read[3]),
        .O(\read_beats[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7474444474777777)) 
    \read_beats[3]_i_5 
       (.I0(read_beats[3]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[2]),
        .I4(CBURST[0]),
        .I5(\write_beats_reg[1]_i_3_n_5 ),
        .O(\read_beats[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[4]_i_1 
       (.I0(\read_beats[4]_i_2_n_0 ),
        .I1(\read_beats[4]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[4]_i_4_n_0 ),
        .O(\read_beats[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[4]_i_10 
       (.I0(read_beats[1]),
        .O(\read_beats[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h08080C00)) 
    \read_beats[4]_i_2 
       (.I0(read_beats[4]),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats_reg[4]_i_5_n_4 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .O(\read_beats[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[4]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[4]_i_5_n_4 ),
        .I2(state_read[3]),
        .I3(\read_beats[4]_i_6_n_0 ),
        .I4(read_go),
        .I5(read_beats[4]),
        .O(\read_beats[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[4]_i_4 
       (.I0(read_beats[4]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[4]_i_5_n_4 ),
        .I5(state_read[3]),
        .O(\read_beats[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4477474777474747)) 
    \read_beats[4]_i_6 
       (.I0(read_beats[4]),
        .I1(CEI),
        .I2(\write_beats_reg[1]_i_3_n_4 ),
        .I3(CBURST[2]),
        .I4(CBURST[0]),
        .I5(CBURST[1]),
        .O(\read_beats[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[4]_i_7 
       (.I0(read_beats[4]),
        .O(\read_beats[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[4]_i_8 
       (.I0(read_beats[3]),
        .O(\read_beats[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[4]_i_9 
       (.I0(read_beats[2]),
        .O(\read_beats[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[5]_i_1 
       (.I0(\read_beats[5]_i_2_n_0 ),
        .I1(\read_beats[5]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[5]_i_4_n_0 ),
        .O(\read_beats[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \read_beats[5]_i_2 
       (.I0(\read_beats_reg[8]_i_5_n_7 ),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats[10]_i_5_n_0 ),
        .I4(read_beats[5]),
        .O(\read_beats[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[5]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[8]_i_5_n_7 ),
        .I2(state_read[3]),
        .I3(\read_beats[5]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[5]),
        .O(\read_beats[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[5]_i_4 
       (.I0(read_beats[5]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[8]_i_5_n_7 ),
        .I5(state_read[3]),
        .O(\read_beats[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7744744477777777)) 
    \read_beats[5]_i_5 
       (.I0(read_beats[5]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[0]),
        .I4(CBURST[2]),
        .I5(\write_beats_reg[8]_i_3_n_7 ),
        .O(\read_beats[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[6]_i_1 
       (.I0(\read_beats[6]_i_2_n_0 ),
        .I1(\read_beats[6]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[6]_i_4_n_0 ),
        .O(\read_beats[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \read_beats[6]_i_2 
       (.I0(\read_beats_reg[8]_i_5_n_6 ),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats[10]_i_5_n_0 ),
        .I4(read_beats[6]),
        .O(\read_beats[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[6]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[8]_i_5_n_6 ),
        .I2(state_read[3]),
        .I3(\read_beats[6]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[6]),
        .O(\read_beats[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[6]_i_4 
       (.I0(read_beats[6]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[8]_i_5_n_6 ),
        .I5(state_read[3]),
        .O(\read_beats[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7744744477777777)) 
    \read_beats[6]_i_5 
       (.I0(read_beats[6]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[0]),
        .I4(CBURST[2]),
        .I5(\write_beats_reg[8]_i_3_n_6 ),
        .O(\read_beats[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[7]_i_1 
       (.I0(\read_beats[7]_i_2_n_0 ),
        .I1(\read_beats[7]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[7]_i_4_n_0 ),
        .O(\read_beats[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08080C00)) 
    \read_beats[7]_i_2 
       (.I0(read_beats[7]),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats_reg[8]_i_5_n_5 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .O(\read_beats[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[7]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[8]_i_5_n_5 ),
        .I2(state_read[3]),
        .I3(\read_beats[7]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[7]),
        .O(\read_beats[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[7]_i_4 
       (.I0(read_beats[7]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[8]_i_5_n_5 ),
        .I5(state_read[3]),
        .O(\read_beats[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7744744477777777)) 
    \read_beats[7]_i_5 
       (.I0(read_beats[7]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[0]),
        .I4(CBURST[2]),
        .I5(\write_beats_reg[8]_i_3_n_5 ),
        .O(\read_beats[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[8]_i_1 
       (.I0(\read_beats[8]_i_2_n_0 ),
        .I1(\read_beats[8]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[8]_i_4_n_0 ),
        .O(\read_beats[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[8]_i_10 
       (.I0(read_beats[5]),
        .O(\read_beats[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h08080C00)) 
    \read_beats[8]_i_2 
       (.I0(read_beats[8]),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats_reg[8]_i_5_n_4 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .O(\read_beats[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[8]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[8]_i_5_n_4 ),
        .I2(state_read[3]),
        .I3(\read_beats[8]_i_6_n_0 ),
        .I4(read_go),
        .I5(read_beats[8]),
        .O(\read_beats[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[8]_i_4 
       (.I0(read_beats[8]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[8]_i_5_n_4 ),
        .I5(state_read[3]),
        .O(\read_beats[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7744744477777777)) 
    \read_beats[8]_i_6 
       (.I0(read_beats[8]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[0]),
        .I4(CBURST[2]),
        .I5(\write_beats_reg[8]_i_3_n_4 ),
        .O(\read_beats[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[8]_i_7 
       (.I0(read_beats[8]),
        .O(\read_beats[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[8]_i_8 
       (.I0(read_beats[7]),
        .O(\read_beats[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_beats[8]_i_9 
       (.I0(read_beats[6]),
        .O(\read_beats[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    \read_beats[9]_i_1 
       (.I0(\read_beats[9]_i_2_n_0 ),
        .I1(\read_beats[9]_i_3_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(state_read[0]),
        .I5(\read_beats[9]_i_4_n_0 ),
        .O(\read_beats[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08080C00)) 
    \read_beats[9]_i_2 
       (.I0(read_beats[9]),
        .I1(state_read[1]),
        .I2(state_read[3]),
        .I3(\read_beats_reg[12]_i_5_n_7 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .O(\read_beats[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F101010BFB0BFBF)) 
    \read_beats[9]_i_3 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\read_beats_reg[12]_i_5_n_7 ),
        .I2(state_read[3]),
        .I3(\read_beats[9]_i_5_n_0 ),
        .I4(read_go),
        .I5(read_beats[9]),
        .O(\read_beats[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \read_beats[9]_i_4 
       (.I0(read_beats[9]),
        .I1(HREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\read_beats_reg[12]_i_5_n_7 ),
        .I5(state_read[3]),
        .O(\read_beats[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7744744477777777)) 
    \read_beats[9]_i_5 
       (.I0(read_beats[9]),
        .I1(CEI),
        .I2(CBURST[1]),
        .I3(CBURST[0]),
        .I4(CBURST[2]),
        .I5(\write_beats_reg[12]_i_4_n_7 ),
        .O(\read_beats[9]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[0]_i_1_n_0 ),
        .Q(read_beats[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[10]_i_1_n_0 ),
        .Q(read_beats[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[11]_i_1_n_0 ),
        .Q(read_beats[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[12]_i_1_n_0 ),
        .Q(read_beats[12]));
  CARRY4 \read_beats_reg[12]_i_5 
       (.CI(\read_beats_reg[8]_i_5_n_0 ),
        .CO({\NLW_read_beats_reg[12]_i_5_CO_UNCONNECTED [3],\read_beats_reg[12]_i_5_n_1 ,\read_beats_reg[12]_i_5_n_2 ,\read_beats_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,read_beats[11:9]}),
        .O({\read_beats_reg[12]_i_5_n_4 ,\read_beats_reg[12]_i_5_n_5 ,\read_beats_reg[12]_i_5_n_6 ,\read_beats_reg[12]_i_5_n_7 }),
        .S({\read_beats[12]_i_7_n_0 ,\read_beats[12]_i_8_n_0 ,\read_beats[12]_i_9_n_0 ,\read_beats[12]_i_10_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[1]_i_1_n_0 ),
        .Q(read_beats[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[2]_i_1_n_0 ),
        .Q(read_beats[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[3]_i_1_n_0 ),
        .Q(read_beats[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[4]_i_1_n_0 ),
        .Q(read_beats[4]));
  CARRY4 \read_beats_reg[4]_i_5 
       (.CI(1'b0),
        .CO({\read_beats_reg[4]_i_5_n_0 ,\read_beats_reg[4]_i_5_n_1 ,\read_beats_reg[4]_i_5_n_2 ,\read_beats_reg[4]_i_5_n_3 }),
        .CYINIT(read_beats[0]),
        .DI(read_beats[4:1]),
        .O({\read_beats_reg[4]_i_5_n_4 ,\read_beats_reg[4]_i_5_n_5 ,\read_beats_reg[4]_i_5_n_6 ,\read_beats_reg[4]_i_5_n_7 }),
        .S({\read_beats[4]_i_7_n_0 ,\read_beats[4]_i_8_n_0 ,\read_beats[4]_i_9_n_0 ,\read_beats[4]_i_10_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[5]_i_1_n_0 ),
        .Q(read_beats[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[6]_i_1_n_0 ),
        .Q(read_beats[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[7]_i_1_n_0 ),
        .Q(read_beats[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[8]_i_1_n_0 ),
        .Q(read_beats[8]));
  CARRY4 \read_beats_reg[8]_i_5 
       (.CI(\read_beats_reg[4]_i_5_n_0 ),
        .CO({\read_beats_reg[8]_i_5_n_0 ,\read_beats_reg[8]_i_5_n_1 ,\read_beats_reg[8]_i_5_n_2 ,\read_beats_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(read_beats[8:5]),
        .O({\read_beats_reg[8]_i_5_n_4 ,\read_beats_reg[8]_i_5_n_5 ,\read_beats_reg[8]_i_5_n_6 ,\read_beats_reg[8]_i_5_n_7 }),
        .S({\read_beats[8]_i_7_n_0 ,\read_beats[8]_i_8_n_0 ,\read_beats[8]_i_9_n_0 ,\read_beats[8]_i_10_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_beats_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\read_beats[9]_i_1_n_0 ),
        .Q(read_beats[9]));
  LUT6 #(
    .INIT(64'hFF0000FFB0B0B0B0)) 
    \read_bnum[0]_i_1 
       (.I0(\state_read[0]_i_2_n_0 ),
        .I1(state_read[3]),
        .I2(read_bnum[0]),
        .I3(CSIZE[0]),
        .I4(CSIZE[1]),
        .I5(\read_bnum[2]_i_2_n_0 ),
        .O(\read_bnum[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFB0F0F00080000)) 
    \read_bnum[1]_i_1 
       (.I0(\read_bnum[1]_i_2_n_0 ),
        .I1(\read_bnum[1]_i_3_n_0 ),
        .I2(state_read[3]),
        .I3(state_read[2]),
        .I4(\read_bnum[1]_i_4_n_0 ),
        .I5(read_bnum[1]),
        .O(\read_bnum[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_bnum[1]_i_2 
       (.I0(CSIZE[0]),
        .I1(CSIZE[1]),
        .O(\read_bnum[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_bnum[1]_i_3 
       (.I0(read_go),
        .I1(CEI),
        .O(\read_bnum[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_bnum[1]_i_4 
       (.I0(state_read[1]),
        .I1(state_read[0]),
        .O(\read_bnum[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00B0B0B0B0)) 
    \read_bnum[2]_i_1 
       (.I0(\state_read[0]_i_2_n_0 ),
        .I1(state_read[3]),
        .I2(read_bnum[2]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(\read_bnum[2]_i_2_n_0 ),
        .O(\read_bnum[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \read_bnum[2]_i_2 
       (.I0(CEI),
        .I1(read_go),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(state_read[3]),
        .I5(state_read[2]),
        .O(\read_bnum[2]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_bnum_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_bnum[0]_i_1_n_0 ),
        .Q(read_bnum[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_bnum_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_bnum[1]_i_1_n_0 ),
        .Q(read_bnum[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_bnum_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_bnum[2]_i_1_n_0 ),
        .Q(read_bnum[2]));
  LUT6 #(
    .INIT(64'h000000003232FAF2)) 
    read_done_i_1
       (.I0(read_done_i_2_n_0),
        .I1(state_read[2]),
        .I2(read_done),
        .I3(HREADY),
        .I4(state_read[3]),
        .I5(read_done_i_3_n_0),
        .O(read_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    read_done_i_2
       (.I0(state_read[0]),
        .I1(state_read[1]),
        .I2(state_read[2]),
        .I3(state_read[3]),
        .I4(CEI),
        .I5(read_go),
        .O(read_done_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFF00200)) 
    read_done_i_3
       (.I0(state_read[2]),
        .I1(read_go),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(state_read[3]),
        .O(read_done_i_3_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(read_done_i_1_n_0),
        .Q(read_done));
  LUT6 #(
    .INIT(64'h0FFFFFFF00004400)) 
    read_go_i_1
       (.I0(CWRITE),
        .I1(read_go_i_2_n_0),
        .I2(read_done),
        .I3(state_cmd[0]),
        .I4(state_cmd[1]),
        .I5(read_go),
        .O(read_go_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    read_go_i_2
       (.I0(CEI),
        .I1(cmd_valid),
        .I2(cmd_ready),
        .O(read_go_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    read_go_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(read_go_i_1_n_0),
        .Q(read_go));
  LUT6 #(
    .INIT(64'hAAAACCCCF0FFF000)) 
    \read_parts[0]_i_1 
       (.I0(\read_parts[0]_i_2_n_0 ),
        .I1(\read_parts[0]_i_3_n_0 ),
        .I2(\read_parts[0]_i_4_n_0 ),
        .I3(\read_parts[0]_i_5_n_0 ),
        .I4(read_parts[0]),
        .I5(state_read[1]),
        .O(\read_parts[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \read_parts[0]_i_2 
       (.I0(\read_beats[10]_i_5_n_0 ),
        .I1(state_read[0]),
        .I2(HREADY),
        .O(\read_parts[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \read_parts[0]_i_3 
       (.I0(state_read[0]),
        .I1(HREADY),
        .I2(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \read_parts[0]_i_4 
       (.I0(state_read[3]),
        .I1(\state_read[3]_i_2_n_0 ),
        .I2(read_beats[0]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[0]),
        .O(\read_parts[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \read_parts[0]_i_5 
       (.I0(HGRANT),
        .I1(HREADY),
        .I2(f2u_ready),
        .I3(state_read[3]),
        .I4(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[10]_i_1 
       (.I0(\read_parts[10]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[10]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[10]_i_4_n_0 ),
        .O(\read_parts[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7E2A2C080C080)) 
    \read_parts[10]_i_2 
       (.I0(state_read[0]),
        .I1(HREADY),
        .I2(\read_parts_reg[12]_i_11_n_6 ),
        .I3(\read_parts[12]_i_12_n_0 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .I5(read_parts[10]),
        .O(\read_parts[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[10]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[12]_i_9_n_6 ),
        .I3(\read_beats_reg[12]_i_5_n_6 ),
        .I4(read_parts[10]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[10]_i_4 
       (.I0(read_parts[10]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[10]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[10]),
        .O(\read_parts[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[11]_i_1 
       (.I0(\read_parts[11]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[11]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[11]_i_4_n_0 ),
        .O(\read_parts[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7E2A2C080C080)) 
    \read_parts[11]_i_2 
       (.I0(state_read[0]),
        .I1(HREADY),
        .I2(\read_parts_reg[12]_i_11_n_5 ),
        .I3(\read_parts[12]_i_12_n_0 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .I5(read_parts[11]),
        .O(\read_parts[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[11]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[12]_i_9_n_5 ),
        .I3(\read_beats_reg[12]_i_5_n_5 ),
        .I4(read_parts[11]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[11]_i_4 
       (.I0(read_parts[11]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[11]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[11]),
        .O(\read_parts[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h001E)) 
    \read_parts[12]_i_1 
       (.I0(state_read[1]),
        .I1(state_read[0]),
        .I2(state_read[3]),
        .I3(state_read[2]),
        .O(\read_parts[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \read_parts[12]_i_10 
       (.I0(HREADY),
        .I1(state_read[0]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(state_read[1]),
        .I4(read_parts[12]),
        .O(\read_parts[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
    \read_parts[12]_i_12 
       (.I0(\read_parts[12]_i_33_n_0 ),
        .I1(read_parts[8]),
        .I2(read_parts[9]),
        .I3(read_parts[10]),
        .I4(\read_parts[12]_i_34_n_0 ),
        .I5(\state_read[2]_i_6_n_0 ),
        .O(\read_parts[12]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_parts[12]_i_14 
       (.I0(f2u_rooms[14]),
        .I1(f2u_rooms[15]),
        .O(\read_parts[12]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \read_parts[12]_i_15 
       (.I0(f2u_rooms[13]),
        .I1(read_beats[12]),
        .I2(f2u_rooms[12]),
        .O(\read_parts[12]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \read_parts[12]_i_16 
       (.I0(f2u_rooms[11]),
        .I1(read_beats[11]),
        .I2(f2u_rooms[10]),
        .I3(read_beats[10]),
        .O(\read_parts[12]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \read_parts[12]_i_17 
       (.I0(f2u_rooms[9]),
        .I1(read_beats[9]),
        .I2(f2u_rooms[8]),
        .I3(read_beats[8]),
        .O(\read_parts[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_parts[12]_i_18 
       (.I0(f2u_rooms[15]),
        .I1(f2u_rooms[14]),
        .O(\read_parts[12]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \read_parts[12]_i_19 
       (.I0(f2u_rooms[13]),
        .I1(read_beats[12]),
        .I2(f2u_rooms[12]),
        .O(\read_parts[12]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \read_parts[12]_i_2 
       (.I0(state_read[1]),
        .I1(\read_parts[12]_i_4_n_0 ),
        .I2(state_read[3]),
        .I3(\read_parts[12]_i_5_n_0 ),
        .I4(\read_parts[12]_i_6_n_0 ),
        .O(\read_parts[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_parts[12]_i_20 
       (.I0(read_beats[11]),
        .I1(f2u_rooms[11]),
        .I2(read_beats[10]),
        .I3(f2u_rooms[10]),
        .O(\read_parts[12]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_parts[12]_i_21 
       (.I0(read_beats[9]),
        .I1(f2u_rooms[9]),
        .I2(read_beats[8]),
        .I3(f2u_rooms[8]),
        .O(\read_parts[12]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_parts[12]_i_22 
       (.I0(f2u_rooms[7]),
        .I1(f2u_rooms[5]),
        .I2(f2u_rooms[9]),
        .I3(f2u_rooms[6]),
        .O(\read_parts[12]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_parts[12]_i_23 
       (.I0(f2u_rooms[13]),
        .I1(f2u_rooms[12]),
        .I2(f2u_rooms[15]),
        .I3(f2u_rooms[14]),
        .O(\read_parts[12]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \read_parts[12]_i_24 
       (.I0(f2u_rooms[4]),
        .I1(f2u_rooms[0]),
        .I2(f2u_rooms[3]),
        .I3(f2u_rooms[1]),
        .I4(f2u_rooms[2]),
        .O(\read_parts[12]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_25 
       (.I0(f2u_rooms[12]),
        .O(\read_parts[12]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_26 
       (.I0(f2u_rooms[11]),
        .O(\read_parts[12]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_27 
       (.I0(f2u_rooms[10]),
        .O(\read_parts[12]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_28 
       (.I0(f2u_rooms[9]),
        .O(\read_parts[12]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_29 
       (.I0(read_parts[12]),
        .O(\read_parts[12]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_3 
       (.I0(HRESETn),
        .O(\read_parts[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_30 
       (.I0(read_parts[11]),
        .O(\read_parts[12]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_31 
       (.I0(read_parts[10]),
        .O(\read_parts[12]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[12]_i_32 
       (.I0(read_parts[9]),
        .O(\read_parts[12]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_parts[12]_i_33 
       (.I0(read_parts[1]),
        .I1(read_parts[7]),
        .I2(read_parts[6]),
        .I3(read_parts[11]),
        .O(\read_parts[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \read_parts[12]_i_34 
       (.I0(read_parts[2]),
        .I1(read_parts[3]),
        .I2(read_parts[12]),
        .I3(read_parts[5]),
        .I4(read_parts[4]),
        .I5(read_parts[0]),
        .O(\read_parts[12]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \read_parts[12]_i_35 
       (.I0(f2u_rooms[7]),
        .I1(read_beats[7]),
        .I2(f2u_rooms[6]),
        .I3(read_beats[6]),
        .O(\read_parts[12]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \read_parts[12]_i_36 
       (.I0(f2u_rooms[5]),
        .I1(read_beats[5]),
        .I2(f2u_rooms[4]),
        .I3(read_beats[4]),
        .O(\read_parts[12]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \read_parts[12]_i_37 
       (.I0(f2u_rooms[3]),
        .I1(read_beats[3]),
        .I2(f2u_rooms[2]),
        .I3(read_beats[2]),
        .O(\read_parts[12]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \read_parts[12]_i_38 
       (.I0(f2u_rooms[1]),
        .I1(read_beats[1]),
        .I2(f2u_rooms[0]),
        .I3(read_beats[0]),
        .O(\read_parts[12]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_parts[12]_i_39 
       (.I0(read_beats[7]),
        .I1(f2u_rooms[7]),
        .I2(read_beats[6]),
        .I3(f2u_rooms[6]),
        .O(\read_parts[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[12]_i_4 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[12]_i_9_n_4 ),
        .I3(\read_beats_reg[12]_i_5_n_4 ),
        .I4(read_parts[12]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_parts[12]_i_40 
       (.I0(read_beats[5]),
        .I1(f2u_rooms[5]),
        .I2(read_beats[4]),
        .I3(f2u_rooms[4]),
        .O(\read_parts[12]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_parts[12]_i_41 
       (.I0(read_beats[3]),
        .I1(f2u_rooms[3]),
        .I2(read_beats[2]),
        .I3(f2u_rooms[2]),
        .O(\read_parts[12]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \read_parts[12]_i_42 
       (.I0(read_beats[1]),
        .I1(f2u_rooms[1]),
        .I2(read_beats[0]),
        .I3(f2u_rooms[0]),
        .O(\read_parts[12]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[12]_i_5 
       (.I0(read_parts[12]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[12]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[12]),
        .O(\read_parts[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAAAAAEAAAAAAA)) 
    \read_parts[12]_i_6 
       (.I0(\read_parts[12]_i_10_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts_reg[12]_i_11_n_4 ),
        .I3(state_read[0]),
        .I4(HREADY),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \read_parts[12]_i_8 
       (.I0(\read_parts[12]_i_22_n_0 ),
        .I1(\read_parts[12]_i_23_n_0 ),
        .I2(f2u_rooms[8]),
        .I3(f2u_rooms[11]),
        .I4(f2u_rooms[10]),
        .I5(\read_parts[12]_i_24_n_0 ),
        .O(\read_parts[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[1]_i_1 
       (.I0(\read_parts[1]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[1]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[1]_i_4_n_0 ),
        .O(\read_parts[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC840C8EAC840C8)) 
    \read_parts[1]_i_2 
       (.I0(state_read[0]),
        .I1(read_parts[1]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(HREADY),
        .I4(\read_parts_reg[4]_i_7_n_7 ),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \read_parts[1]_i_3 
       (.I0(read_parts[1]),
        .I1(\state_read[3]_i_2_n_0 ),
        .I2(\read_beats_reg[4]_i_5_n_7 ),
        .I3(read_HBUSREQ30_in),
        .I4(\read_parts_reg[4]_i_6_n_7 ),
        .I5(\read_parts[12]_i_8_n_0 ),
        .O(\read_parts[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \read_parts[1]_i_4 
       (.I0(read_parts[1]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[1]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[1]),
        .I5(\read_parts[12]_i_8_n_0 ),
        .O(\read_parts[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[2]_i_1 
       (.I0(\read_parts[2]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[2]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[2]_i_4_n_0 ),
        .O(\read_parts[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC840C8EAC840C8)) 
    \read_parts[2]_i_2 
       (.I0(state_read[0]),
        .I1(read_parts[2]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(HREADY),
        .I4(\read_parts_reg[4]_i_7_n_6 ),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \read_parts[2]_i_3 
       (.I0(read_parts[2]),
        .I1(\state_read[3]_i_2_n_0 ),
        .I2(\read_beats_reg[4]_i_5_n_6 ),
        .I3(read_HBUSREQ30_in),
        .I4(\read_parts_reg[4]_i_6_n_6 ),
        .I5(\read_parts[12]_i_8_n_0 ),
        .O(\read_parts[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \read_parts[2]_i_4 
       (.I0(read_parts[2]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[2]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[2]),
        .I5(\read_parts[12]_i_8_n_0 ),
        .O(\read_parts[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[3]_i_1 
       (.I0(\read_parts[3]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[3]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[3]_i_4_n_0 ),
        .O(\read_parts[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC840C8EAC840C8)) 
    \read_parts[3]_i_2 
       (.I0(state_read[0]),
        .I1(read_parts[3]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(HREADY),
        .I4(\read_parts_reg[4]_i_7_n_5 ),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \read_parts[3]_i_3 
       (.I0(read_parts[3]),
        .I1(\state_read[3]_i_2_n_0 ),
        .I2(\read_beats_reg[4]_i_5_n_5 ),
        .I3(read_HBUSREQ30_in),
        .I4(\read_parts_reg[4]_i_6_n_5 ),
        .I5(\read_parts[12]_i_8_n_0 ),
        .O(\read_parts[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \read_parts[3]_i_4 
       (.I0(read_parts[3]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[3]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[3]),
        .I5(\read_parts[12]_i_8_n_0 ),
        .O(\read_parts[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \read_parts[4]_i_1 
       (.I0(\read_parts[4]_i_2_n_0 ),
        .I1(state_read[3]),
        .I2(\read_parts[4]_i_3_n_0 ),
        .I3(state_read[1]),
        .I4(\read_parts[4]_i_4_n_0 ),
        .I5(\read_parts[4]_i_5_n_0 ),
        .O(\read_parts[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_10 
       (.I0(f2u_rooms[3]),
        .O(\read_parts[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_11 
       (.I0(f2u_rooms[2]),
        .O(\read_parts[4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_12 
       (.I0(f2u_rooms[1]),
        .O(\read_parts[4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_13 
       (.I0(read_parts[4]),
        .O(\read_parts[4]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_14 
       (.I0(read_parts[3]),
        .O(\read_parts[4]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_15 
       (.I0(read_parts[2]),
        .O(\read_parts[4]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_16 
       (.I0(read_parts[1]),
        .O(\read_parts[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000055FF45EF45EF)) 
    \read_parts[4]_i_2 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[4]_i_6_n_4 ),
        .I3(\read_beats_reg[4]_i_5_n_4 ),
        .I4(read_parts[4]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44477747)) 
    \read_parts[4]_i_3 
       (.I0(read_parts[4]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(f2u_rooms[4]),
        .I3(read_HBUSREQ30_in),
        .I4(read_beats[4]),
        .O(\read_parts[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88800080)) 
    \read_parts[4]_i_4 
       (.I0(state_read[0]),
        .I1(state_read[1]),
        .I2(read_parts[4]),
        .I3(HREADY),
        .I4(\read_parts_reg[4]_i_7_n_4 ),
        .O(\read_parts[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555400040004000)) 
    \read_parts[4]_i_5 
       (.I0(\read_parts[4]_i_8_n_0 ),
        .I1(\read_parts[12]_i_12_n_0 ),
        .I2(\read_parts_reg[4]_i_7_n_4 ),
        .I3(HREADY),
        .I4(read_parts[4]),
        .I5(\read_beats[10]_i_5_n_0 ),
        .O(\read_parts[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \read_parts[4]_i_8 
       (.I0(state_read[0]),
        .I1(state_read[1]),
        .O(\read_parts[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[4]_i_9 
       (.I0(f2u_rooms[4]),
        .O(\read_parts[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[5]_i_1 
       (.I0(\read_parts[5]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[5]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[5]_i_4_n_0 ),
        .O(\read_parts[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC840C8EAC840C8)) 
    \read_parts[5]_i_2 
       (.I0(state_read[0]),
        .I1(read_parts[5]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(HREADY),
        .I4(\read_parts_reg[8]_i_5_n_7 ),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[5]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[8]_i_6_n_7 ),
        .I3(\read_beats_reg[8]_i_5_n_7 ),
        .I4(read_parts[5]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[5]_i_4 
       (.I0(read_parts[5]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[5]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[5]),
        .O(\read_parts[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[6]_i_1 
       (.I0(\read_parts[6]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[6]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[6]_i_4_n_0 ),
        .O(\read_parts[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7E2A2C080C080)) 
    \read_parts[6]_i_2 
       (.I0(state_read[0]),
        .I1(HREADY),
        .I2(\read_parts_reg[8]_i_5_n_6 ),
        .I3(\read_parts[12]_i_12_n_0 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .I5(read_parts[6]),
        .O(\read_parts[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[6]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[8]_i_6_n_6 ),
        .I3(\read_beats_reg[8]_i_5_n_6 ),
        .I4(read_parts[6]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[6]_i_4 
       (.I0(read_parts[6]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[6]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[6]),
        .O(\read_parts[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[7]_i_1 
       (.I0(\read_parts[7]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[7]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[7]_i_4_n_0 ),
        .O(\read_parts[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7E2A2C080C080)) 
    \read_parts[7]_i_2 
       (.I0(state_read[0]),
        .I1(HREADY),
        .I2(\read_parts_reg[8]_i_5_n_5 ),
        .I3(\read_parts[12]_i_12_n_0 ),
        .I4(\read_beats[10]_i_5_n_0 ),
        .I5(read_parts[7]),
        .O(\read_parts[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[7]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[8]_i_6_n_5 ),
        .I3(\read_beats_reg[8]_i_5_n_5 ),
        .I4(read_parts[7]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[7]_i_4 
       (.I0(read_parts[7]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[7]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[7]),
        .O(\read_parts[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[8]_i_1 
       (.I0(\read_parts[8]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[8]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[8]_i_4_n_0 ),
        .O(\read_parts[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_10 
       (.I0(read_parts[5]),
        .O(\read_parts[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_11 
       (.I0(f2u_rooms[8]),
        .O(\read_parts[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_12 
       (.I0(f2u_rooms[7]),
        .O(\read_parts[8]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_13 
       (.I0(f2u_rooms[6]),
        .O(\read_parts[8]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_14 
       (.I0(f2u_rooms[5]),
        .O(\read_parts[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFC840C8EAC840C8)) 
    \read_parts[8]_i_2 
       (.I0(state_read[0]),
        .I1(read_parts[8]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(HREADY),
        .I4(\read_parts_reg[8]_i_5_n_4 ),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[8]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[8]_i_6_n_4 ),
        .I3(\read_beats_reg[8]_i_5_n_4 ),
        .I4(read_parts[8]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[8]_i_4 
       (.I0(read_parts[8]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[8]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[8]),
        .O(\read_parts[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_7 
       (.I0(read_parts[8]),
        .O(\read_parts[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_8 
       (.I0(read_parts[7]),
        .O(\read_parts[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_parts[8]_i_9 
       (.I0(read_parts[6]),
        .O(\read_parts[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[9]_i_1 
       (.I0(\read_parts[9]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(\read_parts[9]_i_3_n_0 ),
        .I3(state_read[3]),
        .I4(\read_parts[9]_i_4_n_0 ),
        .O(\read_parts[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC840C8EAC840C8)) 
    \read_parts[9]_i_2 
       (.I0(state_read[0]),
        .I1(read_parts[9]),
        .I2(\read_beats[10]_i_5_n_0 ),
        .I3(HREADY),
        .I4(\read_parts_reg[12]_i_11_n_7 ),
        .I5(\read_parts[12]_i_12_n_0 ),
        .O(\read_parts[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA00BA10BA10)) 
    \read_parts[9]_i_3 
       (.I0(read_HBUSREQ30_in),
        .I1(\read_parts[12]_i_8_n_0 ),
        .I2(\read_parts_reg[12]_i_9_n_7 ),
        .I3(\read_beats_reg[12]_i_5_n_7 ),
        .I4(read_parts[9]),
        .I5(\state_read[3]_i_2_n_0 ),
        .O(\read_parts[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_parts[9]_i_4 
       (.I0(read_parts[9]),
        .I1(\state_read[1]_i_2_n_0 ),
        .I2(read_beats[9]),
        .I3(read_HBUSREQ30_in),
        .I4(f2u_rooms[9]),
        .O(\read_parts[9]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[0] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[0]_i_1_n_0 ),
        .Q(read_parts[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[10] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[10]_i_1_n_0 ),
        .Q(read_parts[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[11] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[11]_i_1_n_0 ),
        .Q(read_parts[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[12] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[12]_i_2_n_0 ),
        .Q(read_parts[12]));
  CARRY4 \read_parts_reg[12]_i_11 
       (.CI(\read_parts_reg[8]_i_5_n_0 ),
        .CO({\NLW_read_parts_reg[12]_i_11_CO_UNCONNECTED [3],\read_parts_reg[12]_i_11_n_1 ,\read_parts_reg[12]_i_11_n_2 ,\read_parts_reg[12]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,read_parts[11:9]}),
        .O({\read_parts_reg[12]_i_11_n_4 ,\read_parts_reg[12]_i_11_n_5 ,\read_parts_reg[12]_i_11_n_6 ,\read_parts_reg[12]_i_11_n_7 }),
        .S({\read_parts[12]_i_29_n_0 ,\read_parts[12]_i_30_n_0 ,\read_parts[12]_i_31_n_0 ,\read_parts[12]_i_32_n_0 }));
  CARRY4 \read_parts_reg[12]_i_13 
       (.CI(1'b0),
        .CO({\read_parts_reg[12]_i_13_n_0 ,\read_parts_reg[12]_i_13_n_1 ,\read_parts_reg[12]_i_13_n_2 ,\read_parts_reg[12]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\read_parts[12]_i_35_n_0 ,\read_parts[12]_i_36_n_0 ,\read_parts[12]_i_37_n_0 ,\read_parts[12]_i_38_n_0 }),
        .O(\NLW_read_parts_reg[12]_i_13_O_UNCONNECTED [3:0]),
        .S({\read_parts[12]_i_39_n_0 ,\read_parts[12]_i_40_n_0 ,\read_parts[12]_i_41_n_0 ,\read_parts[12]_i_42_n_0 }));
  CARRY4 \read_parts_reg[12]_i_7 
       (.CI(\read_parts_reg[12]_i_13_n_0 ),
        .CO({read_HBUSREQ30_in,\read_parts_reg[12]_i_7_n_1 ,\read_parts_reg[12]_i_7_n_2 ,\read_parts_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\read_parts[12]_i_14_n_0 ,\read_parts[12]_i_15_n_0 ,\read_parts[12]_i_16_n_0 ,\read_parts[12]_i_17_n_0 }),
        .O(\NLW_read_parts_reg[12]_i_7_O_UNCONNECTED [3:0]),
        .S({\read_parts[12]_i_18_n_0 ,\read_parts[12]_i_19_n_0 ,\read_parts[12]_i_20_n_0 ,\read_parts[12]_i_21_n_0 }));
  CARRY4 \read_parts_reg[12]_i_9 
       (.CI(\read_parts_reg[8]_i_6_n_0 ),
        .CO({\NLW_read_parts_reg[12]_i_9_CO_UNCONNECTED [3],\read_parts_reg[12]_i_9_n_1 ,\read_parts_reg[12]_i_9_n_2 ,\read_parts_reg[12]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,f2u_rooms[11:9]}),
        .O({\read_parts_reg[12]_i_9_n_4 ,\read_parts_reg[12]_i_9_n_5 ,\read_parts_reg[12]_i_9_n_6 ,\read_parts_reg[12]_i_9_n_7 }),
        .S({\read_parts[12]_i_25_n_0 ,\read_parts[12]_i_26_n_0 ,\read_parts[12]_i_27_n_0 ,\read_parts[12]_i_28_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[1] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[1]_i_1_n_0 ),
        .Q(read_parts[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[2] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[2]_i_1_n_0 ),
        .Q(read_parts[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[3] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[3]_i_1_n_0 ),
        .Q(read_parts[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[4] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[4]_i_1_n_0 ),
        .Q(read_parts[4]));
  CARRY4 \read_parts_reg[4]_i_6 
       (.CI(1'b0),
        .CO({\read_parts_reg[4]_i_6_n_0 ,\read_parts_reg[4]_i_6_n_1 ,\read_parts_reg[4]_i_6_n_2 ,\read_parts_reg[4]_i_6_n_3 }),
        .CYINIT(f2u_rooms[0]),
        .DI(f2u_rooms[4:1]),
        .O({\read_parts_reg[4]_i_6_n_4 ,\read_parts_reg[4]_i_6_n_5 ,\read_parts_reg[4]_i_6_n_6 ,\read_parts_reg[4]_i_6_n_7 }),
        .S({\read_parts[4]_i_9_n_0 ,\read_parts[4]_i_10_n_0 ,\read_parts[4]_i_11_n_0 ,\read_parts[4]_i_12_n_0 }));
  CARRY4 \read_parts_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\read_parts_reg[4]_i_7_n_0 ,\read_parts_reg[4]_i_7_n_1 ,\read_parts_reg[4]_i_7_n_2 ,\read_parts_reg[4]_i_7_n_3 }),
        .CYINIT(read_parts[0]),
        .DI(read_parts[4:1]),
        .O({\read_parts_reg[4]_i_7_n_4 ,\read_parts_reg[4]_i_7_n_5 ,\read_parts_reg[4]_i_7_n_6 ,\read_parts_reg[4]_i_7_n_7 }),
        .S({\read_parts[4]_i_13_n_0 ,\read_parts[4]_i_14_n_0 ,\read_parts[4]_i_15_n_0 ,\read_parts[4]_i_16_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[5] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[5]_i_1_n_0 ),
        .Q(read_parts[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[6] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[6]_i_1_n_0 ),
        .Q(read_parts[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[7] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[7]_i_1_n_0 ),
        .Q(read_parts[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[8] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[8]_i_1_n_0 ),
        .Q(read_parts[8]));
  CARRY4 \read_parts_reg[8]_i_5 
       (.CI(\read_parts_reg[4]_i_7_n_0 ),
        .CO({\read_parts_reg[8]_i_5_n_0 ,\read_parts_reg[8]_i_5_n_1 ,\read_parts_reg[8]_i_5_n_2 ,\read_parts_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(read_parts[8:5]),
        .O({\read_parts_reg[8]_i_5_n_4 ,\read_parts_reg[8]_i_5_n_5 ,\read_parts_reg[8]_i_5_n_6 ,\read_parts_reg[8]_i_5_n_7 }),
        .S({\read_parts[8]_i_7_n_0 ,\read_parts[8]_i_8_n_0 ,\read_parts[8]_i_9_n_0 ,\read_parts[8]_i_10_n_0 }));
  CARRY4 \read_parts_reg[8]_i_6 
       (.CI(\read_parts_reg[4]_i_6_n_0 ),
        .CO({\read_parts_reg[8]_i_6_n_0 ,\read_parts_reg[8]_i_6_n_1 ,\read_parts_reg[8]_i_6_n_2 ,\read_parts_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(f2u_rooms[8:5]),
        .O({\read_parts_reg[8]_i_6_n_4 ,\read_parts_reg[8]_i_6_n_5 ,\read_parts_reg[8]_i_6_n_6 ,\read_parts_reg[8]_i_6_n_7 }),
        .S({\read_parts[8]_i_11_n_0 ,\read_parts[8]_i_12_n_0 ,\read_parts[8]_i_13_n_0 ,\read_parts[8]_i_14_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \read_parts_reg[9] 
       (.C(HCLK),
        .CE(\read_parts[12]_i_1_n_0 ),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\read_parts[9]_i_1_n_0 ),
        .Q(read_parts[9]));
  LUT6 #(
    .INIT(64'h33000F553300FF55)) 
    \state_cmd[0]_i_1 
       (.I0(\state_cmd[0]_i_2_n_0 ),
        .I1(read_done),
        .I2(read_go_i_2_n_0),
        .I3(state_cmd[0]),
        .I4(state_cmd[1]),
        .I5(CWRITE),
        .O(\state_cmd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \state_cmd[0]_i_2 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(transactor_sel[0]),
        .I3(transactor_sel[1]),
        .I4(transactor_sel[3]),
        .I5(transactor_sel[2]),
        .O(\state_cmd[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00440F00FF440F00)) 
    \state_cmd[1]_i_1 
       (.I0(\state_cmd[1]_i_2_n_0 ),
        .I1(read_go_i_2_n_0),
        .I2(write_done),
        .I3(state_cmd[1]),
        .I4(state_cmd[0]),
        .I5(read_done),
        .O(\state_cmd[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state_cmd[1]_i_2 
       (.I0(CWRITE),
        .I1(CEI),
        .O(\state_cmd[1]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_cmd_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_cmd[0]_i_1_n_0 ),
        .Q(state_cmd[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_cmd_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_cmd[1]_i_1_n_0 ),
        .Q(state_cmd[1]));
  LUT6 #(
    .INIT(64'h04FF04FF04FF0400)) 
    \state_read[0]_i_1 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(\state_read[0]_i_2_n_0 ),
        .I2(\state_read[2]_i_6_n_0 ),
        .I3(state_read[3]),
        .I4(\state_read[0]_i_3_n_0 ),
        .I5(\state_read[0]_i_4_n_0 ),
        .O(\state_read[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \state_read[0]_i_2 
       (.I0(state_read[0]),
        .I1(state_read[1]),
        .I2(state_read[2]),
        .O(\state_read[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \state_read[0]_i_3 
       (.I0(\state_read[1]_i_2_n_0 ),
        .I1(read_go),
        .I2(state_read[0]),
        .I3(state_read[1]),
        .I4(state_read[2]),
        .O(\state_read[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6266EA004044EA00)) 
    \state_read[0]_i_4 
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(\read_parts[12]_i_12_n_0 ),
        .I3(HREADY),
        .I4(state_read[0]),
        .I5(read_go),
        .O(\state_read[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    \state_read[1]_i_1 
       (.I0(\state_read[1]_i_2_n_0 ),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(\state_read[1]_i_3_n_0 ),
        .I4(\state_read[1]_i_4_n_0 ),
        .I5(\state_read[1]_i_5_n_0 ),
        .O(\state_read[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFFFFFFFFFF)) 
    \state_read[1]_i_2 
       (.I0(f2u_rooms[4]),
        .I1(read_HBUSREQ30_in),
        .I2(\state_read[3]_i_3_n_0 ),
        .I3(f2u_ready),
        .I4(HREADY),
        .I5(HGRANT),
        .O(\state_read[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20E0F0F0)) 
    \state_read[1]_i_3 
       (.I0(\read_parts[12]_i_12_n_0 ),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(\state_read[2]_i_6_n_0 ),
        .I4(HREADY),
        .I5(state_read[2]),
        .O(\state_read[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0075)) 
    \state_read[1]_i_4 
       (.I0(state_read[2]),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(state_read[3]),
        .O(\state_read[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \state_read[1]_i_5 
       (.I0(\state_read[2]_i_6_n_0 ),
        .I1(state_read[0]),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\state_read[3]_i_2_n_0 ),
        .I5(state_read[3]),
        .O(\state_read[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FFFFFF40FF40)) 
    \state_read[2]_i_1 
       (.I0(state_read[3]),
        .I1(\state_read[2]_i_2_n_0 ),
        .I2(\state_read[2]_i_3_n_0 ),
        .I3(\state_read[2]_i_4_n_0 ),
        .I4(\state_read[2]_i_5_n_0 ),
        .I5(\state_read[2]_i_6_n_0 ),
        .O(\state_read[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state_read[2]_i_2 
       (.I0(state_read[1]),
        .I1(state_read[2]),
        .O(\state_read[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state_read[2]_i_3 
       (.I0(HREADY),
        .I1(\read_parts[12]_i_12_n_0 ),
        .O(\state_read[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0445044400440044)) 
    \state_read[2]_i_4 
       (.I0(state_read[3]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(CEI),
        .I5(read_go),
        .O(\state_read[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \state_read[2]_i_5 
       (.I0(state_read[3]),
        .I1(\state_read[3]_i_2_n_0 ),
        .I2(state_read[2]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .O(\state_read[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \state_read[2]_i_6 
       (.I0(\state_read[2]_i_7_n_0 ),
        .I1(\state_read[2]_i_8_n_0 ),
        .I2(\state_read[2]_i_9_n_0 ),
        .I3(read_beats[0]),
        .I4(read_beats[1]),
        .O(\state_read[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_read[2]_i_7 
       (.I0(read_beats[12]),
        .I1(read_beats[8]),
        .I2(read_beats[7]),
        .I3(read_beats[6]),
        .O(\state_read[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_read[2]_i_8 
       (.I0(read_beats[10]),
        .I1(read_beats[4]),
        .I2(read_beats[9]),
        .I3(read_beats[2]),
        .O(\state_read[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \state_read[2]_i_9 
       (.I0(read_beats[5]),
        .I1(read_beats[11]),
        .I2(read_beats[3]),
        .O(\state_read[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0002C000)) 
    \state_read[3]_i_1 
       (.I0(\state_read[3]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(state_read[0]),
        .I3(state_read[2]),
        .I4(state_read[3]),
        .O(\state_read[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \state_read[3]_i_2 
       (.I0(\state_read[3]_i_3_n_0 ),
        .I1(read_HBUSREQ30_in),
        .I2(f2u_rooms[4]),
        .O(\state_read[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \state_read[3]_i_3 
       (.I0(f2u_rooms[10]),
        .I1(f2u_rooms[11]),
        .I2(f2u_rooms[8]),
        .I3(\read_parts[12]_i_23_n_0 ),
        .I4(\read_parts[12]_i_22_n_0 ),
        .O(\state_read[3]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_read[0]_i_1_n_0 ),
        .Q(state_read[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_read[1]_i_1_n_0 ),
        .Q(state_read[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_read[2]_i_1_n_0 ),
        .Q(state_read[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_read[3]_i_1_n_0 ),
        .Q(state_read[3]));
  LUT6 #(
    .INIT(64'h0000540455555404)) 
    \state_write[0]_i_1 
       (.I0(state_write[2]),
        .I1(write_go),
        .I2(state_write[0]),
        .I3(\state_write[1]_i_2_n_0 ),
        .I4(state_write[1]),
        .I5(\state_write[0]_i_2_n_0 ),
        .O(\state_write[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB5F5)) 
    \state_write[0]_i_2 
       (.I0(state_write[0]),
        .I1(u2f_valid),
        .I2(HREADY),
        .I3(\state_write[0]_i_3_n_0 ),
        .O(\state_write[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \state_write[0]_i_3 
       (.I0(u2f_ready_inferred_i_2_n_0),
        .I1(write_beats[0]),
        .I2(write_beats[1]),
        .O(\state_write[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h13130030)) 
    \state_write[1]_i_1 
       (.I0(HREADY),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\state_write[1]_i_2_n_0 ),
        .I4(state_write[1]),
        .O(\state_write[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_write[1]_i_10 
       (.I0(u2f_items[14]),
        .I1(u2f_items[15]),
        .O(\state_write[1]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \state_write[1]_i_11 
       (.I0(u2f_items[13]),
        .I1(write_beats[12]),
        .I2(u2f_items[12]),
        .O(\state_write[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \state_write[1]_i_12 
       (.I0(u2f_items[11]),
        .I1(write_beats[11]),
        .I2(u2f_items[10]),
        .I3(write_beats[10]),
        .O(\state_write[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \state_write[1]_i_13 
       (.I0(u2f_items[9]),
        .I1(write_beats[9]),
        .I2(u2f_items[8]),
        .I3(write_beats[8]),
        .O(\state_write[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state_write[1]_i_14 
       (.I0(u2f_items[15]),
        .I1(u2f_items[14]),
        .O(\state_write[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \state_write[1]_i_15 
       (.I0(u2f_items[13]),
        .I1(write_beats[12]),
        .I2(u2f_items[12]),
        .O(\state_write[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_write[1]_i_16 
       (.I0(write_beats[11]),
        .I1(u2f_items[11]),
        .I2(write_beats[10]),
        .I3(u2f_items[10]),
        .O(\state_write[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_write[1]_i_17 
       (.I0(write_beats[9]),
        .I1(u2f_items[9]),
        .I2(write_beats[8]),
        .I3(u2f_items[8]),
        .O(\state_write[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \state_write[1]_i_18 
       (.I0(u2f_items[7]),
        .I1(write_beats[7]),
        .I2(u2f_items[6]),
        .I3(write_beats[6]),
        .O(\state_write[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \state_write[1]_i_19 
       (.I0(u2f_items[5]),
        .I1(write_beats[5]),
        .I2(u2f_items[4]),
        .I3(write_beats[4]),
        .O(\state_write[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \state_write[1]_i_2 
       (.I0(\state_write[1]_i_3_n_0 ),
        .I1(\state_write[1]_i_4_n_0 ),
        .I2(write_HBUSREQ32_in),
        .I3(\state_write[1]_i_6_n_0 ),
        .I4(\state_write[1]_i_7_n_0 ),
        .I5(\state_write[1]_i_8_n_0 ),
        .O(\state_write[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \state_write[1]_i_20 
       (.I0(u2f_items[3]),
        .I1(write_beats[3]),
        .I2(u2f_items[2]),
        .I3(write_beats[2]),
        .O(\state_write[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \state_write[1]_i_21 
       (.I0(u2f_items[1]),
        .I1(write_beats[1]),
        .I2(u2f_items[0]),
        .I3(write_beats[0]),
        .O(\state_write[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_write[1]_i_22 
       (.I0(write_beats[7]),
        .I1(u2f_items[7]),
        .I2(write_beats[6]),
        .I3(u2f_items[6]),
        .O(\state_write[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_write[1]_i_23 
       (.I0(write_beats[5]),
        .I1(u2f_items[5]),
        .I2(write_beats[4]),
        .I3(u2f_items[4]),
        .O(\state_write[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_write[1]_i_24 
       (.I0(write_beats[3]),
        .I1(u2f_items[3]),
        .I2(write_beats[2]),
        .I3(u2f_items[2]),
        .O(\state_write[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_write[1]_i_25 
       (.I0(write_beats[1]),
        .I1(u2f_items[1]),
        .I2(write_beats[0]),
        .I3(u2f_items[0]),
        .O(\state_write[1]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \state_write[1]_i_3 
       (.I0(HGRANT),
        .I1(HREADY),
        .I2(u2f_valid),
        .O(\state_write[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \state_write[1]_i_4 
       (.I0(u2f_items[4]),
        .I1(u2f_items[15]),
        .I2(u2f_items[14]),
        .O(\state_write[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_write[1]_i_6 
       (.I0(u2f_items[12]),
        .I1(u2f_items[13]),
        .O(\state_write[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_write[1]_i_7 
       (.I0(u2f_items[6]),
        .I1(u2f_items[5]),
        .I2(u2f_items[11]),
        .I3(u2f_items[9]),
        .O(\state_write[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \state_write[1]_i_8 
       (.I0(u2f_items[8]),
        .I1(u2f_items[7]),
        .I2(u2f_items[10]),
        .O(\state_write[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0202C000)) 
    \state_write[2]_i_1 
       (.I0(write_go),
        .I1(state_write[1]),
        .I2(state_write[0]),
        .I3(HREADY),
        .I4(state_write[2]),
        .O(\state_write[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_write[0]_i_1_n_0 ),
        .Q(state_write[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_write[1]_i_1_n_0 ),
        .Q(state_write[1]));
  CARRY4 \state_write_reg[1]_i_5 
       (.CI(\state_write_reg[1]_i_9_n_0 ),
        .CO({write_HBUSREQ32_in,\state_write_reg[1]_i_5_n_1 ,\state_write_reg[1]_i_5_n_2 ,\state_write_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\state_write[1]_i_10_n_0 ,\state_write[1]_i_11_n_0 ,\state_write[1]_i_12_n_0 ,\state_write[1]_i_13_n_0 }),
        .O(\NLW_state_write_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\state_write[1]_i_14_n_0 ,\state_write[1]_i_15_n_0 ,\state_write[1]_i_16_n_0 ,\state_write[1]_i_17_n_0 }));
  CARRY4 \state_write_reg[1]_i_9 
       (.CI(1'b0),
        .CO({\state_write_reg[1]_i_9_n_0 ,\state_write_reg[1]_i_9_n_1 ,\state_write_reg[1]_i_9_n_2 ,\state_write_reg[1]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({\state_write[1]_i_18_n_0 ,\state_write[1]_i_19_n_0 ,\state_write[1]_i_20_n_0 ,\state_write[1]_i_21_n_0 }),
        .O(\NLW_state_write_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({\state_write[1]_i_22_n_0 ,\state_write[1]_i_23_n_0 ,\state_write[1]_i_24_n_0 ,\state_write[1]_i_25_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\state_write[2]_i_1_n_0 ),
        .Q(state_write[2]));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    u2f_ready_inferred_i_1
       (.I0(write_beats[0]),
        .I1(write_beats[1]),
        .I2(u2f_ready_inferred_i_2_n_0),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(HREADY),
        .O(u2f_ready));
  LUT5 #(
    .INIT(32'h00000001)) 
    u2f_ready_inferred_i_2
       (.I0(write_beats[5]),
        .I1(write_beats[8]),
        .I2(write_beats[7]),
        .I3(u2f_ready_inferred_i_3_n_0),
        .I4(u2f_ready_inferred_i_4_n_0),
        .O(u2f_ready_inferred_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    u2f_ready_inferred_i_3
       (.I0(write_beats[9]),
        .I1(write_beats[3]),
        .I2(write_beats[12]),
        .I3(write_beats[2]),
        .O(u2f_ready_inferred_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    u2f_ready_inferred_i_4
       (.I0(write_beats[11]),
        .I1(write_beats[10]),
        .I2(write_beats[6]),
        .I3(write_beats[4]),
        .O(u2f_ready_inferred_i_4_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[0]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[0]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[0]),
        .I5(\write_HADDR[0]_i_2_n_0 ),
        .O(\write_HADDR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[0]_i_2 
       (.I0(\write_HADDR_reg[3]_i_3_n_7 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[0]),
        .O(\write_HADDR[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[10]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[10]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[10]),
        .I5(\write_HADDR[10]_i_2_n_0 ),
        .O(\write_HADDR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[10]_i_2 
       (.I0(\write_HADDR_reg[11]_i_3_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[10]),
        .O(\write_HADDR[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[11]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[11]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[11]),
        .I5(\write_HADDR[11]_i_2_n_0 ),
        .O(\write_HADDR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[11]_i_2 
       (.I0(\write_HADDR_reg[11]_i_3_n_4 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[11]),
        .O(\write_HADDR[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[12]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[12]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[12]),
        .I5(\write_HADDR[12]_i_2_n_0 ),
        .O(\write_HADDR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[12]_i_2 
       (.I0(\write_HADDR_reg[15]_i_3_n_7 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[12]),
        .O(\write_HADDR[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[13]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[13]),
        .I5(\write_HADDR[13]_i_2_n_0 ),
        .O(\write_HADDR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[13]_i_2 
       (.I0(\write_HADDR_reg[15]_i_3_n_6 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[13]),
        .O(\write_HADDR[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[14]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[14]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[14]),
        .I5(\write_HADDR[14]_i_2_n_0 ),
        .O(\write_HADDR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[14]_i_2 
       (.I0(\write_HADDR_reg[15]_i_3_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[14]),
        .O(\write_HADDR[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[15]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[15]),
        .I5(\write_HADDR[15]_i_2_n_0 ),
        .O(\write_HADDR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[15]_i_2 
       (.I0(\write_HADDR_reg[15]_i_3_n_4 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[15]),
        .O(\write_HADDR[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[16]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[16]),
        .I5(\write_HADDR[16]_i_2_n_0 ),
        .O(\write_HADDR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[16]_i_2 
       (.I0(\write_HADDR_reg[19]_i_3_n_7 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[16]),
        .O(\write_HADDR[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[17]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[17]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[17]),
        .I5(\write_HADDR[17]_i_2_n_0 ),
        .O(\write_HADDR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[17]_i_2 
       (.I0(\write_HADDR_reg[19]_i_3_n_6 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[17]),
        .O(\write_HADDR[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[18]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[18]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[18]),
        .I5(\write_HADDR[18]_i_2_n_0 ),
        .O(\write_HADDR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[18]_i_2 
       (.I0(\write_HADDR_reg[19]_i_3_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[18]),
        .O(\write_HADDR[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[19]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[19]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[19]),
        .I5(\write_HADDR[19]_i_2_n_0 ),
        .O(\write_HADDR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[19]_i_2 
       (.I0(\write_HADDR_reg[19]_i_3_n_4 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[19]),
        .O(\write_HADDR[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[1]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[1]),
        .I5(\write_HADDR[1]_i_2_n_0 ),
        .O(\write_HADDR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[1]_i_2 
       (.I0(\write_HADDR_reg[3]_i_3_n_6 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[1]),
        .O(\write_HADDR[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[20]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[20]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[20]),
        .I5(\write_HADDR[20]_i_2_n_0 ),
        .O(\write_HADDR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[20]_i_2 
       (.I0(\write_HADDR_reg[23]_i_3_n_7 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[20]),
        .O(\write_HADDR[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[21]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[21]),
        .I5(\write_HADDR[21]_i_2_n_0 ),
        .O(\write_HADDR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[21]_i_2 
       (.I0(\write_HADDR_reg[23]_i_3_n_6 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[21]),
        .O(\write_HADDR[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[22]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[22]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[22]),
        .I5(\write_HADDR[22]_i_2_n_0 ),
        .O(\write_HADDR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[22]_i_2 
       (.I0(\write_HADDR_reg[23]_i_3_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[22]),
        .O(\write_HADDR[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[23]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[23]),
        .I5(\write_HADDR[23]_i_2_n_0 ),
        .O(\write_HADDR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[23]_i_2 
       (.I0(\write_HADDR_reg[23]_i_3_n_4 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[23]),
        .O(\write_HADDR[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[24]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[24]),
        .I5(\write_HADDR[24]_i_2_n_0 ),
        .O(\write_HADDR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[24]_i_2 
       (.I0(\write_HADDR_reg[27]_i_3_n_7 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[24]),
        .O(\write_HADDR[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[25]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[25]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[25]),
        .I5(\write_HADDR[25]_i_2_n_0 ),
        .O(\write_HADDR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[25]_i_2 
       (.I0(\write_HADDR_reg[27]_i_3_n_6 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[25]),
        .O(\write_HADDR[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[26]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[26]),
        .I5(\write_HADDR[26]_i_2_n_0 ),
        .O(\write_HADDR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[26]_i_2 
       (.I0(\write_HADDR_reg[27]_i_3_n_5 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[26]),
        .O(\write_HADDR[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[27]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[27]),
        .I5(\write_HADDR[27]_i_2_n_0 ),
        .O(\write_HADDR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[27]_i_2 
       (.I0(\write_HADDR_reg[27]_i_3_n_4 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[27]),
        .O(\write_HADDR[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[28]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[28]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[28]),
        .I5(\write_HADDR[28]_i_2_n_0 ),
        .O(\write_HADDR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[28]_i_2 
       (.I0(\write_HADDR_reg[31]_i_5_n_7 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[28]),
        .O(\write_HADDR[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[29]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[29]),
        .I5(\write_HADDR[29]_i_3_n_0 ),
        .O(\write_HADDR[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h05FC)) 
    \write_HADDR[29]_i_2 
       (.I0(\state_write[1]_i_2_n_0 ),
        .I1(write_go),
        .I2(state_write[1]),
        .I3(state_write[0]),
        .O(\write_HADDR[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[29]_i_3 
       (.I0(\write_HADDR_reg[31]_i_5_n_6 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[29]),
        .O(\write_HADDR[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[2]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[2]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[2]),
        .I5(\write_HADDR[2]_i_2_n_0 ),
        .O(\write_HADDR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[2]_i_2 
       (.I0(\write_HADDR_reg[3]_i_3_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[2]),
        .O(\write_HADDR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[30]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[30]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[30]),
        .I5(\write_HADDR[30]_i_2_n_0 ),
        .O(\write_HADDR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[30]_i_2 
       (.I0(\write_HADDR_reg[31]_i_5_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[30]),
        .O(\write_HADDR[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[31]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[31]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[31]),
        .I5(\write_HADDR[31]_i_4_n_0 ),
        .O(\write_HADDR[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \write_HADDR[31]_i_2 
       (.I0(state_write[2]),
        .I1(state_write[0]),
        .I2(state_write[1]),
        .O(\write_HADDR[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFC5)) 
    \write_HADDR[31]_i_3 
       (.I0(write_go),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .O(\write_HADDR[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[31]_i_4 
       (.I0(\write_HADDR_reg[31]_i_5_n_4 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[31]),
        .O(\write_HADDR[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[3]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[3]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[3]),
        .I5(\write_HADDR[3]_i_2_n_0 ),
        .O(\write_HADDR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[3]_i_2 
       (.I0(\write_HADDR_reg[3]_i_3_n_4 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[3]),
        .O(\write_HADDR[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \write_HADDR[3]_i_4 
       (.I0(write_HADDR[2]),
        .I1(\state_write[0]_i_3_n_0 ),
        .I2(u2f_valid),
        .I3(HREADY),
        .I4(write_bnum[2]),
        .O(\write_HADDR[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \write_HADDR[3]_i_5 
       (.I0(write_HADDR[1]),
        .I1(\state_write[0]_i_3_n_0 ),
        .I2(u2f_valid),
        .I3(HREADY),
        .I4(write_bnum[1]),
        .O(\write_HADDR[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \write_HADDR[3]_i_6 
       (.I0(write_HADDR[0]),
        .I1(\state_write[0]_i_3_n_0 ),
        .I2(write_bnum[0]),
        .I3(u2f_valid),
        .I4(HREADY),
        .O(\write_HADDR[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[4]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[4]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[4]),
        .I5(\write_HADDR[4]_i_2_n_0 ),
        .O(\write_HADDR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[4]_i_2 
       (.I0(\write_HADDR_reg[7]_i_3_n_7 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[4]),
        .O(\write_HADDR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[5]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[5]),
        .I5(\write_HADDR[5]_i_2_n_0 ),
        .O(\write_HADDR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[5]_i_2 
       (.I0(\write_HADDR_reg[7]_i_3_n_6 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[5]),
        .O(\write_HADDR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[6]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[6]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[6]),
        .I5(\write_HADDR[6]_i_2_n_0 ),
        .O(\write_HADDR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[6]_i_2 
       (.I0(\write_HADDR_reg[7]_i_3_n_5 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[6]),
        .O(\write_HADDR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[7]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[7]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[7]),
        .I5(\write_HADDR[7]_i_2_n_0 ),
        .O(\write_HADDR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[7]_i_2 
       (.I0(\write_HADDR_reg[7]_i_3_n_4 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[7]),
        .O(\write_HADDR[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F0F101F0000)) 
    \write_HADDR[8]_i_1 
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(\write_HADDR[29]_i_2_n_0 ),
        .I4(write_HADDR[8]),
        .I5(\write_HADDR[8]_i_2_n_0 ),
        .O(\write_HADDR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0FCC00AA0000)) 
    \write_HADDR[8]_i_2 
       (.I0(\write_HADDR_reg[11]_i_3_n_7 ),
        .I1(write_go),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(CADDR[8]),
        .O(\write_HADDR[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \write_HADDR[9]_i_1 
       (.I0(\write_HADDR[31]_i_2_n_0 ),
        .I1(write_HADDR[9]),
        .I2(state_write[2]),
        .I3(\write_HADDR[31]_i_3_n_0 ),
        .I4(CADDR[9]),
        .I5(\write_HADDR[9]_i_2_n_0 ),
        .O(\write_HADDR[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAA0F0000AA00)) 
    \write_HADDR[9]_i_2 
       (.I0(\write_HADDR_reg[11]_i_3_n_6 ),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(state_write[0]),
        .I5(write_HADDR[9]),
        .O(\write_HADDR[9]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[0]_i_1_n_0 ),
        .Q(write_HADDR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[10]_i_1_n_0 ),
        .Q(write_HADDR[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[11]_i_1_n_0 ),
        .Q(write_HADDR[11]));
  CARRY4 \write_HADDR_reg[11]_i_3 
       (.CI(\write_HADDR_reg[7]_i_3_n_0 ),
        .CO({\write_HADDR_reg[11]_i_3_n_0 ,\write_HADDR_reg[11]_i_3_n_1 ,\write_HADDR_reg[11]_i_3_n_2 ,\write_HADDR_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[11]_i_3_n_4 ,\write_HADDR_reg[11]_i_3_n_5 ,\write_HADDR_reg[11]_i_3_n_6 ,\write_HADDR_reg[11]_i_3_n_7 }),
        .S(write_HADDR[11:8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[12]_i_1_n_0 ),
        .Q(write_HADDR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[13]_i_1_n_0 ),
        .Q(write_HADDR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[14]_i_1_n_0 ),
        .Q(write_HADDR[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[15]_i_1_n_0 ),
        .Q(write_HADDR[15]));
  CARRY4 \write_HADDR_reg[15]_i_3 
       (.CI(\write_HADDR_reg[11]_i_3_n_0 ),
        .CO({\write_HADDR_reg[15]_i_3_n_0 ,\write_HADDR_reg[15]_i_3_n_1 ,\write_HADDR_reg[15]_i_3_n_2 ,\write_HADDR_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[15]_i_3_n_4 ,\write_HADDR_reg[15]_i_3_n_5 ,\write_HADDR_reg[15]_i_3_n_6 ,\write_HADDR_reg[15]_i_3_n_7 }),
        .S(write_HADDR[15:12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[16]_i_1_n_0 ),
        .Q(write_HADDR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[17]_i_1_n_0 ),
        .Q(write_HADDR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[18]_i_1_n_0 ),
        .Q(write_HADDR[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[19]_i_1_n_0 ),
        .Q(write_HADDR[19]));
  CARRY4 \write_HADDR_reg[19]_i_3 
       (.CI(\write_HADDR_reg[15]_i_3_n_0 ),
        .CO({\write_HADDR_reg[19]_i_3_n_0 ,\write_HADDR_reg[19]_i_3_n_1 ,\write_HADDR_reg[19]_i_3_n_2 ,\write_HADDR_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[19]_i_3_n_4 ,\write_HADDR_reg[19]_i_3_n_5 ,\write_HADDR_reg[19]_i_3_n_6 ,\write_HADDR_reg[19]_i_3_n_7 }),
        .S(write_HADDR[19:16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[1]_i_1_n_0 ),
        .Q(write_HADDR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[20]_i_1_n_0 ),
        .Q(write_HADDR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[21]_i_1_n_0 ),
        .Q(write_HADDR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[22]_i_1_n_0 ),
        .Q(write_HADDR[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[23]_i_1_n_0 ),
        .Q(write_HADDR[23]));
  CARRY4 \write_HADDR_reg[23]_i_3 
       (.CI(\write_HADDR_reg[19]_i_3_n_0 ),
        .CO({\write_HADDR_reg[23]_i_3_n_0 ,\write_HADDR_reg[23]_i_3_n_1 ,\write_HADDR_reg[23]_i_3_n_2 ,\write_HADDR_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[23]_i_3_n_4 ,\write_HADDR_reg[23]_i_3_n_5 ,\write_HADDR_reg[23]_i_3_n_6 ,\write_HADDR_reg[23]_i_3_n_7 }),
        .S(write_HADDR[23:20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[24]_i_1_n_0 ),
        .Q(write_HADDR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[25]_i_1_n_0 ),
        .Q(write_HADDR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[26]_i_1_n_0 ),
        .Q(write_HADDR[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[27]_i_1_n_0 ),
        .Q(write_HADDR[27]));
  CARRY4 \write_HADDR_reg[27]_i_3 
       (.CI(\write_HADDR_reg[23]_i_3_n_0 ),
        .CO({\write_HADDR_reg[27]_i_3_n_0 ,\write_HADDR_reg[27]_i_3_n_1 ,\write_HADDR_reg[27]_i_3_n_2 ,\write_HADDR_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[27]_i_3_n_4 ,\write_HADDR_reg[27]_i_3_n_5 ,\write_HADDR_reg[27]_i_3_n_6 ,\write_HADDR_reg[27]_i_3_n_7 }),
        .S(write_HADDR[27:24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[28]_i_1_n_0 ),
        .Q(write_HADDR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[29]_i_1_n_0 ),
        .Q(write_HADDR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[2]_i_1_n_0 ),
        .Q(write_HADDR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[30]_i_1_n_0 ),
        .Q(write_HADDR[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[31]_i_1_n_0 ),
        .Q(write_HADDR[31]));
  CARRY4 \write_HADDR_reg[31]_i_5 
       (.CI(\write_HADDR_reg[27]_i_3_n_0 ),
        .CO({\NLW_write_HADDR_reg[31]_i_5_CO_UNCONNECTED [3],\write_HADDR_reg[31]_i_5_n_1 ,\write_HADDR_reg[31]_i_5_n_2 ,\write_HADDR_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[31]_i_5_n_4 ,\write_HADDR_reg[31]_i_5_n_5 ,\write_HADDR_reg[31]_i_5_n_6 ,\write_HADDR_reg[31]_i_5_n_7 }),
        .S(write_HADDR[31:28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[3]_i_1_n_0 ),
        .Q(write_HADDR[3]));
  CARRY4 \write_HADDR_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\write_HADDR_reg[3]_i_3_n_0 ,\write_HADDR_reg[3]_i_3_n_1 ,\write_HADDR_reg[3]_i_3_n_2 ,\write_HADDR_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,write_HADDR[2:0]}),
        .O({\write_HADDR_reg[3]_i_3_n_4 ,\write_HADDR_reg[3]_i_3_n_5 ,\write_HADDR_reg[3]_i_3_n_6 ,\write_HADDR_reg[3]_i_3_n_7 }),
        .S({write_HADDR[3],\write_HADDR[3]_i_4_n_0 ,\write_HADDR[3]_i_5_n_0 ,\write_HADDR[3]_i_6_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[4]_i_1_n_0 ),
        .Q(write_HADDR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[5]_i_1_n_0 ),
        .Q(write_HADDR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[6]_i_1_n_0 ),
        .Q(write_HADDR[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[7]_i_1_n_0 ),
        .Q(write_HADDR[7]));
  CARRY4 \write_HADDR_reg[7]_i_3 
       (.CI(\write_HADDR_reg[3]_i_3_n_0 ),
        .CO({\write_HADDR_reg[7]_i_3_n_0 ,\write_HADDR_reg[7]_i_3_n_1 ,\write_HADDR_reg[7]_i_3_n_2 ,\write_HADDR_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_HADDR_reg[7]_i_3_n_4 ,\write_HADDR_reg[7]_i_3_n_5 ,\write_HADDR_reg[7]_i_3_n_6 ,\write_HADDR_reg[7]_i_3_n_7 }),
        .S(write_HADDR[7:4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[8]_i_1_n_0 ),
        .Q(write_HADDR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HADDR_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HADDR[9]_i_1_n_0 ),
        .Q(write_HADDR[9]));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HBURST[0]_i_1 
       (.I0(CBURST[0]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HBURST[0]),
        .O(\write_HBURST[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HBURST[1]_i_1 
       (.I0(CBURST[1]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HBURST[1]),
        .O(\write_HBURST[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HBURST[2]_i_1 
       (.I0(CBURST[2]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HBURST[2]),
        .O(\write_HBURST[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HBURST_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_HBURST[0]_i_1_n_0 ),
        .Q(write_HBURST[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HBURST_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_HBURST[1]_i_1_n_0 ),
        .Q(write_HBURST[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HBURST_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_HBURST[2]_i_1_n_0 ),
        .Q(write_HBURST[2]));
  LUT6 #(
    .INIT(64'hAABAAABAAEBEAABA)) 
    write_HBUSREQ_i_1
       (.I0(write_HBUSREQ_i_2_n_0),
        .I1(state_write[2]),
        .I2(state_write[1]),
        .I3(write_HBUSREQ_i_3_n_0),
        .I4(write_HBUSREQ),
        .I5(state_write[0]),
        .O(write_HBUSREQ_i_1_n_0));
  LUT6 #(
    .INIT(64'hB1FFB1F000000000)) 
    write_HBUSREQ_i_2
       (.I0(\state_write[1]_i_2_n_0 ),
        .I1(u2f_ready_inferred_i_2_n_0),
        .I2(write_HBUSREQ),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(write_HBUSREQ_i_4_n_0),
        .O(write_HBUSREQ_i_2_n_0));
  LUT5 #(
    .INIT(32'hF0FF80BF)) 
    write_HBUSREQ_i_3
       (.I0(u2f_ready_inferred_i_2_n_0),
        .I1(u2f_valid),
        .I2(HREADY),
        .I3(write_HBUSREQ),
        .I4(state_write[0]),
        .O(write_HBUSREQ_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    write_HBUSREQ_i_4
       (.I0(state_write[2]),
        .I1(state_write[1]),
        .O(write_HBUSREQ_i_4_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_HBUSREQ_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(write_HBUSREQ_i_1_n_0),
        .Q(write_HBUSREQ));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HPROT[0]_i_1 
       (.I0(CPROT[0]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HPROT[0]),
        .O(\write_HPROT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5757575300040000)) 
    \write_HPROT[1]_i_1 
       (.I0(state_write[2]),
        .I1(state_write[0]),
        .I2(state_write[1]),
        .I3(\state_write[1]_i_2_n_0 ),
        .I4(CPROT[1]),
        .I5(write_HPROT[1]),
        .O(\write_HPROT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HPROT[2]_i_1 
       (.I0(CPROT[2]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HPROT[2]),
        .O(\write_HPROT[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HPROT[3]_i_1 
       (.I0(CPROT[3]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HPROT[3]),
        .O(\write_HPROT[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HPROT_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HPROT[0]_i_1_n_0 ),
        .Q(write_HPROT[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HPROT_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HPROT[1]_i_1_n_0 ),
        .Q(write_HPROT[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HPROT_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HPROT[2]_i_1_n_0 ),
        .Q(write_HPROT[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HPROT_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\CMD[8]_i_2_n_0 ),
        .D(\write_HPROT[3]_i_1_n_0 ),
        .Q(write_HPROT[3]));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HSIZE[0]_i_1 
       (.I0(CSIZE[0]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HSIZE[0]),
        .O(\write_HSIZE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0EFF00000200)) 
    \write_HSIZE[1]_i_1 
       (.I0(CSIZE[1]),
        .I1(\state_write[1]_i_2_n_0 ),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .I5(write_HSIZE[1]),
        .O(\write_HSIZE[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h444440CC)) 
    \write_HSIZE[2]_i_1 
       (.I0(state_write[2]),
        .I1(write_HSIZE[2]),
        .I2(\state_write[1]_i_2_n_0 ),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .O(\write_HSIZE[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HSIZE_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_HSIZE[0]_i_1_n_0 ),
        .Q(write_HSIZE[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HSIZE_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_HSIZE[1]_i_1_n_0 ),
        .Q(write_HSIZE[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_HSIZE_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_HSIZE[2]_i_1_n_0 ),
        .Q(write_HSIZE[2]));
  LUT5 #(
    .INIT(32'h04040400)) 
    write_HTRANS_inferred_i_1
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(write_first),
        .I4(u2f_valid),
        .O(write_HTRANS[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    write_HTRANS_inferred_i_2
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(write_first),
        .O(write_HTRANS[0]));
  LUT5 #(
    .INIT(32'h1F001F02)) 
    write_HWRITE_i_1
       (.I0(state_write[0]),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(write_HWRITE),
        .I4(\state_write[1]_i_2_n_0 ),
        .O(write_HWRITE_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_HWRITE_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(write_HWRITE_i_1_n_0),
        .Q(write_HWRITE));
  LUT6 #(
    .INIT(64'hAAAAFEFAAAAAAEAA)) 
    \write_beats[0]_i_1 
       (.I0(\write_beats[0]_i_2_n_0 ),
        .I1(\write_beats_reg[3]_i_3_n_7 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[0]),
        .O(\write_beats[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0001010F000F000)) 
    \write_beats[0]_i_2 
       (.I0(CLENGTH[0]),
        .I1(\write_beats[0]_i_3_n_0 ),
        .I2(\write_bnum[2]_i_2_n_0 ),
        .I3(write_beats[0]),
        .I4(state_write[2]),
        .I5(write_go),
        .O(\write_beats[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \write_beats[0]_i_3 
       (.I0(CBURST[2]),
        .I1(CBURST[0]),
        .I2(CBURST[1]),
        .O(\write_beats[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0005FCF500050C05)) 
    \write_beats[10]_i_1 
       (.I0(\write_beats[10]_i_2_n_0 ),
        .I1(\write_beats_reg[11]_i_3_n_5 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[10]),
        .O(\write_beats[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FF0000C8FFFFFF)) 
    \write_beats[10]_i_2 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CBURST[2]),
        .I3(\write_beats_reg[12]_i_4_n_6 ),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[10]),
        .O(\write_beats[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000AFCFA000A0C0A)) 
    \write_beats[11]_i_1 
       (.I0(\write_beats[11]_i_2_n_0 ),
        .I1(\write_beats_reg[11]_i_3_n_4 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[11]),
        .O(\write_beats[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A2AFFFF0A2A0000)) 
    \write_beats[11]_i_2 
       (.I0(\write_beats_reg[12]_i_4_n_5 ),
        .I1(CBURST[1]),
        .I2(CBURST[0]),
        .I3(CBURST[2]),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[11]),
        .O(\write_beats[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[11]_i_4 
       (.I0(write_beats[11]),
        .O(\write_beats[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[11]_i_5 
       (.I0(write_beats[10]),
        .O(\write_beats[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[11]_i_6 
       (.I0(write_beats[9]),
        .O(\write_beats[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[11]_i_7 
       (.I0(write_beats[8]),
        .O(\write_beats[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000AFCFA000A0C0A)) 
    \write_beats[12]_i_1 
       (.I0(\write_beats[12]_i_2_n_0 ),
        .I1(\write_beats_reg[12]_i_3_n_7 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[12]),
        .O(\write_beats[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A2AFFFF0A2A0000)) 
    \write_beats[12]_i_2 
       (.I0(\write_beats_reg[12]_i_4_n_0 ),
        .I1(CBURST[1]),
        .I2(CBURST[0]),
        .I3(CBURST[2]),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[12]),
        .O(\write_beats[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \write_beats[12]_i_5 
       (.I0(write_go),
        .I1(state_write[2]),
        .O(\write_beats[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[12]_i_6 
       (.I0(write_beats[12]),
        .O(\write_beats[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000AFCFA000A0C0A)) 
    \write_beats[1]_i_1 
       (.I0(\write_beats[1]_i_2_n_0 ),
        .I1(\write_beats_reg[3]_i_3_n_6 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[1]),
        .O(\write_beats[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A2AFFFF0A2A0000)) 
    \write_beats[1]_i_2 
       (.I0(\write_beats_reg[1]_i_3_n_7 ),
        .I1(CBURST[1]),
        .I2(CBURST[0]),
        .I3(CBURST[2]),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[1]),
        .O(\write_beats[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFAAAAAAEAA)) 
    \write_beats[2]_i_1 
       (.I0(\write_beats[2]_i_2_n_0 ),
        .I1(\write_beats_reg[3]_i_3_n_5 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[2]),
        .O(\write_beats[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0300010103000300)) 
    \write_beats[2]_i_2 
       (.I0(\write_beats[2]_i_3_n_0 ),
        .I1(state_write[1]),
        .I2(state_write[0]),
        .I3(write_beats[2]),
        .I4(state_write[2]),
        .I5(write_go),
        .O(\write_beats[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA0BF)) 
    \write_beats[2]_i_3 
       (.I0(CBURST[2]),
        .I1(CBURST[1]),
        .I2(CBURST[0]),
        .I3(\write_beats_reg[1]_i_3_n_6 ),
        .O(\write_beats[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFAAAAAAEAA)) 
    \write_beats[3]_i_1 
       (.I0(\write_beats[3]_i_2_n_0 ),
        .I1(\write_beats_reg[3]_i_3_n_4 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[3]),
        .O(\write_beats[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0300010103000300)) 
    \write_beats[3]_i_2 
       (.I0(\write_beats[3]_i_4_n_0 ),
        .I1(state_write[1]),
        .I2(state_write[0]),
        .I3(write_beats[3]),
        .I4(state_write[2]),
        .I5(write_go),
        .O(\write_beats[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA0BF)) 
    \write_beats[3]_i_4 
       (.I0(CBURST[1]),
        .I1(CBURST[2]),
        .I2(CBURST[0]),
        .I3(\write_beats_reg[1]_i_3_n_5 ),
        .O(\write_beats[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[3]_i_5 
       (.I0(write_beats[3]),
        .O(\write_beats[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[3]_i_6 
       (.I0(write_beats[2]),
        .O(\write_beats[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[3]_i_7 
       (.I0(write_beats[1]),
        .O(\write_beats[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \write_beats[3]_i_8 
       (.I0(write_beats[0]),
        .I1(u2f_valid),
        .I2(HREADY),
        .O(\write_beats[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFAAAAAAEAA)) 
    \write_beats[4]_i_1 
       (.I0(\write_beats[4]_i_2_n_0 ),
        .I1(\write_beats_reg[7]_i_3_n_7 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[4]),
        .O(\write_beats[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0300010103000300)) 
    \write_beats[4]_i_2 
       (.I0(\write_beats[4]_i_3_n_0 ),
        .I1(state_write[1]),
        .I2(state_write[0]),
        .I3(write_beats[4]),
        .I4(state_write[2]),
        .I5(write_go),
        .O(\write_beats[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h35D5)) 
    \write_beats[4]_i_3 
       (.I0(\write_beats_reg[1]_i_3_n_4 ),
        .I1(CBURST[2]),
        .I2(CBURST[0]),
        .I3(CBURST[1]),
        .O(\write_beats[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0005FCF500050C05)) 
    \write_beats[5]_i_1 
       (.I0(\write_beats[5]_i_2_n_0 ),
        .I1(\write_beats_reg[7]_i_3_n_6 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[5]),
        .O(\write_beats[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FF0000C8FFFFFF)) 
    \write_beats[5]_i_2 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CBURST[2]),
        .I3(\write_beats_reg[8]_i_3_n_7 ),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[5]),
        .O(\write_beats[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005FCF500050C05)) 
    \write_beats[6]_i_1 
       (.I0(\write_beats[6]_i_2_n_0 ),
        .I1(\write_beats_reg[7]_i_3_n_5 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[6]),
        .O(\write_beats[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FF0000C8FFFFFF)) 
    \write_beats[6]_i_2 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CBURST[2]),
        .I3(\write_beats_reg[8]_i_3_n_6 ),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[6]),
        .O(\write_beats[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005FCF500050C05)) 
    \write_beats[7]_i_1 
       (.I0(\write_beats[7]_i_2_n_0 ),
        .I1(\write_beats_reg[7]_i_3_n_4 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[7]),
        .O(\write_beats[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FF0000C8FFFFFF)) 
    \write_beats[7]_i_2 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CBURST[2]),
        .I3(\write_beats_reg[8]_i_3_n_5 ),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[7]),
        .O(\write_beats[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[7]_i_4 
       (.I0(write_beats[7]),
        .O(\write_beats[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[7]_i_5 
       (.I0(write_beats[6]),
        .O(\write_beats[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[7]_i_6 
       (.I0(write_beats[5]),
        .O(\write_beats[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_beats[7]_i_7 
       (.I0(write_beats[4]),
        .O(\write_beats[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0005FCF500050C05)) 
    \write_beats[8]_i_1 
       (.I0(\write_beats[8]_i_2_n_0 ),
        .I1(\write_beats_reg[11]_i_3_n_7 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[8]),
        .O(\write_beats[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FF0000C8FFFFFF)) 
    \write_beats[8]_i_2 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CBURST[2]),
        .I3(\write_beats_reg[8]_i_3_n_4 ),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[8]),
        .O(\write_beats[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005FCF500050C05)) 
    \write_beats[9]_i_1 
       (.I0(\write_beats[9]_i_2_n_0 ),
        .I1(\write_beats_reg[11]_i_3_n_6 ),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .I5(write_beats[9]),
        .O(\write_beats[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FF0000C8FFFFFF)) 
    \write_beats[9]_i_2 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CBURST[2]),
        .I3(\write_beats_reg[12]_i_4_n_7 ),
        .I4(\write_beats[12]_i_5_n_0 ),
        .I5(write_beats[9]),
        .O(\write_beats[9]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[0]_i_1_n_0 ),
        .Q(write_beats[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[10]_i_1_n_0 ),
        .Q(write_beats[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[11]_i_1_n_0 ),
        .Q(write_beats[11]));
  CARRY4 \write_beats_reg[11]_i_3 
       (.CI(\write_beats_reg[7]_i_3_n_0 ),
        .CO({\write_beats_reg[11]_i_3_n_0 ,\write_beats_reg[11]_i_3_n_1 ,\write_beats_reg[11]_i_3_n_2 ,\write_beats_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(write_beats[11:8]),
        .O({\write_beats_reg[11]_i_3_n_4 ,\write_beats_reg[11]_i_3_n_5 ,\write_beats_reg[11]_i_3_n_6 ,\write_beats_reg[11]_i_3_n_7 }),
        .S({\write_beats[11]_i_4_n_0 ,\write_beats[11]_i_5_n_0 ,\write_beats[11]_i_6_n_0 ,\write_beats[11]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[12]_i_1_n_0 ),
        .Q(write_beats[12]));
  CARRY4 \write_beats_reg[12]_i_3 
       (.CI(\write_beats_reg[11]_i_3_n_0 ),
        .CO(\NLW_write_beats_reg[12]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_write_beats_reg[12]_i_3_O_UNCONNECTED [3:1],\write_beats_reg[12]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,\write_beats[12]_i_6_n_0 }));
  CARRY4 \write_beats_reg[12]_i_4 
       (.CI(\write_beats_reg[8]_i_3_n_0 ),
        .CO({\write_beats_reg[12]_i_4_n_0 ,\NLW_write_beats_reg[12]_i_4_CO_UNCONNECTED [2],\write_beats_reg[12]_i_4_n_2 ,\write_beats_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_write_beats_reg[12]_i_4_O_UNCONNECTED [3],\write_beats_reg[12]_i_4_n_5 ,\write_beats_reg[12]_i_4_n_6 ,\write_beats_reg[12]_i_4_n_7 }),
        .S({1'b1,CLENGTH[11:9]}));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[1]_i_1_n_0 ),
        .Q(write_beats[1]));
  CARRY4 \write_beats_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\write_beats_reg[1]_i_3_n_0 ,\write_beats_reg[1]_i_3_n_1 ,\write_beats_reg[1]_i_3_n_2 ,\write_beats_reg[1]_i_3_n_3 }),
        .CYINIT(CLENGTH[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_beats_reg[1]_i_3_n_4 ,\write_beats_reg[1]_i_3_n_5 ,\write_beats_reg[1]_i_3_n_6 ,\write_beats_reg[1]_i_3_n_7 }),
        .S(CLENGTH[4:1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[2]_i_1_n_0 ),
        .Q(write_beats[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[3]_i_1_n_0 ),
        .Q(write_beats[3]));
  CARRY4 \write_beats_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\write_beats_reg[3]_i_3_n_0 ,\write_beats_reg[3]_i_3_n_1 ,\write_beats_reg[3]_i_3_n_2 ,\write_beats_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(write_beats[3:0]),
        .O({\write_beats_reg[3]_i_3_n_4 ,\write_beats_reg[3]_i_3_n_5 ,\write_beats_reg[3]_i_3_n_6 ,\write_beats_reg[3]_i_3_n_7 }),
        .S({\write_beats[3]_i_5_n_0 ,\write_beats[3]_i_6_n_0 ,\write_beats[3]_i_7_n_0 ,\write_beats[3]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[4]_i_1_n_0 ),
        .Q(write_beats[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[5]_i_1_n_0 ),
        .Q(write_beats[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[6]_i_1_n_0 ),
        .Q(write_beats[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[7]_i_1_n_0 ),
        .Q(write_beats[7]));
  CARRY4 \write_beats_reg[7]_i_3 
       (.CI(\write_beats_reg[3]_i_3_n_0 ),
        .CO({\write_beats_reg[7]_i_3_n_0 ,\write_beats_reg[7]_i_3_n_1 ,\write_beats_reg[7]_i_3_n_2 ,\write_beats_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(write_beats[7:4]),
        .O({\write_beats_reg[7]_i_3_n_4 ,\write_beats_reg[7]_i_3_n_5 ,\write_beats_reg[7]_i_3_n_6 ,\write_beats_reg[7]_i_3_n_7 }),
        .S({\write_beats[7]_i_4_n_0 ,\write_beats[7]_i_5_n_0 ,\write_beats[7]_i_6_n_0 ,\write_beats[7]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[8]_i_1_n_0 ),
        .Q(write_beats[8]));
  CARRY4 \write_beats_reg[8]_i_3 
       (.CI(\write_beats_reg[1]_i_3_n_0 ),
        .CO({\write_beats_reg[8]_i_3_n_0 ,\write_beats_reg[8]_i_3_n_1 ,\write_beats_reg[8]_i_3_n_2 ,\write_beats_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_beats_reg[8]_i_3_n_4 ,\write_beats_reg[8]_i_3_n_5 ,\write_beats_reg[8]_i_3_n_6 ,\write_beats_reg[8]_i_3_n_7 }),
        .S(CLENGTH[8:5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_beats_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(\write_beats[9]_i_1_n_0 ),
        .Q(write_beats[9]));
  LUT6 #(
    .INIT(64'hFF0000009FFF9000)) 
    \write_bnum[0]_i_1 
       (.I0(CSIZE[0]),
        .I1(CSIZE[1]),
        .I2(write_go),
        .I3(\write_bnum[2]_i_2_n_0 ),
        .I4(write_bnum[0]),
        .I5(state_write[2]),
        .O(\write_bnum[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF02200F0F0F000F0)) 
    \write_bnum[1]_i_1 
       (.I0(CSIZE[0]),
        .I1(CSIZE[1]),
        .I2(write_bnum[1]),
        .I3(state_write[2]),
        .I4(\write_bnum[2]_i_2_n_0 ),
        .I5(write_go),
        .O(\write_bnum[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF04400F0F0F000F0)) 
    \write_bnum[2]_i_1 
       (.I0(CSIZE[0]),
        .I1(CSIZE[1]),
        .I2(write_bnum[2]),
        .I3(state_write[2]),
        .I4(\write_bnum[2]_i_2_n_0 ),
        .I5(write_go),
        .O(\write_bnum[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \write_bnum[2]_i_2 
       (.I0(state_write[1]),
        .I1(state_write[0]),
        .O(\write_bnum[2]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_bnum_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_bnum[0]_i_1_n_0 ),
        .Q(write_bnum[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_bnum_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_bnum[1]_i_1_n_0 ),
        .Q(write_bnum[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \write_bnum_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(\write_bnum[2]_i_1_n_0 ),
        .Q(write_bnum[2]));
  LUT6 #(
    .INIT(64'h555D555D50000000)) 
    write_done_i_1
       (.I0(state_write[2]),
        .I1(write_go),
        .I2(state_write[1]),
        .I3(state_write[0]),
        .I4(HREADY),
        .I5(write_done),
        .O(write_done_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_done_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(write_done_i_1_n_0),
        .Q(write_done));
  LUT6 #(
    .INIT(64'h00F30FFF00000050)) 
    write_first_i_1
       (.I0(\state_write[1]_i_2_n_0 ),
        .I1(write_first_i_2_n_0),
        .I2(state_write[0]),
        .I3(state_write[2]),
        .I4(state_write[1]),
        .I5(write_first),
        .O(write_first_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    write_first_i_2
       (.I0(HREADY),
        .I1(u2f_valid),
        .O(write_first_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_first_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\read_parts[12]_i_3_n_0 ),
        .D(write_first_i_1_n_0),
        .Q(write_first));
  LUT6 #(
    .INIT(64'hFFFF8FFF88888888)) 
    write_go_i_1
       (.I0(\CADDR[31]_i_1_n_0 ),
        .I1(CWRITE),
        .I2(write_done),
        .I3(state_cmd[1]),
        .I4(state_cmd[0]),
        .I5(write_go),
        .O(write_go_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_go_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(cmd_ready_i_2_n_0),
        .D(write_go_i_1_n_0),
        .Q(write_go));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl; //();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
