<stg><name>WriteOneBlock_f2r_entry_s2e_forEnd13</name>


<trans_list>

<trans id="1024" from="1" to="2">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="2" to="3">
<condition id="749">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="2" to="15">
<condition id="764">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="3" to="4">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="4" to="5">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="5" to="6">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="6" to="7">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="7" to="8">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="8" to="9">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="9" to="10">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="10" to="11">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="11" to="12">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="12" to="13">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="13" to="14">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="14" to="2">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="15" to="16">
<condition id="765">
<or_exp><and_exp><literal name="or_cond1_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="15" to="56">
<condition id="767">
<or_exp><and_exp><literal name="or_cond1_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="16" to="17">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="17" to="18">
<condition id="771">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="17" to="23">
<condition id="772">
<or_exp><and_exp><literal name="or_cond_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="18" to="19">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="19" to="20">
<condition id="779">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="19" to="23">
<condition id="780">
<or_exp><and_exp><literal name="tmp_4_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="20" to="21">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="21" to="22">
<condition id="787">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="21" to="23">
<condition id="788">
<or_exp><and_exp><literal name="tmp_4_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="22" to="23">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="23" to="24">
<condition id="795">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="23" to="25">
<condition id="796">
<or_exp><and_exp><literal name="or_cond_18" val="0"/>
</and_exp><and_exp><literal name="tmp_4_0_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_0_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="24" to="17">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="25" to="26">
<condition id="801">
<or_exp><and_exp><literal name="tmp_6_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="25" to="56">
<condition id="803">
<or_exp><and_exp><literal name="tmp_6_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="26" to="27">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="27" to="28">
<condition id="807">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="27" to="33">
<condition id="808">
<or_exp><and_exp><literal name="or_cond2_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="28" to="29">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="29" to="30">
<condition id="815">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="29" to="33">
<condition id="816">
<or_exp><and_exp><literal name="tmp_4_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="30" to="31">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="31" to="32">
<condition id="823">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="31" to="33">
<condition id="824">
<or_exp><and_exp><literal name="tmp_4_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="32" to="33">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="33" to="34">
<condition id="831">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="33" to="35">
<condition id="832">
<or_exp><and_exp><literal name="or_cond2_19" val="0"/>
</and_exp><and_exp><literal name="tmp_4_1_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_1_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="34" to="27">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="35" to="36">
<condition id="837">
<or_exp><and_exp><literal name="tmp_6_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="35" to="56">
<condition id="839">
<or_exp><and_exp><literal name="tmp_6_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="36" to="37">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="37" to="38">
<condition id="843">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="37" to="43">
<condition id="844">
<or_exp><and_exp><literal name="or_cond3_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="38" to="39">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="39" to="40">
<condition id="851">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="39" to="43">
<condition id="852">
<or_exp><and_exp><literal name="tmp_4_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="40" to="41">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="41" to="42">
<condition id="859">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="41" to="43">
<condition id="860">
<or_exp><and_exp><literal name="tmp_4_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="42" to="43">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="43" to="44">
<condition id="867">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="43" to="45">
<condition id="868">
<or_exp><and_exp><literal name="or_cond3_20" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="44" to="37">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="45" to="46">
<condition id="873">
<or_exp><and_exp><literal name="tmp_6_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="45" to="56">
<condition id="875">
<or_exp><and_exp><literal name="tmp_6_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="46" to="47">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="47" to="48">
<condition id="879">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="47" to="53">
<condition id="880">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="48" to="49">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="49" to="50">
<condition id="887">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="49" to="53">
<condition id="888">
<or_exp><and_exp><literal name="tmp_4_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="50" to="51">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="51" to="52">
<condition id="895">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="51" to="53">
<condition id="896">
<or_exp><and_exp><literal name="tmp_4_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="52" to="53">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="53" to="54">
<condition id="903">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="53" to="55">
<condition id="904">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp><and_exp><literal name="tmp_4_3_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_3_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="54" to="47">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="55" to="15">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="56" to="57">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="57" to="58">
<condition id="913">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="58" to="59">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="59" to="60">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="60" to="61">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="61" to="62">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="62" to="63">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="63" to="64">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="64" to="65">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="65" to="66">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="66" to="67">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="67" to="68">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="68" to="57">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %hoffs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %hoffs)

]]></Node>
<StgValue><ssdm name="hoffs_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %voffs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %voffs)

]]></Node>
<StgValue><ssdm name="voffs_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %height_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %width_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %width)

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %out_buf_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_buf)

]]></Node>
<StgValue><ssdm name="out_buf_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %store_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %store)

]]></Node>
<StgValue><ssdm name="store_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %store_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="62">
<![CDATA[
:7  %tmp_27_cast = zext i62 %tmp_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %BUS_DST), !map !278

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %BUS_SRC), !map !283

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %width) nounwind, !map !288

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %height) nounwind, !map !294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 %voffs) nounwind, !map !298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hoffs) nounwind, !map !302

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([37 x i8]* @WriteOneBlock_f2r_en) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:15  %inp1_buf_0 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
:16  %inp1_buf_1 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
:17  %inp1_buf_2 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:18  %inp1_buf_3 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:19  %out1_buf_0 = alloca [1328 x i8], align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
:20  %out1_buf_1 = alloca [1328 x i8], align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
:21  %out1_buf_2 = alloca [1327 x i8], align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
:22  %out1_buf_3 = alloca [1327 x i8], align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:23  %index = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i32* %BUS_SRC, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i64 %store, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i8* %BUS_DST, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5310, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i64 %out_buf, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5310, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %height, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32 %width, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %voffs, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32 %hoffs, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j = phi i7 [ 0, %0 ], [ %j_1_3, %2 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="7">
<![CDATA[
:1  %p_0_rec_cast_cast = zext i7 %j to i63

]]></Node>
<StgValue><ssdm name="p_0_rec_cast_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:3  %store2_sum = add i63 %p_0_rec_cast_cast, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="store2_sum"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="63">
<![CDATA[
:4  %store2_sum_cast = zext i63 %store2_sum to i64

]]></Node>
<StgValue><ssdm name="store2_sum_cast"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %BUS_SRC_addr = getelementptr i32* %BUS_SRC, i64 %store2_sum_cast

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %exitcond7 = icmp eq i7 %j, -64

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond7, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp = add nsw i32 %voffs_read, 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_1 = add nsw i32 %hoffs_read, 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="7">
<![CDATA[
:0  %tmp_21 = trunc i7 %j to i6

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %p_rec_s = or i6 %tmp_21, 1

]]></Node>
<StgValue><ssdm name="p_rec_s"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="6">
<![CDATA[
:2  %p_rec_cast_cast = zext i6 %p_rec_s to i63

]]></Node>
<StgValue><ssdm name="p_rec_cast_cast"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex1 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:10  %store2_sum5 = add i63 %tmp_27_cast, %p_rec_cast_cast

]]></Node>
<StgValue><ssdm name="store2_sum5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="63">
<![CDATA[
:11  %store2_sum5_cast = zext i63 %store2_sum5 to i64

]]></Node>
<StgValue><ssdm name="store2_sum5_cast"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %BUS_SRC_addr_1 = getelementptr i32* %BUS_SRC, i64 %store2_sum5_cast

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %p_rec_1 = or i6 %tmp_21, 2

]]></Node>
<StgValue><ssdm name="p_rec_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="63" op_0_bw="6">
<![CDATA[
:14  %p_rec_1_cast_cast = zext i6 %p_rec_1 to i63

]]></Node>
<StgValue><ssdm name="p_rec_1_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:20  %store2_sum6 = add i63 %tmp_27_cast, %p_rec_1_cast_cast

]]></Node>
<StgValue><ssdm name="store2_sum6"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="63">
<![CDATA[
:21  %store2_sum6_cast = zext i63 %store2_sum6 to i64

]]></Node>
<StgValue><ssdm name="store2_sum6_cast"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %BUS_SRC_addr_2 = getelementptr i32* %BUS_SRC, i64 %store2_sum6_cast

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:23  %p_rec_2 = or i6 %tmp_21, 3

]]></Node>
<StgValue><ssdm name="p_rec_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="6">
<![CDATA[
:24  %p_rec_2_cast_cast = zext i6 %p_rec_2 to i63

]]></Node>
<StgValue><ssdm name="p_rec_2_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:30  %store2_sum7 = add i63 %tmp_27_cast, %p_rec_2_cast_cast

]]></Node>
<StgValue><ssdm name="store2_sum7"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="63">
<![CDATA[
:31  %store2_sum7_cast = zext i63 %store2_sum7 to i64

]]></Node>
<StgValue><ssdm name="store2_sum7_cast"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:32  %BUS_SRC_addr_3 = getelementptr i32* %BUS_SRC, i64 %store2_sum7_cast

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:33  %j_1_3 = add i7 4, %j

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="133" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_req"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %BUS_SRC_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr)

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_read"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_27 = trunc i32 %BUS_SRC_addr_read to i8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_1_req"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %BUS_SRC_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr_1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_1_read"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
:17  %tmp_28 = trunc i32 %BUS_SRC_addr_1_read to i8

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_2_req"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %BUS_SRC_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr_2)

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_2_read"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
:27  %tmp_29 = trunc i32 %BUS_SRC_addr_2_read to i8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_SRC_load_3_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="166" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %BUS_SRC_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr_3)

]]></Node>
<StgValue><ssdm name="BUS_SRC_addr_3_read"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
:36  %tmp_30 = trunc i32 %BUS_SRC_addr_3_read to i8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="5">
<![CDATA[
:7  %newIndex2 = zext i5 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inp1_buf_0_addr = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:9  store i8 %tmp_27, i8* %inp1_buf_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %inp1_buf_1_addr = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:19  store i8 %tmp_28, i8* %inp1_buf_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %inp1_buf_2_addr = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:29  store i8 %tmp_29, i8* %inp1_buf_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %inp1_buf_3_addr = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:38  store i8 %tmp_30, i8* %inp1_buf_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:0  %l = phi i32 [ %l_1_lcssa_3, %.loopexit.3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:1  %k = phi i32 [ %k_1_3, %.loopexit.3 ], [ %voffs_read, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:2  %tmp_5 = icmp slt i32 %k, %tmp

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %tmp_6 = icmp slt i32 %k, %height_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:4  %or_cond1_17 = and i1 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="or_cond1_17"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:5  br i1 %or_cond1_17, label %12, label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="or_cond1_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff = mul nsw i32 %k, %width_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="185" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff = mul nsw i32 %k, %width_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %l_1 = phi i32 [ %l, %12 ], [ %l_2_0_3, %11 ]

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %e = phi i32 [ %hoffs_read, %12 ], [ %e_1_0_3, %11 ]

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_3 = icmp slt i32 %e, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = icmp slt i32 %e, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond_18 = and i1 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="or_cond_18"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond_18, label %4, label %.loopexit.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="30">
<![CDATA[
:3  %newIndex4 = zext i30 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %inp1_buf_0_addr_1 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load = load i8* %inp1_buf_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inp1_buf_1_addr_1 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load = load i8* %inp1_buf_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inp1_buf_2_addr_1 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load = load i8* %inp1_buf_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %inp1_buf_3_addr_1 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load = load i8* %inp1_buf_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_7 = sext i32 %l_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="32">
<![CDATA[
:1  %tmp_31 = trunc i32 %l_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load = load i8* %inp1_buf_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load = load i8* %inp1_buf_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load = load i8* %inp1_buf_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load = load i8* %inp1_buf_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:12  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load, i8 %inp1_buf_1_load, i8 %inp1_buf_2_load, i8 %inp1_buf_3_load, i2 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9 = add nsw i32 %e, %diff

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32">
<![CDATA[
:14  %tmp_32 = trunc i32 %tmp_9 to i2

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %newIndex5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_9, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="30">
<![CDATA[
:16  %newIndex6 = zext i30 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_0_addr = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_1_addr = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_2_addr = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %out1_buf_3_addr = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:21  switch i2 %tmp_32, label %branch79 [
    i2 0, label %branch76
    i2 1, label %branch77
    i2 -2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch78:0  store i8 %tmp_8, i8* %out1_buf_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch77:0  store i8 %tmp_8, i8* %out1_buf_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch76:0  store i8 %tmp_8, i8* %out1_buf_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch79:0  store i8 %tmp_8, i8* %out1_buf_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="index_addr"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_9, i32* %index_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1 = add nsw i32 %e, 1

]]></Node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="230" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2 = add nsw i32 %l_1, 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_0_1 = icmp slt i32 %e_1, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_0_1, label %6, label %.loopexit.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex8 = zext i30 %newIndex7 to i64

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_1_addr_2 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_1 = load i8* %inp1_buf_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_1"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_2_addr_2 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_1 = load i8* %inp1_buf_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_1"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_3_addr_2 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_1 = load i8* %inp1_buf_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_1"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_0_addr_2 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_1 = load i8* %inp1_buf_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_0_1 = sext i32 %l_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_1 = load i8* %inp1_buf_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_1"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_1 = load i8* %inp1_buf_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_1"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_1 = load i8* %inp1_buf_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_1"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_1 = load i8* %inp1_buf_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_1"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_1, i8 %inp1_buf_2_load_1, i8 %inp1_buf_3_load_1, i8 %inp1_buf_0_load_1, i2 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_0_1 = add nsw i32 %e_1, %diff

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_33 = trunc i32 %tmp_11_0_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_0_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex10 = zext i30 %newIndex9 to i64

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_1 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_1 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_1 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_1 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_33, label %branch75 [
    i2 0, label %branch72
    i2 1, label %branch73
    i2 -2, label %branch74
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch74:0  store i8 %tmp_10, i8* %out1_buf_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch73:0  store i8 %tmp_10, i8* %out1_buf_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch72:0  store i8 %tmp_10, i8* %out1_buf_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch75:0  store i8 %tmp_10, i8* %out1_buf_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_4 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="index_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_0_1, i32* %index_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_0_1 = add nsw i32 %e, 2

]]></Node>
<StgValue><ssdm name="e_1_0_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="269" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_0_1 = add nsw i32 %l_1, 2

]]></Node>
<StgValue><ssdm name="l_2_0_1"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_0_2 = icmp slt i32 %e_1_0_1, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_0_2, label %8, label %.loopexit.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_0_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex12 = zext i30 %newIndex11 to i64

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_2_addr_3 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex12

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_3"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_2 = load i8* %inp1_buf_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_2"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_3_addr_3 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex12

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_2 = load i8* %inp1_buf_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_2"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_0_addr_3 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex12

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_3"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_2 = load i8* %inp1_buf_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_2"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_1_addr_3 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex12

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_3"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_2 = load i8* %inp1_buf_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_0_2 = sext i32 %l_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_2 = load i8* %inp1_buf_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_2"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_2 = load i8* %inp1_buf_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_2"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_2 = load i8* %inp1_buf_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_2"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_2 = load i8* %inp1_buf_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_2"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_2, i8 %inp1_buf_3_load_2, i8 %inp1_buf_0_load_2, i8 %inp1_buf_1_load_2, i2 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_0_2 = add nsw i32 %e_1_0_1, %diff

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_34 = trunc i32 %tmp_11_0_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_0_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex14 = zext i30 %newIndex13 to i64

]]></Node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_2 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex14

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_2 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex14

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_2 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex14

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_2 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex14

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_34, label %branch71 [
    i2 0, label %branch68
    i2 1, label %branch69
    i2 -2, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_34" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch70:0  store i8 %tmp_11, i8* %out1_buf_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_34" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch69:0  store i8 %tmp_11, i8* %out1_buf_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch68:0  store i8 %tmp_11, i8* %out1_buf_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_34" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch71:0  store i8 %tmp_11, i8* %out1_buf_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_34" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_5 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="index_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_0_2, i32* %index_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_0_2 = add nsw i32 %e, 3

]]></Node>
<StgValue><ssdm name="e_1_0_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="308" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_0_2 = add nsw i32 %l_1, 3

]]></Node>
<StgValue><ssdm name="l_2_0_2"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_0_3 = icmp slt i32 %e_1_0_2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_0_3, label %10, label %.loopexit.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_0_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex16 = zext i30 %newIndex15 to i64

]]></Node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_3_addr_4 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex16

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_3 = load i8* %inp1_buf_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_3"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_0_addr_4 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex16

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_3 = load i8* %inp1_buf_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_3"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_1_addr_4 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex16

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_3 = load i8* %inp1_buf_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_3"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_2_addr_4 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex16

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_4"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond_18" val="1"/>
<literal name="tmp_4_0_1" val="1"/>
<literal name="tmp_4_0_2" val="1"/>
<literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_3 = load i8* %inp1_buf_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_3"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="or_cond_18" val="0"/>
</and_exp><and_exp><literal name="tmp_4_0_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_0_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.0:1  %k_1 = add nsw i32 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_0_3 = sext i32 %l_2_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_3 = load i8* %inp1_buf_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_3"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_3 = load i8* %inp1_buf_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_3"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_3 = load i8* %inp1_buf_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_3"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_3 = load i8* %inp1_buf_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_3"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_3, i8 %inp1_buf_0_load_3, i8 %inp1_buf_1_load_3, i8 %inp1_buf_2_load_3, i2 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_0_3 = add nsw i32 %e_1_0_2, %diff

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_35 = trunc i32 %tmp_11_0_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex17 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_0_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex18 = zext i30 %newIndex17 to i64

]]></Node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_3 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_3"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_3 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_3 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_3"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_3 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_3"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_35, label %branch67 [
    i2 0, label %branch64
    i2 1, label %branch65
    i2 -2, label %branch66
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch66:0  store i8 %tmp_12, i8* %out1_buf_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="tmp_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch65:0  store i8 %tmp_12, i8* %out1_buf_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch64:0  store i8 %tmp_12, i8* %out1_buf_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch67:0  store i8 %tmp_12, i8* %out1_buf_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_6 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="index_addr_6"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_0_3, i32* %index_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_0_3 = add nsw i32 %l_1, 4

]]></Node>
<StgValue><ssdm name="l_2_0_3"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_0_3 = add nsw i32 %e, 4

]]></Node>
<StgValue><ssdm name="e_1_0_3"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.0:0  %l_1_lcssa = phi i32 [ %l_1, %3 ], [ %l_2, %5 ], [ %l_2_0_1, %7 ], [ %l_2_0_2, %9 ]

]]></Node>
<StgValue><ssdm name="l_1_lcssa"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.0:2  %tmp_6_1 = icmp slt i32 %k_1, %height_read

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.0:3  br i1 %tmp_6_1, label %22, label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="25" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff_1 = mul nsw i32 %k_1, %width_read

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="354" st_id="26" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff_1 = mul nsw i32 %k_1, %width_read

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %l_1_1 = phi i32 [ %l_1_lcssa, %22 ], [ %l_2_1_3, %21 ]

]]></Node>
<StgValue><ssdm name="l_1_1"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %e_s = phi i32 [ %hoffs_read, %22 ], [ %e_1_1_3, %21 ]

]]></Node>
<StgValue><ssdm name="e_s"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_8_1 = icmp slt i32 %e_s, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4_1 = icmp slt i32 %e_s, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond2_19 = and i1 %tmp_8_1, %tmp_4_1

]]></Node>
<StgValue><ssdm name="or_cond2_19"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond2_19, label %14, label %.loopexit.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex19 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="30">
<![CDATA[
:3  %newIndex20 = zext i30 %newIndex19 to i64

]]></Node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %inp1_buf_0_addr_5 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_5"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load_4 = load i8* %inp1_buf_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_4"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inp1_buf_1_addr_5 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_5"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load_4 = load i8* %inp1_buf_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_4"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inp1_buf_2_addr_5 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_5"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load_4 = load i8* %inp1_buf_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_4"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %inp1_buf_3_addr_5 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_5"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load_4 = load i8* %inp1_buf_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="372" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_1 = sext i32 %l_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="32">
<![CDATA[
:1  %tmp_36 = trunc i32 %l_1_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load_4 = load i8* %inp1_buf_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_4"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load_4 = load i8* %inp1_buf_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_4"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load_4 = load i8* %inp1_buf_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_4"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load_4 = load i8* %inp1_buf_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_4"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:12  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load_4, i8 %inp1_buf_1_load_4, i8 %inp1_buf_2_load_4, i8 %inp1_buf_3_load_4, i2 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_11_1 = add nsw i32 %e_s, %diff_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="32">
<![CDATA[
:14  %tmp_37 = trunc i32 %tmp_11_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %newIndex21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="30">
<![CDATA[
:16  %newIndex22 = zext i30 %newIndex21 to i64

]]></Node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_0_addr_4 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_4"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_1_addr_4 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_4"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_2_addr_4 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_4"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %out1_buf_3_addr_4 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_4"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:21  switch i2 %tmp_37, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_37" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch62:0  store i8 %tmp_13, i8* %out1_buf_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_37" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch61:0  store i8 %tmp_13, i8* %out1_buf_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch60:0  store i8 %tmp_13, i8* %out1_buf_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_37" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch63:0  store i8 %tmp_13, i8* %out1_buf_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_37" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_7 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1

]]></Node>
<StgValue><ssdm name="index_addr_7"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_1, i32* %index_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_1 = add nsw i32 %e_s, 1

]]></Node>
<StgValue><ssdm name="e_1_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="399" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_1 = add nsw i32 %l_1_1, 1

]]></Node>
<StgValue><ssdm name="l_2_1"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_1_1 = icmp slt i32 %e_1_1, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_1_1"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_1_1, label %16, label %.loopexit.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex23 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex24 = zext i30 %newIndex23 to i64

]]></Node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_1_addr_6 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_6"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_5 = load i8* %inp1_buf_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_5"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_2_addr_6 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_6"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_5 = load i8* %inp1_buf_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_5"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_3_addr_6 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_6"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_5 = load i8* %inp1_buf_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_5"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_0_addr_6 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex24

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_6"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_5 = load i8* %inp1_buf_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="412" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_1_1 = sext i32 %l_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_5 = load i8* %inp1_buf_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_5"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_5 = load i8* %inp1_buf_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_5"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_5 = load i8* %inp1_buf_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_5"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_5 = load i8* %inp1_buf_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_5"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_5, i8 %inp1_buf_2_load_5, i8 %inp1_buf_3_load_5, i8 %inp1_buf_0_load_5, i2 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_1_1 = add nsw i32 %e_1_1, %diff_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_38 = trunc i32 %tmp_11_1_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex26 = zext i30 %newIndex25 to i64

]]></Node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_5 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_5"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_5 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_5"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_5 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_5"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_5 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex26

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_5"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_38, label %branch59 [
    i2 0, label %branch56
    i2 1, label %branch57
    i2 -2, label %branch58
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch58:0  store i8 %tmp_14, i8* %out1_buf_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch57:0  store i8 %tmp_14, i8* %out1_buf_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch56:0  store i8 %tmp_14, i8* %out1_buf_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch59:0  store i8 %tmp_14, i8* %out1_buf_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_8 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="index_addr_8"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_1_1, i32* %index_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_1_1 = add nsw i32 %e_s, 2

]]></Node>
<StgValue><ssdm name="e_1_1_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="438" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_1_1 = add nsw i32 %l_1_1, 2

]]></Node>
<StgValue><ssdm name="l_2_1_1"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_1_2 = icmp slt i32 %e_1_1_1, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_1_2, label %18, label %.loopexit.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_1_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex29 = zext i30 %newIndex28 to i64

]]></Node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_2_addr_7 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex29

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_7"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_6 = load i8* %inp1_buf_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_6"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_3_addr_7 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex29

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_7"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_6 = load i8* %inp1_buf_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_6"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_0_addr_7 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex29

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_7"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_6 = load i8* %inp1_buf_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_6"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_1_addr_7 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex29

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_7"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_6 = load i8* %inp1_buf_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="451" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_1_2 = sext i32 %l_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_6 = load i8* %inp1_buf_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_6"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_6 = load i8* %inp1_buf_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_6"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_6 = load i8* %inp1_buf_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_6"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_6 = load i8* %inp1_buf_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_6"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_6, i8 %inp1_buf_3_load_6, i8 %inp1_buf_0_load_6, i8 %inp1_buf_1_load_6, i2 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_1_2 = add nsw i32 %e_1_1_1, %diff_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_39 = trunc i32 %tmp_11_1_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex30 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex31 = zext i30 %newIndex30 to i64

]]></Node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_6 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex31

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_6"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_6 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex31

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_6"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_6 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex31

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_6"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_6 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex31

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_6"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_39, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_39" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch54:0  store i8 %tmp_15, i8* %out1_buf_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_39" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch53:0  store i8 %tmp_15, i8* %out1_buf_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch52:0  store i8 %tmp_15, i8* %out1_buf_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_39" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch55:0  store i8 %tmp_15, i8* %out1_buf_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_39" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_9 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="index_addr_9"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_1_2, i32* %index_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_1_2 = add nsw i32 %e_s, 3

]]></Node>
<StgValue><ssdm name="e_1_1_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="477" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_1_2 = add nsw i32 %l_1_1, 3

]]></Node>
<StgValue><ssdm name="l_2_1_2"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_1_3 = icmp slt i32 %e_1_1_2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_1_3, label %20, label %.loopexit.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex33 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_1_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex34 = zext i30 %newIndex33 to i64

]]></Node>
<StgValue><ssdm name="newIndex34"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_3_addr_8 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_8"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_7 = load i8* %inp1_buf_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_7"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_0_addr_8 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_8"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_7 = load i8* %inp1_buf_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_7"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_1_addr_8 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_8"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_7 = load i8* %inp1_buf_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_7"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_2_addr_8 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_8"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="or_cond2_19" val="1"/>
<literal name="tmp_4_1_1" val="1"/>
<literal name="tmp_4_1_2" val="1"/>
<literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_7 = load i8* %inp1_buf_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_7"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="or_cond2_19" val="0"/>
</and_exp><and_exp><literal name="tmp_4_1_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_1_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.1:1  %k_1_1 = add nsw i32 %k, 2

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="491" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_1_3 = sext i32 %l_2_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_7 = load i8* %inp1_buf_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_7"/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_7 = load i8* %inp1_buf_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_7"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_7 = load i8* %inp1_buf_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_7"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_7 = load i8* %inp1_buf_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_7"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_7, i8 %inp1_buf_0_load_7, i8 %inp1_buf_1_load_7, i8 %inp1_buf_2_load_7, i2 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_1_3 = add nsw i32 %e_1_1_2, %diff_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_40 = trunc i32 %tmp_11_1_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex35 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex35"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex36 = zext i30 %newIndex35 to i64

]]></Node>
<StgValue><ssdm name="newIndex36"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_7 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_7"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_7 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_7"/></StgValue>
</operation>

<operation id="503" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_7 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_7"/></StgValue>
</operation>

<operation id="504" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_7 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_7"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_40, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch50:0  store i8 %tmp_16, i8* %out1_buf_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch49:0  store i8 %tmp_16, i8* %out1_buf_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch48:0  store i8 %tmp_16, i8* %out1_buf_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch51:0  store i8 %tmp_16, i8* %out1_buf_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_10 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1_3

]]></Node>
<StgValue><ssdm name="index_addr_10"/></StgValue>
</operation>

<operation id="515" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_1_3, i32* %index_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_1_3 = add nsw i32 %l_1_1, 4

]]></Node>
<StgValue><ssdm name="l_2_1_3"/></StgValue>
</operation>

<operation id="517" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_1_3 = add nsw i32 %e_s, 4

]]></Node>
<StgValue><ssdm name="e_1_1_3"/></StgValue>
</operation>

<operation id="518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="519" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.1:0  %l_1_lcssa_1 = phi i32 [ %l_1_1, %13 ], [ %l_2_1, %15 ], [ %l_2_1_1, %17 ], [ %l_2_1_2, %19 ]

]]></Node>
<StgValue><ssdm name="l_1_lcssa_1"/></StgValue>
</operation>

<operation id="520" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.1:2  %tmp_6_2 = icmp slt i32 %k_1_1, %height_read

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="521" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.1:3  br i1 %tmp_6_2, label %32, label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="tmp_6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff_2 = mul nsw i32 %k_1_1, %width_read

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="523" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff_2 = mul nsw i32 %k_1_1, %width_read

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %l_1_2 = phi i32 [ %l_1_lcssa_1, %32 ], [ %l_2_2_3, %31 ]

]]></Node>
<StgValue><ssdm name="l_1_2"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %e_2 = phi i32 [ %hoffs_read, %32 ], [ %e_1_2_3, %31 ]

]]></Node>
<StgValue><ssdm name="e_2"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_8_2 = icmp slt i32 %e_2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4_2 = icmp slt i32 %e_2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond3_20 = and i1 %tmp_8_2, %tmp_4_2

]]></Node>
<StgValue><ssdm name="or_cond3_20"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond3_20, label %24, label %.loopexit.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex37 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex37"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="30">
<![CDATA[
:3  %newIndex38 = zext i30 %newIndex37 to i64

]]></Node>
<StgValue><ssdm name="newIndex38"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %inp1_buf_0_addr_9 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_9"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load_8 = load i8* %inp1_buf_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_8"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inp1_buf_1_addr_9 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_9"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load_8 = load i8* %inp1_buf_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_8"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inp1_buf_2_addr_9 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_9"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load_8 = load i8* %inp1_buf_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_8"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %inp1_buf_3_addr_9 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex38

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_9"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load_8 = load i8* %inp1_buf_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_2 = sext i32 %l_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = trunc i32 %l_1_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load_8 = load i8* %inp1_buf_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_8"/></StgValue>
</operation>

<operation id="544" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load_8 = load i8* %inp1_buf_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_8"/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load_8 = load i8* %inp1_buf_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_8"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load_8 = load i8* %inp1_buf_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_8"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:12  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load_8, i8 %inp1_buf_1_load_8, i8 %inp1_buf_2_load_8, i8 %inp1_buf_3_load_8, i2 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_11_2 = add nsw i32 %e_2, %diff_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="32">
<![CDATA[
:14  %tmp_42 = trunc i32 %tmp_11_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %newIndex40 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex40"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="30">
<![CDATA[
:16  %newIndex41 = zext i30 %newIndex40 to i64

]]></Node>
<StgValue><ssdm name="newIndex41"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_0_addr_8 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_8"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_1_addr_8 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_8"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_2_addr_8 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_8"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %out1_buf_3_addr_8 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex41

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_8"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:21  switch i2 %tmp_42, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_42" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch46:0  store i8 %tmp_17, i8* %out1_buf_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_42" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch45:0  store i8 %tmp_17, i8* %out1_buf_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch44:0  store i8 %tmp_17, i8* %out1_buf_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_42" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch47:0  store i8 %tmp_17, i8* %out1_buf_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_42" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_11 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2

]]></Node>
<StgValue><ssdm name="index_addr_11"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_2, i32* %index_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_2 = add nsw i32 %e_2, 1

]]></Node>
<StgValue><ssdm name="e_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="568" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_2 = add nsw i32 %l_1_2, 1

]]></Node>
<StgValue><ssdm name="l_2_2"/></StgValue>
</operation>

<operation id="569" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_2_1 = icmp slt i32 %e_1_2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="570" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_2_1, label %26, label %.loopexit.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex42 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex42"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex43 = zext i30 %newIndex42 to i64

]]></Node>
<StgValue><ssdm name="newIndex43"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_1_addr_10 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_10"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_9 = load i8* %inp1_buf_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_9"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_2_addr_10 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_10"/></StgValue>
</operation>

<operation id="576" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_9 = load i8* %inp1_buf_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_9"/></StgValue>
</operation>

<operation id="577" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_3_addr_10 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_10"/></StgValue>
</operation>

<operation id="578" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_9 = load i8* %inp1_buf_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_9"/></StgValue>
</operation>

<operation id="579" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_0_addr_10 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex43

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_10"/></StgValue>
</operation>

<operation id="580" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_4_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_9 = load i8* %inp1_buf_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_2_1 = sext i32 %l_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_9 = load i8* %inp1_buf_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_9"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_9 = load i8* %inp1_buf_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_9"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_9 = load i8* %inp1_buf_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_9"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_9 = load i8* %inp1_buf_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_9"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_9, i8 %inp1_buf_2_load_9, i8 %inp1_buf_3_load_9, i8 %inp1_buf_0_load_9, i2 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="587" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_2_1 = add nsw i32 %e_1_2, %diff_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_43 = trunc i32 %tmp_11_2_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="589" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex44 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex44"/></StgValue>
</operation>

<operation id="590" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex45 = zext i30 %newIndex44 to i64

]]></Node>
<StgValue><ssdm name="newIndex45"/></StgValue>
</operation>

<operation id="591" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_9 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_9"/></StgValue>
</operation>

<operation id="592" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_9 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_9"/></StgValue>
</operation>

<operation id="593" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_9 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_9"/></StgValue>
</operation>

<operation id="594" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_9 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex45

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_9"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_43, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_43" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch42:0  store i8 %tmp_18, i8* %out1_buf_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_43" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch41:0  store i8 %tmp_18, i8* %out1_buf_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch40:0  store i8 %tmp_18, i8* %out1_buf_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_43" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch43:0  store i8 %tmp_18, i8* %out1_buf_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_43" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_12 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="index_addr_12"/></StgValue>
</operation>

<operation id="605" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_2_1, i32* %index_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_2_1 = add nsw i32 %e_2, 2

]]></Node>
<StgValue><ssdm name="e_1_2_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="607" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_2_1 = add nsw i32 %l_1_2, 2

]]></Node>
<StgValue><ssdm name="l_2_2_1"/></StgValue>
</operation>

<operation id="608" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_2_2 = icmp slt i32 %e_1_2_1, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_2_2"/></StgValue>
</operation>

<operation id="609" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_2_2, label %28, label %.loopexit.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex47 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_2_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex47"/></StgValue>
</operation>

<operation id="611" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex48 = zext i30 %newIndex47 to i64

]]></Node>
<StgValue><ssdm name="newIndex48"/></StgValue>
</operation>

<operation id="612" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_2_addr_11 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex48

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_11"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_10 = load i8* %inp1_buf_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_10"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_3_addr_11 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex48

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_11"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_10 = load i8* %inp1_buf_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_10"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_0_addr_11 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex48

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_11"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_10 = load i8* %inp1_buf_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_10"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_1_addr_11 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex48

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_11"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_10 = load i8* %inp1_buf_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="620" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_2_2 = sext i32 %l_2_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="621" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_10 = load i8* %inp1_buf_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_10"/></StgValue>
</operation>

<operation id="622" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_10 = load i8* %inp1_buf_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_10"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_10 = load i8* %inp1_buf_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_10"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_10 = load i8* %inp1_buf_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_10"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_10, i8 %inp1_buf_3_load_10, i8 %inp1_buf_0_load_10, i8 %inp1_buf_1_load_10, i2 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_2_2 = add nsw i32 %e_1_2_1, %diff_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_44 = trunc i32 %tmp_11_2_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex49 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex49"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex50 = zext i30 %newIndex49 to i64

]]></Node>
<StgValue><ssdm name="newIndex50"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_10 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex50

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_10"/></StgValue>
</operation>

<operation id="631" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_10 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex50

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_10"/></StgValue>
</operation>

<operation id="632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_10 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex50

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_10"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_10 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex50

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_10"/></StgValue>
</operation>

<operation id="634" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_44, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch38:0  store i8 %tmp_19, i8* %out1_buf_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch37:0  store i8 %tmp_19, i8* %out1_buf_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch36:0  store i8 %tmp_19, i8* %out1_buf_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch39:0  store i8 %tmp_19, i8* %out1_buf_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_13 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="index_addr_13"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_2_2, i32* %index_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_2_2 = add nsw i32 %e_2, 3

]]></Node>
<StgValue><ssdm name="e_1_2_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="646" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_2_2 = add nsw i32 %l_1_2, 3

]]></Node>
<StgValue><ssdm name="l_2_2_2"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_2_3 = icmp slt i32 %e_1_2_2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_2_3, label %30, label %.loopexit.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex51 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_2_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex51"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex52 = zext i30 %newIndex51 to i64

]]></Node>
<StgValue><ssdm name="newIndex52"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_3_addr_12 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex52

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_12"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_11 = load i8* %inp1_buf_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_11"/></StgValue>
</operation>

<operation id="653" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_0_addr_12 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex52

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_12"/></StgValue>
</operation>

<operation id="654" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_11 = load i8* %inp1_buf_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_11"/></StgValue>
</operation>

<operation id="655" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_1_addr_12 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex52

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_12"/></StgValue>
</operation>

<operation id="656" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_11 = load i8* %inp1_buf_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_11"/></StgValue>
</operation>

<operation id="657" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_2_addr_12 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex52

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_12"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="or_cond3_20" val="1"/>
<literal name="tmp_4_2_1" val="1"/>
<literal name="tmp_4_2_2" val="1"/>
<literal name="tmp_4_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_11 = load i8* %inp1_buf_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_11"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="or_cond3_20" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.2:1  %k_1_2 = add nsw i32 %k, 3

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="or_cond3_20" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.2:2  %tmp_6_3 = icmp slt i32 %k_1_2, %height_read

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="661" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_2_3 = sext i32 %l_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>

<operation id="662" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_11 = load i8* %inp1_buf_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_11"/></StgValue>
</operation>

<operation id="663" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_11 = load i8* %inp1_buf_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_11"/></StgValue>
</operation>

<operation id="664" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_11 = load i8* %inp1_buf_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_11"/></StgValue>
</operation>

<operation id="665" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_11 = load i8* %inp1_buf_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_11"/></StgValue>
</operation>

<operation id="666" st_id="44" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_11, i8 %inp1_buf_0_load_11, i8 %inp1_buf_1_load_11, i8 %inp1_buf_2_load_11, i2 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="667" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_2_3 = add nsw i32 %e_1_2_2, %diff_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="668" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_45 = trunc i32 %tmp_11_2_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="669" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex53 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex53"/></StgValue>
</operation>

<operation id="670" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex54 = zext i30 %newIndex53 to i64

]]></Node>
<StgValue><ssdm name="newIndex54"/></StgValue>
</operation>

<operation id="671" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_11 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex54

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_11"/></StgValue>
</operation>

<operation id="672" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_11 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex54

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_11"/></StgValue>
</operation>

<operation id="673" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_11 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex54

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_11"/></StgValue>
</operation>

<operation id="674" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_11 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex54

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_11"/></StgValue>
</operation>

<operation id="675" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_45, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_45" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch34:0  store i8 %tmp_20, i8* %out1_buf_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_45" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch33:0  store i8 %tmp_20, i8* %out1_buf_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch32:0  store i8 %tmp_20, i8* %out1_buf_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_45" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch35:0  store i8 %tmp_20, i8* %out1_buf_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_45" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_14 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2_3

]]></Node>
<StgValue><ssdm name="index_addr_14"/></StgValue>
</operation>

<operation id="685" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_2_3, i32* %index_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_2_3 = add nsw i32 %l_1_2, 4

]]></Node>
<StgValue><ssdm name="l_2_2_3"/></StgValue>
</operation>

<operation id="687" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_2_3 = add nsw i32 %e_2, 4

]]></Node>
<StgValue><ssdm name="e_1_2_3"/></StgValue>
</operation>

<operation id="688" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="689" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.2:0  %l_1_lcssa_2 = phi i32 [ %l_1_2, %23 ], [ %l_2_2, %25 ], [ %l_2_2_1, %27 ], [ %l_2_2_2, %29 ]

]]></Node>
<StgValue><ssdm name="l_1_lcssa_2"/></StgValue>
</operation>

<operation id="690" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.2:3  br i1 %tmp_6_3, label %42, label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="45" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff_3 = mul nsw i32 %k_1_2, %width_read

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="692" st_id="46" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %diff_3 = mul nsw i32 %k_1_2, %width_read

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="693" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="694" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %l_1_3 = phi i32 [ %l_1_lcssa_2, %42 ], [ %l_2_3_3, %41 ]

]]></Node>
<StgValue><ssdm name="l_1_3"/></StgValue>
</operation>

<operation id="695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %e_3 = phi i32 [ %hoffs_read, %42 ], [ %e_1_3_3, %41 ]

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>

<operation id="696" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_8_3 = icmp slt i32 %e_3, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="697" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4_3 = icmp slt i32 %e_3, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="698" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond4 = and i1 %tmp_8_3, %tmp_4_3

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="699" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond4, label %34, label %.loopexit.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex46 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex46"/></StgValue>
</operation>

<operation id="701" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="30">
<![CDATA[
:3  %newIndex55 = zext i30 %newIndex46 to i64

]]></Node>
<StgValue><ssdm name="newIndex55"/></StgValue>
</operation>

<operation id="702" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %inp1_buf_0_addr_13 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_13"/></StgValue>
</operation>

<operation id="703" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load_12 = load i8* %inp1_buf_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_12"/></StgValue>
</operation>

<operation id="704" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inp1_buf_1_addr_13 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_13"/></StgValue>
</operation>

<operation id="705" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load_12 = load i8* %inp1_buf_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_12"/></StgValue>
</operation>

<operation id="706" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inp1_buf_2_addr_13 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_13"/></StgValue>
</operation>

<operation id="707" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load_12 = load i8* %inp1_buf_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_12"/></StgValue>
</operation>

<operation id="708" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %inp1_buf_3_addr_13 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex55

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_13"/></StgValue>
</operation>

<operation id="709" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load_12 = load i8* %inp1_buf_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_12"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="710" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_3 = sext i32 %l_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="711" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="2" op_0_bw="32">
<![CDATA[
:1  %tmp_53 = trunc i32 %l_1_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="712" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="4">
<![CDATA[
:5  %inp1_buf_0_load_12 = load i8* %inp1_buf_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_12"/></StgValue>
</operation>

<operation id="713" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="4">
<![CDATA[
:7  %inp1_buf_1_load_12 = load i8* %inp1_buf_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_12"/></StgValue>
</operation>

<operation id="714" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="4">
<![CDATA[
:9  %inp1_buf_2_load_12 = load i8* %inp1_buf_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_12"/></StgValue>
</operation>

<operation id="715" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="4">
<![CDATA[
:11  %inp1_buf_3_load_12 = load i8* %inp1_buf_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_12"/></StgValue>
</operation>

<operation id="716" st_id="48" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:12  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load_12, i8 %inp1_buf_1_load_12, i8 %inp1_buf_2_load_12, i8 %inp1_buf_3_load_12, i2 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="717" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_11_3 = add nsw i32 %e_3, %diff_3

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="718" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="2" op_0_bw="32">
<![CDATA[
:14  %tmp_54 = trunc i32 %tmp_11_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="719" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %newIndex56 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex56"/></StgValue>
</operation>

<operation id="720" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="30">
<![CDATA[
:16  %newIndex57 = zext i30 %newIndex56 to i64

]]></Node>
<StgValue><ssdm name="newIndex57"/></StgValue>
</operation>

<operation id="721" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_0_addr_12 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_12"/></StgValue>
</operation>

<operation id="722" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_1_addr_12 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_12"/></StgValue>
</operation>

<operation id="723" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_2_addr_12 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_12"/></StgValue>
</operation>

<operation id="724" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %out1_buf_3_addr_12 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex57

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_12"/></StgValue>
</operation>

<operation id="725" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:21  switch i2 %tmp_54, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_54" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch30:0  store i8 %tmp_23, i8* %out1_buf_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_54" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch29:0  store i8 %tmp_23, i8* %out1_buf_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch28:0  store i8 %tmp_23, i8* %out1_buf_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_54" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch31:0  store i8 %tmp_23, i8* %out1_buf_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_54" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_16 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3

]]></Node>
<StgValue><ssdm name="index_addr_16"/></StgValue>
</operation>

<operation id="735" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_3, i32* %index_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_3 = add nsw i32 %e_3, 1

]]></Node>
<StgValue><ssdm name="e_1_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="737" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_3 = add nsw i32 %l_1_3, 1

]]></Node>
<StgValue><ssdm name="l_2_3"/></StgValue>
</operation>

<operation id="738" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_3_1 = icmp slt i32 %e_1_3, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="739" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_3_1, label %36, label %.loopexit.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex39 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex39"/></StgValue>
</operation>

<operation id="741" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex62 = zext i30 %newIndex39 to i64

]]></Node>
<StgValue><ssdm name="newIndex62"/></StgValue>
</operation>

<operation id="742" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_1_addr_14 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex62

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_14"/></StgValue>
</operation>

<operation id="743" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_13 = load i8* %inp1_buf_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_13"/></StgValue>
</operation>

<operation id="744" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_2_addr_14 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex62

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_14"/></StgValue>
</operation>

<operation id="745" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_13 = load i8* %inp1_buf_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_13"/></StgValue>
</operation>

<operation id="746" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_3_addr_14 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex62

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_14"/></StgValue>
</operation>

<operation id="747" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_13 = load i8* %inp1_buf_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_13"/></StgValue>
</operation>

<operation id="748" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_0_addr_14 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex62

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_14"/></StgValue>
</operation>

<operation id="749" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_4_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_13 = load i8* %inp1_buf_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="750" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_3_1 = sext i32 %l_2_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="751" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_1_load_13 = load i8* %inp1_buf_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_13"/></StgValue>
</operation>

<operation id="752" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_2_load_13 = load i8* %inp1_buf_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_13"/></StgValue>
</operation>

<operation id="753" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_3_load_13 = load i8* %inp1_buf_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_13"/></StgValue>
</operation>

<operation id="754" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_0_load_13 = load i8* %inp1_buf_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_13"/></StgValue>
</operation>

<operation id="755" st_id="50" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_13, i8 %inp1_buf_2_load_13, i8 %inp1_buf_3_load_13, i8 %inp1_buf_0_load_13, i2 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="756" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_3_1 = add nsw i32 %e_1_3, %diff_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="757" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_59 = trunc i32 %tmp_11_3_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="758" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex63 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex63"/></StgValue>
</operation>

<operation id="759" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex64 = zext i30 %newIndex63 to i64

]]></Node>
<StgValue><ssdm name="newIndex64"/></StgValue>
</operation>

<operation id="760" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_15 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex64

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_15"/></StgValue>
</operation>

<operation id="761" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_15 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex64

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_15"/></StgValue>
</operation>

<operation id="762" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_15 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex64

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_15"/></StgValue>
</operation>

<operation id="763" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_15 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex64

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_15"/></StgValue>
</operation>

<operation id="764" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_59, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch26:0  store i8 %tmp_24, i8* %out1_buf_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch25:0  store i8 %tmp_24, i8* %out1_buf_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch24:0  store i8 %tmp_24, i8* %out1_buf_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch27:0  store i8 %tmp_24, i8* %out1_buf_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_17 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="index_addr_17"/></StgValue>
</operation>

<operation id="774" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_3_1, i32* %index_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_3_1 = add nsw i32 %e_3, 2

]]></Node>
<StgValue><ssdm name="e_1_3_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="776" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_3_1 = add nsw i32 %l_1_3, 2

]]></Node>
<StgValue><ssdm name="l_2_3_1"/></StgValue>
</operation>

<operation id="777" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_3_2 = icmp slt i32 %e_1_3_1, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="778" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_3_2, label %38, label %.loopexit.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_3_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="780" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex67 = zext i30 %newIndex32 to i64

]]></Node>
<StgValue><ssdm name="newIndex67"/></StgValue>
</operation>

<operation id="781" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_2_addr_15 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex67

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_15"/></StgValue>
</operation>

<operation id="782" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_14 = load i8* %inp1_buf_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_14"/></StgValue>
</operation>

<operation id="783" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_3_addr_15 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex67

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_15"/></StgValue>
</operation>

<operation id="784" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_14 = load i8* %inp1_buf_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_14"/></StgValue>
</operation>

<operation id="785" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_0_addr_15 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex67

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_15"/></StgValue>
</operation>

<operation id="786" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_14 = load i8* %inp1_buf_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_14"/></StgValue>
</operation>

<operation id="787" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_1_addr_15 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex67

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_15"/></StgValue>
</operation>

<operation id="788" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_14 = load i8* %inp1_buf_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_14"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="789" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_3_2 = sext i32 %l_2_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>

<operation id="790" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_2_load_14 = load i8* %inp1_buf_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_14"/></StgValue>
</operation>

<operation id="791" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_3_load_14 = load i8* %inp1_buf_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_14"/></StgValue>
</operation>

<operation id="792" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_0_load_14 = load i8* %inp1_buf_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_14"/></StgValue>
</operation>

<operation id="793" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_1_load_14 = load i8* %inp1_buf_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_14"/></StgValue>
</operation>

<operation id="794" st_id="52" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_14, i8 %inp1_buf_3_load_14, i8 %inp1_buf_0_load_14, i8 %inp1_buf_1_load_14, i2 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="795" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_3_2 = add nsw i32 %e_1_3_1, %diff_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="796" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_60 = trunc i32 %tmp_11_3_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="797" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex68 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex68"/></StgValue>
</operation>

<operation id="798" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex69 = zext i30 %newIndex68 to i64

]]></Node>
<StgValue><ssdm name="newIndex69"/></StgValue>
</operation>

<operation id="799" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_17 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex69

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_17"/></StgValue>
</operation>

<operation id="800" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_17 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex69

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_17"/></StgValue>
</operation>

<operation id="801" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_17 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex69

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_17"/></StgValue>
</operation>

<operation id="802" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_17 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex69

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_17"/></StgValue>
</operation>

<operation id="803" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_60, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch22:0  store i8 %tmp_25, i8* %out1_buf_2_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch21:0  store i8 %tmp_25, i8* %out1_buf_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch20:0  store i8 %tmp_25, i8* %out1_buf_0_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch23:0  store i8 %tmp_25, i8* %out1_buf_3_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_18 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="index_addr_18"/></StgValue>
</operation>

<operation id="813" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_3_2, i32* %index_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_3_2 = add nsw i32 %e_3, 3

]]></Node>
<StgValue><ssdm name="e_1_3_2"/></StgValue>
</operation>

<operation id="815" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_3_3 = icmp slt i32 %e_1_3_2, %width_read

]]></Node>
<StgValue><ssdm name="tmp_4_3_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="816" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_3_2 = add nsw i32 %l_1_3, 3

]]></Node>
<StgValue><ssdm name="l_2_3_2"/></StgValue>
</operation>

<operation id="817" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4_3_3, label %40, label %.loopexit.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_3_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="819" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="30">
<![CDATA[
:2  %newIndex27 = zext i30 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="820" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inp1_buf_3_addr_16 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex27

]]></Node>
<StgValue><ssdm name="inp1_buf_3_addr_16"/></StgValue>
</operation>

<operation id="821" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_15 = load i8* %inp1_buf_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_15"/></StgValue>
</operation>

<operation id="822" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inp1_buf_0_addr_16 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex27

]]></Node>
<StgValue><ssdm name="inp1_buf_0_addr_16"/></StgValue>
</operation>

<operation id="823" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_15 = load i8* %inp1_buf_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_15"/></StgValue>
</operation>

<operation id="824" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inp1_buf_1_addr_16 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex27

]]></Node>
<StgValue><ssdm name="inp1_buf_1_addr_16"/></StgValue>
</operation>

<operation id="825" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_15 = load i8* %inp1_buf_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_15"/></StgValue>
</operation>

<operation id="826" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inp1_buf_2_addr_16 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex27

]]></Node>
<StgValue><ssdm name="inp1_buf_2_addr_16"/></StgValue>
</operation>

<operation id="827" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_4_3_1" val="1"/>
<literal name="tmp_4_3_2" val="1"/>
<literal name="tmp_4_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_15 = load i8* %inp1_buf_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_15"/></StgValue>
</operation>

<operation id="828" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp><and_exp><literal name="tmp_4_3_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4_3_2" val="0"/>
</and_exp><and_exp><literal name="tmp_4_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.3:1  %k_1_3 = add nsw i32 %k, 4

]]></Node>
<StgValue><ssdm name="k_1_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="829" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_10_3_3 = sext i32 %l_2_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_3_3"/></StgValue>
</operation>

<operation id="830" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="4">
<![CDATA[
:4  %inp1_buf_3_load_15 = load i8* %inp1_buf_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_3_load_15"/></StgValue>
</operation>

<operation id="831" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="4">
<![CDATA[
:6  %inp1_buf_0_load_15 = load i8* %inp1_buf_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_0_load_15"/></StgValue>
</operation>

<operation id="832" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="4">
<![CDATA[
:8  %inp1_buf_1_load_15 = load i8* %inp1_buf_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_1_load_15"/></StgValue>
</operation>

<operation id="833" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="4">
<![CDATA[
:10  %inp1_buf_2_load_15 = load i8* %inp1_buf_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inp1_buf_2_load_15"/></StgValue>
</operation>

<operation id="834" st_id="54" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:11  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_15, i8 %inp1_buf_0_load_15, i8 %inp1_buf_1_load_15, i8 %inp1_buf_2_load_15, i2 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="835" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11_3_3 = add nsw i32 %e_1_3_2, %diff_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="836" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_61 = trunc i32 %tmp_11_3_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="837" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %newIndex72 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex72"/></StgValue>
</operation>

<operation id="838" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="30">
<![CDATA[
:15  %newIndex73 = zext i30 %newIndex72 to i64

]]></Node>
<StgValue><ssdm name="newIndex73"/></StgValue>
</operation>

<operation id="839" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %out1_buf_0_addr_19 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex73

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_19"/></StgValue>
</operation>

<operation id="840" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out1_buf_1_addr_19 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex73

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_19"/></StgValue>
</operation>

<operation id="841" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out1_buf_2_addr_19 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex73

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_19"/></StgValue>
</operation>

<operation id="842" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out1_buf_3_addr_19 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex73

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_19"/></StgValue>
</operation>

<operation id="843" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:20  switch i2 %tmp_61, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="tmp_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch18:0  store i8 %tmp_26, i8* %out1_buf_2_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="tmp_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch17:0  store i8 %tmp_26, i8* %out1_buf_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch16:0  store i8 %tmp_26, i8* %out1_buf_0_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch19:0  store i8 %tmp_26, i8* %out1_buf_3_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %index_addr_19 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3_3

]]></Node>
<StgValue><ssdm name="index_addr_19"/></StgValue>
</operation>

<operation id="853" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %tmp_11_3_3, i32* %index_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_2_3_3 = add nsw i32 %l_1_3, 4

]]></Node>
<StgValue><ssdm name="l_2_3_3"/></StgValue>
</operation>

<operation id="855" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %e_1_3_3 = add nsw i32 %e_3, 4

]]></Node>
<StgValue><ssdm name="e_1_3_3"/></StgValue>
</operation>

<operation id="856" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="857" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.3:0  %l_1_lcssa_3 = phi i32 [ %l_1_3, %33 ], [ %l_2_3, %35 ], [ %l_2_3_1, %37 ], [ %l_2_3_2, %39 ]

]]></Node>
<StgValue><ssdm name="l_1_lcssa_3"/></StgValue>
</operation>

<operation id="858" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.3:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="859" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit1:0  %l_lcssa = phi i32 [ %l, %.preheader.0 ], [ %l_1_lcssa, %.loopexit.0 ], [ %l_1_lcssa_1, %.loopexit.1 ], [ %l_1_lcssa_2, %.loopexit.2 ]

]]></Node>
<StgValue><ssdm name="l_lcssa"/></StgValue>
</operation>

<operation id="860" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit1:1  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l_lcssa, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="861" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:2  %l_lcssa_op_op = add i32 %l_lcssa, 3

]]></Node>
<StgValue><ssdm name="l_lcssa_op_op"/></StgValue>
</operation>

<operation id="862" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit1:3  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l_lcssa_op_op, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="863" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:4  %p_neg = sub i32 -3, %l_lcssa

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="864" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:5  %p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="865" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.loopexit1:6  %p_neg_t = sub i30 0, %p_lshr

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="866" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:7  %tmp_48 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_lcssa_op_op, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="867" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.loopexit1:8  %tmp_49 = select i1 %tmp_47, i30 %p_neg_t, i30 %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="868" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.loopexit1:9  %tmp_50 = select i1 %tmp_46, i30 0, i30 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="869" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.loopexit1:10  %tmp_51 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_50, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="870" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1:11  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="871" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %m = phi i32 [ 0, %.loopexit1 ], [ %m_1_3, %_ifconv ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="872" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_52 = icmp eq i32 %m, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="873" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_52, label %44, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_22 = zext i32 %m to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="875" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %index_addr_15 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="index_addr_15"/></StgValue>
</operation>

<operation id="876" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:2  %index_load = load i32* %index_addr_15, align 16

]]></Node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="877" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %m_1_s = or i32 %m, 1

]]></Node>
<StgValue><ssdm name="m_1_s"/></StgValue>
</operation>

<operation id="878" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_9_1 = zext i32 %m_1_s to i64

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="879" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %index_addr_1 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_9_1

]]></Node>
<StgValue><ssdm name="index_addr_1"/></StgValue>
</operation>

<operation id="880" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:30  %index_load_1 = load i32* %index_addr_1, align 4

]]></Node>
<StgValue><ssdm name="index_load_1"/></StgValue>
</operation>

<operation id="881" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="882" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:2  %index_load = load i32* %index_addr_15, align 16

]]></Node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="883" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = sext i32 %index_load to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="884" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_55 = trunc i32 %index_load to i2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="885" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %newIndex58 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex58"/></StgValue>
</operation>

<operation id="886" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="30">
<![CDATA[
_ifconv:6  %newIndex59 = zext i30 %newIndex58 to i64

]]></Node>
<StgValue><ssdm name="newIndex59"/></StgValue>
</operation>

<operation id="887" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %out1_buf_0_addr_13 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex59

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_13"/></StgValue>
</operation>

<operation id="888" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %out1_buf_1_addr_13 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex59

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_13"/></StgValue>
</operation>

<operation id="889" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %out1_buf_2_addr_13 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex59

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_13"/></StgValue>
</operation>

<operation id="890" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %out1_buf_3_addr_13 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex59

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_13"/></StgValue>
</operation>

<operation id="891" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:11  %out1_buf_3_load = load i8* %out1_buf_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load"/></StgValue>
</operation>

<operation id="892" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:12  %out1_buf_0_load = load i8* %out1_buf_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load"/></StgValue>
</operation>

<operation id="893" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:13  %out1_buf_1_load = load i8* %out1_buf_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load"/></StgValue>
</operation>

<operation id="894" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:14  %out1_buf_2_load = load i8* %out1_buf_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load"/></StgValue>
</operation>

<operation id="895" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:22  %out_buf4_sum = add i64 %out_buf_read, %tmp_s

]]></Node>
<StgValue><ssdm name="out_buf4_sum"/></StgValue>
</operation>

<operation id="896" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:23  %BUS_DST_addr = getelementptr i8* %BUS_DST, i64 %out_buf4_sum

]]></Node>
<StgValue><ssdm name="BUS_DST_addr"/></StgValue>
</operation>

<operation id="897" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:30  %index_load_1 = load i32* %index_addr_1, align 4

]]></Node>
<StgValue><ssdm name="index_load_1"/></StgValue>
</operation>

<operation id="898" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_1_21 = sext i32 %index_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_21"/></StgValue>
</operation>

<operation id="899" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp_56 = trunc i32 %index_load_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="900" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33  %newIndex60 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex60"/></StgValue>
</operation>

<operation id="901" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="30">
<![CDATA[
_ifconv:34  %newIndex61 = zext i30 %newIndex60 to i64

]]></Node>
<StgValue><ssdm name="newIndex61"/></StgValue>
</operation>

<operation id="902" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35  %out1_buf_0_addr_14 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex61

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_14"/></StgValue>
</operation>

<operation id="903" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %out1_buf_1_addr_14 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex61

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_14"/></StgValue>
</operation>

<operation id="904" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37  %out1_buf_2_addr_14 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex61

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_14"/></StgValue>
</operation>

<operation id="905" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38  %out1_buf_3_addr_14 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex61

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_14"/></StgValue>
</operation>

<operation id="906" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:39  %out1_buf_3_load_1 = load i8* %out1_buf_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load_1"/></StgValue>
</operation>

<operation id="907" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:40  %out1_buf_0_load_1 = load i8* %out1_buf_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load_1"/></StgValue>
</operation>

<operation id="908" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:41  %out1_buf_1_load_1 = load i8* %out1_buf_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load_1"/></StgValue>
</operation>

<operation id="909" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:42  %out1_buf_2_load_1 = load i8* %out1_buf_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load_1"/></StgValue>
</operation>

<operation id="910" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50  %out_buf4_sum8 = add i64 %out_buf_read, %tmp_1_21

]]></Node>
<StgValue><ssdm name="out_buf4_sum8"/></StgValue>
</operation>

<operation id="911" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:51  %BUS_DST_addr_1 = getelementptr i8* %BUS_DST, i64 %out_buf4_sum8

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1"/></StgValue>
</operation>

<operation id="912" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %m_1_1 = or i32 %m, 2

]]></Node>
<StgValue><ssdm name="m_1_1"/></StgValue>
</operation>

<operation id="913" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:56  %tmp_9_2 = zext i32 %m_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="914" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:57  %index_addr_2 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_9_2

]]></Node>
<StgValue><ssdm name="index_addr_2"/></StgValue>
</operation>

<operation id="915" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:58  %index_load_2 = load i32* %index_addr_2, align 8

]]></Node>
<StgValue><ssdm name="index_load_2"/></StgValue>
</operation>

<operation id="916" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %m_1_2 = or i32 %m, 3

]]></Node>
<StgValue><ssdm name="m_1_2"/></StgValue>
</operation>

<operation id="917" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:84  %tmp_9_3 = zext i32 %m_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="918" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85  %index_addr_3 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_9_3

]]></Node>
<StgValue><ssdm name="index_addr_3"/></StgValue>
</operation>

<operation id="919" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:86  %index_load_3 = load i32* %index_addr_3, align 4

]]></Node>
<StgValue><ssdm name="index_load_3"/></StgValue>
</operation>

<operation id="920" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:111  %m_1_3 = add nsw i32 4, %m

]]></Node>
<StgValue><ssdm name="m_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="921" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:11  %out1_buf_3_load = load i8* %out1_buf_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load"/></StgValue>
</operation>

<operation id="922" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:12  %out1_buf_0_load = load i8* %out1_buf_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load"/></StgValue>
</operation>

<operation id="923" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:13  %out1_buf_1_load = load i8* %out1_buf_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load"/></StgValue>
</operation>

<operation id="924" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:14  %out1_buf_2_load = load i8* %out1_buf_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load"/></StgValue>
</operation>

<operation id="925" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:15  %sel_tmp = icmp eq i2 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="926" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:16  %sel_tmp2 = icmp eq i2 %tmp_55, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="927" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:17  %sel_tmp4 = icmp eq i2 %tmp_55, -2

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="928" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:18  %newSel = select i1 %sel_tmp4, i8 %out1_buf_2_load, i8 %out1_buf_1_load

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="929" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond = or i1 %sel_tmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="930" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:20  %newSel1 = select i1 %sel_tmp, i8 %out1_buf_0_load, i8 %out1_buf_3_load

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="931" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:21  %newSel2 = select i1 %or_cond, i8 %newSel, i8 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="932" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:24  %BUS_DST_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_req"/></StgValue>
</operation>

<operation id="933" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:39  %out1_buf_3_load_1 = load i8* %out1_buf_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load_1"/></StgValue>
</operation>

<operation id="934" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:40  %out1_buf_0_load_1 = load i8* %out1_buf_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load_1"/></StgValue>
</operation>

<operation id="935" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:41  %out1_buf_1_load_1 = load i8* %out1_buf_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load_1"/></StgValue>
</operation>

<operation id="936" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:42  %out1_buf_2_load_1 = load i8* %out1_buf_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load_1"/></StgValue>
</operation>

<operation id="937" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:43  %sel_tmp6 = icmp eq i2 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="938" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:44  %sel_tmp8 = icmp eq i2 %tmp_56, 1

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="939" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:45  %sel_tmp1 = icmp eq i2 %tmp_56, -2

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="940" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:46  %newSel3 = select i1 %sel_tmp1, i8 %out1_buf_2_load_1, i8 %out1_buf_1_load_1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="941" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %or_cond1 = or i1 %sel_tmp1, %sel_tmp8

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="942" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:48  %newSel4 = select i1 %sel_tmp6, i8 %out1_buf_0_load_1, i8 %out1_buf_3_load_1

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="943" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:49  %newSel5 = select i1 %or_cond1, i8 %newSel3, i8 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="944" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:58  %index_load_2 = load i32* %index_addr_2, align 8

]]></Node>
<StgValue><ssdm name="index_load_2"/></StgValue>
</operation>

<operation id="945" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:59  %tmp_2_22 = sext i32 %index_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="946" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:60  %tmp_57 = trunc i32 %index_load_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="947" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61  %newIndex65 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex65"/></StgValue>
</operation>

<operation id="948" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="30">
<![CDATA[
_ifconv:62  %newIndex66 = zext i30 %newIndex65 to i64

]]></Node>
<StgValue><ssdm name="newIndex66"/></StgValue>
</operation>

<operation id="949" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:63  %out1_buf_0_addr_16 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex66

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_16"/></StgValue>
</operation>

<operation id="950" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64  %out1_buf_1_addr_16 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex66

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_16"/></StgValue>
</operation>

<operation id="951" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:65  %out1_buf_2_addr_16 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex66

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_16"/></StgValue>
</operation>

<operation id="952" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:66  %out1_buf_3_addr_16 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex66

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_16"/></StgValue>
</operation>

<operation id="953" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:67  %out1_buf_3_load_2 = load i8* %out1_buf_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load_2"/></StgValue>
</operation>

<operation id="954" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:68  %out1_buf_0_load_2 = load i8* %out1_buf_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load_2"/></StgValue>
</operation>

<operation id="955" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:69  %out1_buf_1_load_2 = load i8* %out1_buf_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load_2"/></StgValue>
</operation>

<operation id="956" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:70  %out1_buf_2_load_2 = load i8* %out1_buf_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load_2"/></StgValue>
</operation>

<operation id="957" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:78  %out_buf4_sum9 = add i64 %out_buf_read, %tmp_2_22

]]></Node>
<StgValue><ssdm name="out_buf4_sum9"/></StgValue>
</operation>

<operation id="958" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:79  %BUS_DST_addr_2 = getelementptr i8* %BUS_DST, i64 %out_buf4_sum9

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2"/></StgValue>
</operation>

<operation id="959" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:86  %index_load_3 = load i32* %index_addr_3, align 4

]]></Node>
<StgValue><ssdm name="index_load_3"/></StgValue>
</operation>

<operation id="960" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87  %tmp_3_23 = sext i32 %index_load_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>

<operation id="961" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:88  %tmp_58 = trunc i32 %index_load_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="962" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89  %newIndex70 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load_3, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex70"/></StgValue>
</operation>

<operation id="963" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="30">
<![CDATA[
_ifconv:90  %newIndex71 = zext i30 %newIndex70 to i64

]]></Node>
<StgValue><ssdm name="newIndex71"/></StgValue>
</operation>

<operation id="964" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91  %out1_buf_0_addr_18 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex71

]]></Node>
<StgValue><ssdm name="out1_buf_0_addr_18"/></StgValue>
</operation>

<operation id="965" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:92  %out1_buf_1_addr_18 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex71

]]></Node>
<StgValue><ssdm name="out1_buf_1_addr_18"/></StgValue>
</operation>

<operation id="966" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:93  %out1_buf_2_addr_18 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex71

]]></Node>
<StgValue><ssdm name="out1_buf_2_addr_18"/></StgValue>
</operation>

<operation id="967" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:94  %out1_buf_3_addr_18 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex71

]]></Node>
<StgValue><ssdm name="out1_buf_3_addr_18"/></StgValue>
</operation>

<operation id="968" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:95  %out1_buf_3_load_3 = load i8* %out1_buf_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load_3"/></StgValue>
</operation>

<operation id="969" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:96  %out1_buf_0_load_3 = load i8* %out1_buf_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load_3"/></StgValue>
</operation>

<operation id="970" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:97  %out1_buf_1_load_3 = load i8* %out1_buf_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load_3"/></StgValue>
</operation>

<operation id="971" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:98  %out1_buf_2_load_3 = load i8* %out1_buf_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load_3"/></StgValue>
</operation>

<operation id="972" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:106  %out_buf4_sum1 = add i64 %out_buf_read, %tmp_3_23

]]></Node>
<StgValue><ssdm name="out_buf4_sum1"/></StgValue>
</operation>

<operation id="973" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:107  %BUS_DST_addr_3 = getelementptr i8* %BUS_DST, i64 %out_buf4_sum1

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="974" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
_ifconv:25  call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr, i8 %newSel2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:52  %BUS_DST_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1_req"/></StgValue>
</operation>

<operation id="976" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:67  %out1_buf_3_load_2 = load i8* %out1_buf_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load_2"/></StgValue>
</operation>

<operation id="977" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:68  %out1_buf_0_load_2 = load i8* %out1_buf_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load_2"/></StgValue>
</operation>

<operation id="978" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:69  %out1_buf_1_load_2 = load i8* %out1_buf_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load_2"/></StgValue>
</operation>

<operation id="979" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:70  %out1_buf_2_load_2 = load i8* %out1_buf_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load_2"/></StgValue>
</operation>

<operation id="980" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:71  %sel_tmp3 = icmp eq i2 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="981" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:72  %sel_tmp5 = icmp eq i2 %tmp_57, 1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="982" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:73  %sel_tmp7 = icmp eq i2 %tmp_57, -2

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="983" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:74  %newSel6 = select i1 %sel_tmp7, i8 %out1_buf_2_load_2, i8 %out1_buf_1_load_2

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="984" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %or_cond2 = or i1 %sel_tmp7, %sel_tmp5

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="985" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:76  %newSel7 = select i1 %sel_tmp3, i8 %out1_buf_0_load_2, i8 %out1_buf_3_load_2

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="986" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:77  %newSel8 = select i1 %or_cond2, i8 %newSel6, i8 %newSel7

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="987" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:95  %out1_buf_3_load_3 = load i8* %out1_buf_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_3_load_3"/></StgValue>
</operation>

<operation id="988" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:96  %out1_buf_0_load_3 = load i8* %out1_buf_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_0_load_3"/></StgValue>
</operation>

<operation id="989" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:97  %out1_buf_1_load_3 = load i8* %out1_buf_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_1_load_3"/></StgValue>
</operation>

<operation id="990" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:98  %out1_buf_2_load_3 = load i8* %out1_buf_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="out1_buf_2_load_3"/></StgValue>
</operation>

<operation id="991" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:99  %sel_tmp9 = icmp eq i2 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="992" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:100  %sel_tmp10 = icmp eq i2 %tmp_58, 1

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="993" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:101  %sel_tmp11 = icmp eq i2 %tmp_58, -2

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="994" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:102  %newSel9 = select i1 %sel_tmp11, i8 %out1_buf_2_load_3, i8 %out1_buf_1_load_3

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="995" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %or_cond3 = or i1 %sel_tmp11, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="996" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:104  %newSel10 = select i1 %sel_tmp9, i8 %out1_buf_0_load_3, i8 %out1_buf_3_load_3

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="997" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:105  %newSel11 = select i1 %or_cond3, i8 %newSel9, i8 %newSel10

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="998" st_id="61" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:26  %BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_resp"/></StgValue>
</operation>

<operation id="999" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
_ifconv:53  call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr_1, i8 %newSel5, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:80  %BUS_DST_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1001" st_id="62" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:26  %BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_resp"/></StgValue>
</operation>

<operation id="1002" st_id="62" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:54  %BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1_resp"/></StgValue>
</operation>

<operation id="1003" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
_ifconv:81  call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr_2, i8 %newSel8, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:108  %BUS_DST_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1005" st_id="63" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:26  %BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_resp"/></StgValue>
</operation>

<operation id="1006" st_id="63" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:54  %BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1_resp"/></StgValue>
</operation>

<operation id="1007" st_id="63" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:82  %BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2_resp"/></StgValue>
</operation>

<operation id="1008" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
_ifconv:109  call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr_3, i8 %newSel11, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1009" st_id="64" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:26  %BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_resp"/></StgValue>
</operation>

<operation id="1010" st_id="64" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:54  %BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1_resp"/></StgValue>
</operation>

<operation id="1011" st_id="64" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:82  %BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2_resp"/></StgValue>
</operation>

<operation id="1012" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:110  %BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1013" st_id="65" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:26  %BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_resp"/></StgValue>
</operation>

<operation id="1014" st_id="65" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:54  %BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1_resp"/></StgValue>
</operation>

<operation id="1015" st_id="65" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:82  %BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2_resp"/></StgValue>
</operation>

<operation id="1016" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:110  %BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1017" st_id="66" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:54  %BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_1_resp"/></StgValue>
</operation>

<operation id="1018" st_id="66" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:82  %BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2_resp"/></StgValue>
</operation>

<operation id="1019" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:110  %BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1020" st_id="67" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:82  %BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_2_resp"/></StgValue>
</operation>

<operation id="1021" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:110  %BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1022" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
_ifconv:110  %BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)

]]></Node>
<StgValue><ssdm name="BUS_DST_addr_3_resp"/></StgValue>
</operation>

<operation id="1023" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:112  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
