{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550341552007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550341552014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 03:25:51 2019 " "Processing started: Sun Feb 17 03:25:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550341552014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341552014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Base -c Base " "Command: quartus_map --read_settings_files=on --write_settings_files=off Base -c Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341552014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550341552560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550341552560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341561884 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "base.v(72) " "Verilog HDL warning at base.v(72): extended using \"x\" or \"z\"" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1550341561937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "base.v 12 12 " "Using design file base.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "2 sl2 " "Found entity 2: sl2" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "3 signext " "Found entity 3: signext" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu " "Found entity 7: alu" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "8 aludec " "Found entity 8: aludec" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "9 maindec " "Found entity 9: maindec" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "10 controller " "Found entity 10: controller" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath " "Found entity 11: datapath" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""} { "Info" "ISGN_ENTITY_NAME" "12 Base " "Found entity 12: Base" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341561938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1550341561938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Base " "Elaborating entity \"Base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550341561940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "base.v" "c" { Text "E:/fpga/Mysource/Base/base.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341561953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "base.v" "md" { Text "E:/fpga/Mysource/Base/base.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341561963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "base.v" "ad" { Text "E:/fpga/Mysource/Base/base.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341561974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "base.v" "dp" { Text "E:/fpga/Mysource/Base/base.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341561983 ""}
{ "Error" "EVRFX_VERI_PARAM_NOT_EXPECTED" "flopr base.v(168) " "Verilog HDL Module Instantiation error at base.v(168): cannot override parameters -- module \"flopr\" does not expect any parameters" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 168 0 0 } }  } 0 10111 "Verilog HDL Module Instantiation error at %2!s!: cannot override parameters -- module \"%1!s!\" does not expect any parameters" 0 0 "Analysis & Synthesis" 0 -1 1550341561983 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:dp " "Can't elaborate user hierarchy \"datapath:dp\"" {  } { { "base.v" "dp" { Text "E:/fpga/Mysource/Base/base.v" 222 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341561984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga/Mysource/Base/output_files/Base.map.smsg " "Generated suppressed messages file E:/fpga/Mysource/Base/output_files/Base.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341562005 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550341562066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 17 03:26:02 2019 " "Processing ended: Sun Feb 17 03:26:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550341562066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550341562066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550341562066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341562066 ""}
