ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.spi_i2s_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	spi_i2s_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	spi_i2s_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_spi.c"
   1:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \file    gd32f4xx_spi.c
   3:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief   SPI driver
   4:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F4xx/Source/gd32f4xx_spi.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F4xx/Source/gd32f4xx_spi.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F4xx/Source/gd32f4xx_spi.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F4xx/Source/gd32f4xx_spi.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F4xx/Source/gd32f4xx_spi.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F4xx/Source/gd32f4xx_spi.c ****        specific prior written permission.
  25:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  26:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F4xx/Source/gd32f4xx_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F4xx/Source/gd32f4xx_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F4xx/Source/gd32f4xx_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F4xx/Source/gd32f4xx_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 2


  31:lib/GD32F4xx/Source/gd32f4xx_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F4xx/Source/gd32f4xx_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F4xx/Source/gd32f4xx_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F4xx/Source/gd32f4xx_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F4xx/Source/gd32f4xx_spi.c **** OF SUCH DAMAGE.
  36:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
  37:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  38:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  39:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #include "gd32f4xx_spi.h"
  40:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #include "gd32f4xx_rcu.h"
  41:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  42:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /* SPI/I2S parameter initialization mask */
  43:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  44:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  45:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #define I2S_FULL_DUPLEX_MASK            ((uint32_t)0x00000480U)  /*!< I2S full duples mode configur
  46:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  47:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /* default value */
  48:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #define SPI_I2SPSC_DEFAULT_VALUE        ((uint32_t)0x00000002U)  /*!< default value of SPI_I2SPSC r
  49:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  50:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
  51:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      deinitialize SPI and I2S
  52:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5),include I2S1_ADD and I2S2_ADD
  53:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
  54:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
  55:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
  56:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  57:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
  29              		.loc 1 57 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  58:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     switch(spi_periph) {
  33              		.loc 1 58 5 view .LVU1
  57:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     switch(spi_periph) {
  34              		.loc 1 57 1 is_stmt 0 view .LVU2
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 58 5 view .LVU3
  41 0002 2A4B     		ldr	r3, .L13
  42 0004 9842     		cmp	r0, r3
  43 0006 31D0     		beq	.L2
  44 0008 11D8     		bhi	.L3
  45 000a A3F57843 		sub	r3, r3, #63488
  46 000e 9842     		cmp	r0, r3
  47 0010 36D0     		beq	.L4
  48 0012 03F57443 		add	r3, r3, #62464
  49 0016 9842     		cmp	r0, r3
  50 0018 1AD1     		bne	.L12
  59:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI0:
  60:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* reset SPI0 */
  61:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  51              		.loc 1 61 9 is_stmt 1 view .LVU4
  52 001a 40F60C10 		movw	r0, #2316
  53              	.LVL1:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 3


  54              		.loc 1 61 9 is_stmt 0 view .LVU5
  55 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  56              	.LVL2:
  62:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  57              		.loc 1 62 9 is_stmt 1 view .LVU6
  63:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  64:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI1:
  65:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* reset SPI1,I2S1 and I2S1_ADD */
  66:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  67:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  68:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  69:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI2:
  70:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* reset SPI2,I2S2 and I2S2_ADD */
  71:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  72:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  73:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  74:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI3:
  75:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* reset SPI3 */
  76:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI3RST);
  77:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI3RST);
  78:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  79:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI4:
  80:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* reset SPI4 */
  81:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI4RST);
  82:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI4RST);
  83:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  84:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI5:
  85:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* reset SPI5 */
  86:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI5RST);
  87:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI5RST);
  88:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  89:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default :
  90:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  91:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
  92:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
  58              		.loc 1 92 1 is_stmt 0 view .LVU7
  59 0022 BDE80840 		pop	{r3, lr}
  60              	.LCFI1:
  61              		.cfi_remember_state
  62              		.cfi_restore 14
  63              		.cfi_restore 3
  64              		.cfi_def_cfa_offset 0
  62:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  65              		.loc 1 62 9 view .LVU8
  66 0026 40F60C10 		movw	r0, #2316
  67 002a FFF7FEBF 		b	rcu_periph_reset_disable
  68              	.LVL3:
  69              	.L3:
  70              	.LCFI2:
  71              		.cfi_restore_state
  58:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI0:
  72              		.loc 1 58 5 view .LVU9
  73 002e 204B     		ldr	r3, .L13+4
  74 0030 9842     		cmp	r0, r3
  75 0032 2FD0     		beq	.L8
  76 0034 03F58063 		add	r3, r3, #1024
  77 0038 9842     		cmp	r0, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 4


  78 003a 35D1     		bne	.L1
  86:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI5RST);
  79              		.loc 1 86 9 is_stmt 1 view .LVU10
  80 003c 40F61510 		movw	r0, #2325
  81              	.LVL4:
  86:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI5RST);
  82              		.loc 1 86 9 is_stmt 0 view .LVU11
  83 0040 FFF7FEFF 		bl	rcu_periph_reset_enable
  84              	.LVL5:
  87:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  85              		.loc 1 87 9 is_stmt 1 view .LVU12
  86              		.loc 1 92 1 is_stmt 0 view .LVU13
  87 0044 BDE80840 		pop	{r3, lr}
  88              	.LCFI3:
  89              		.cfi_remember_state
  90              		.cfi_restore 14
  91              		.cfi_restore 3
  92              		.cfi_def_cfa_offset 0
  87:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
  93              		.loc 1 87 9 view .LVU14
  94 0048 40F61510 		movw	r0, #2325
  95 004c FFF7FEBF 		b	rcu_periph_reset_disable
  96              	.LVL6:
  97              	.L12:
  98              	.LCFI4:
  99              		.cfi_restore_state
  58:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI0:
 100              		.loc 1 58 5 view .LVU15
 101 0050 A3F57843 		sub	r3, r3, #63488
 102 0054 9842     		cmp	r0, r3
 103 0056 27D1     		bne	.L1
  66:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
 104              		.loc 1 66 9 is_stmt 1 view .LVU16
 105 0058 40F60E00 		movw	r0, #2062
 106              	.LVL7:
  66:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
 107              		.loc 1 66 9 is_stmt 0 view .LVU17
 108 005c FFF7FEFF 		bl	rcu_periph_reset_enable
 109              	.LVL8:
  67:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 110              		.loc 1 67 9 is_stmt 1 view .LVU18
 111              		.loc 1 92 1 is_stmt 0 view .LVU19
 112 0060 BDE80840 		pop	{r3, lr}
 113              	.LCFI5:
 114              		.cfi_remember_state
 115              		.cfi_restore 14
 116              		.cfi_restore 3
 117              		.cfi_def_cfa_offset 0
  67:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 118              		.loc 1 67 9 view .LVU20
 119 0064 40F60E00 		movw	r0, #2062
 120 0068 FFF7FEBF 		b	rcu_periph_reset_disable
 121              	.LVL9:
 122              	.L2:
 123              	.LCFI6:
 124              		.cfi_restore_state
  76:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI3RST);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 5


 125              		.loc 1 76 9 is_stmt 1 view .LVU21
 126 006c 40F60D10 		movw	r0, #2317
 127              	.LVL10:
  76:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI3RST);
 128              		.loc 1 76 9 is_stmt 0 view .LVU22
 129 0070 FFF7FEFF 		bl	rcu_periph_reset_enable
 130              	.LVL11:
  77:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 131              		.loc 1 77 9 is_stmt 1 view .LVU23
 132              		.loc 1 92 1 is_stmt 0 view .LVU24
 133 0074 BDE80840 		pop	{r3, lr}
 134              	.LCFI7:
 135              		.cfi_remember_state
 136              		.cfi_restore 14
 137              		.cfi_restore 3
 138              		.cfi_def_cfa_offset 0
  77:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 139              		.loc 1 77 9 view .LVU25
 140 0078 40F60D10 		movw	r0, #2317
 141 007c FFF7FEBF 		b	rcu_periph_reset_disable
 142              	.LVL12:
 143              	.L4:
 144              	.LCFI8:
 145              		.cfi_restore_state
  71:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
 146              		.loc 1 71 9 is_stmt 1 view .LVU26
 147 0080 40F60F00 		movw	r0, #2063
 148              	.LVL13:
  71:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
 149              		.loc 1 71 9 is_stmt 0 view .LVU27
 150 0084 FFF7FEFF 		bl	rcu_periph_reset_enable
 151              	.LVL14:
  72:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 152              		.loc 1 72 9 is_stmt 1 view .LVU28
 153              		.loc 1 92 1 is_stmt 0 view .LVU29
 154 0088 BDE80840 		pop	{r3, lr}
 155              	.LCFI9:
 156              		.cfi_remember_state
 157              		.cfi_restore 14
 158              		.cfi_restore 3
 159              		.cfi_def_cfa_offset 0
  72:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 160              		.loc 1 72 9 view .LVU30
 161 008c 40F60F00 		movw	r0, #2063
 162 0090 FFF7FEBF 		b	rcu_periph_reset_disable
 163              	.LVL15:
 164              	.L8:
 165              	.LCFI10:
 166              		.cfi_restore_state
  81:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI4RST);
 167              		.loc 1 81 9 is_stmt 1 view .LVU31
 168 0094 40F61410 		movw	r0, #2324
 169              	.LVL16:
  81:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI4RST);
 170              		.loc 1 81 9 is_stmt 0 view .LVU32
 171 0098 FFF7FEFF 		bl	rcu_periph_reset_enable
 172              	.LVL17:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 6


  82:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 173              		.loc 1 82 9 is_stmt 1 view .LVU33
 174              		.loc 1 92 1 is_stmt 0 view .LVU34
 175 009c BDE80840 		pop	{r3, lr}
 176              	.LCFI11:
 177              		.cfi_remember_state
 178              		.cfi_restore 14
 179              		.cfi_restore 3
 180              		.cfi_def_cfa_offset 0
  82:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 181              		.loc 1 82 9 view .LVU35
 182 00a0 40F61410 		movw	r0, #2324
 183 00a4 FFF7FEBF 		b	rcu_periph_reset_disable
 184              	.LVL18:
 185              	.L1:
 186              	.LCFI12:
 187              		.cfi_restore_state
 188              		.loc 1 92 1 view .LVU36
 189 00a8 08BD     		pop	{r3, pc}
 190              	.L14:
 191 00aa 00BF     		.align	2
 192              	.L13:
 193 00ac 00340140 		.word	1073820672
 194 00b0 00500140 		.word	1073827840
 195              		.cfi_endproc
 196              	.LFE116:
 198              		.section	.text.spi_struct_para_init,"ax",%progbits
 199              		.align	1
 200              		.p2align 2,,3
 201              		.global	spi_struct_para_init
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	spi_struct_para_init:
 207              	.LVL19:
 208              	.LFB117:
  93:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
  94:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
  95:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      initialize the parameters of SPI struct with default values
  96:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  none
  97:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] spi_parameter_struct: the initialized struct spi_parameter_struct pointer
  98:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
  99:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 100:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_struct_para_init(spi_parameter_struct *spi_struct)
 101:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 209              		.loc 1 101 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 102:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* configure the structure with default value */
 103:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->device_mode          = SPI_SLAVE;
 214              		.loc 1 103 5 view .LVU38
 215              		.loc 1 103 38 is_stmt 0 view .LVU39
 216 0000 0023     		movs	r3, #0
 104:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 217              		.loc 1 104 38 view .LVU40
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 7


 218 0002 C0E90033 		strd	r3, r3, [r0]
 105:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->frame_size           = SPI_FRAMESIZE_8BIT;
 219              		.loc 1 105 5 is_stmt 1 view .LVU41
 106:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->nss                  = SPI_NSS_HARD;
 220              		.loc 1 106 38 is_stmt 0 view .LVU42
 221 0006 C0E90233 		strd	r3, r3, [r0, #8]
 107:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 222              		.loc 1 107 5 is_stmt 1 view .LVU43
 108:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->prescale             = SPI_PSC_2;
 223              		.loc 1 108 38 is_stmt 0 view .LVU44
 224 000a C0E90533 		strd	r3, r3, [r0, #20]
 109:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     spi_struct->endian               = SPI_ENDIAN_MSB;
 225              		.loc 1 109 5 is_stmt 1 view .LVU45
 226              		.loc 1 109 38 is_stmt 0 view .LVU46
 227 000e 0361     		str	r3, [r0, #16]
 110:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 228              		.loc 1 110 1 view .LVU47
 229 0010 7047     		bx	lr
 230              		.cfi_endproc
 231              	.LFE117:
 233 0012 00BF     		.section	.text.spi_init,"ax",%progbits
 234              		.align	1
 235              		.p2align 2,,3
 236              		.global	spi_init
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 241              	spi_init:
 242              	.LVL20:
 243              	.LFB118:
 111:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 112:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      initialize SPI parameter
 113:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 114:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure
 115:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 and the member values are shown as below:
 116:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE.
 117:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 118:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 119:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 120:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 121:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 122:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 123:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 124:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 125:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 126:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 127:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 128:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct *spi_struct)
 129:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 244              		.loc 1 129 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 130:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U;
 249              		.loc 1 130 5 view .LVU49
 131:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg = SPI_CTL0(spi_periph);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 8


 250              		.loc 1 131 5 view .LVU50
 129:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U;
 251              		.loc 1 129 1 is_stmt 0 view .LVU51
 252 0000 10B4     		push	{r4}
 253              	.LCFI13:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 4, -4
 132:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= SPI_INIT_MASK;
 133:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 134:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI as master or slave */
 135:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->device_mode;
 136:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI transfer mode */
 137:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->trans_mode;
 138:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI frame size */
 139:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->frame_size;
 140:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI nss use hardware or software */
 141:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->nss;
 142:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI LSB or MSB */
 143:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->endian;
 144:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI polarity and phase */
 145:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 146:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI prescale to adjust transmit speed */
 147:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= spi_struct->prescale;
 256              		.loc 1 147 9 view .LVU52
 257 0002 D1E90034 		ldrd	r3, r4, [r1]
 258 0006 8A68     		ldr	r2, [r1, #8]
 259 0008 2343     		orrs	r3, r3, r4
 260 000a 1343     		orrs	r3, r3, r2
 261 000c D1E90324 		ldrd	r2, r4, [r1, #12]
 262 0010 1343     		orrs	r3, r3, r2
 263 0012 2343     		orrs	r3, r3, r4
 264 0014 D1E90541 		ldrd	r4, r1, [r1, #20]
 265              	.LVL21:
 131:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= SPI_INIT_MASK;
 266              		.loc 1 131 9 view .LVU53
 267 0018 0268     		ldr	r2, [r0]
 268              	.LVL22:
 132:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= SPI_INIT_MASK;
 269              		.loc 1 132 5 is_stmt 1 view .LVU54
 270              		.loc 1 147 9 is_stmt 0 view .LVU55
 271 001a 2343     		orrs	r3, r3, r4
 132:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= SPI_INIT_MASK;
 272              		.loc 1 132 9 view .LVU56
 273 001c 02F44152 		and	r2, r2, #12352
 274              	.LVL23:
 135:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI transfer mode */
 275              		.loc 1 135 5 is_stmt 1 view .LVU57
 137:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI frame size */
 276              		.loc 1 137 5 view .LVU58
 139:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI nss use hardware or software */
 277              		.loc 1 139 5 view .LVU59
 141:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI LSB or MSB */
 278              		.loc 1 141 5 view .LVU60
 143:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI polarity and phase */
 279              		.loc 1 143 5 view .LVU61
 145:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select SPI prescale to adjust transmit speed */
 280              		.loc 1 145 5 view .LVU62
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 9


 281              		.loc 1 147 5 view .LVU63
 282              		.loc 1 147 9 is_stmt 0 view .LVU64
 283 0020 0B43     		orrs	r3, r3, r1
 284 0022 1343     		orrs	r3, r3, r2
 285              	.LVL24:
 148:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 149:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* write to SPI_CTL0 register */
 150:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 286              		.loc 1 150 5 is_stmt 1 view .LVU65
 287              		.loc 1 150 26 is_stmt 0 view .LVU66
 288 0024 0360     		str	r3, [r0]
 151:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 152:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 289              		.loc 1 152 5 is_stmt 1 view .LVU67
 290              		.loc 1 152 28 is_stmt 0 view .LVU68
 291 0026 C369     		ldr	r3, [r0, #28]
 292              	.LVL25:
 153:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 293              		.loc 1 153 1 view .LVU69
 294 0028 10BC     		pop	{r4}
 295              	.LCFI14:
 296              		.cfi_restore 4
 297              		.cfi_def_cfa_offset 0
 152:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 298              		.loc 1 152 28 view .LVU70
 299 002a 23F40063 		bic	r3, r3, #2048
 300 002e C361     		str	r3, [r0, #28]
 301              	.LVL26:
 302              		.loc 1 153 1 view .LVU71
 303 0030 7047     		bx	lr
 304              		.cfi_endproc
 305              	.LFE118:
 307 0032 00BF     		.section	.text.spi_enable,"ax",%progbits
 308              		.align	1
 309              		.p2align 2,,3
 310              		.global	spi_enable
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	spi_enable:
 316              	.LVL27:
 317              	.LFB119:
 154:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 155:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 156:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable SPI
 157:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 158:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 159:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 160:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 161:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_enable(uint32_t spi_periph)
 162:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 318              		.loc 1 162 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 163:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 10


 323              		.loc 1 163 5 view .LVU73
 324              		.loc 1 163 26 is_stmt 0 view .LVU74
 325 0000 0368     		ldr	r3, [r0]
 326 0002 43F04003 		orr	r3, r3, #64
 327 0006 0360     		str	r3, [r0]
 164:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 328              		.loc 1 164 1 view .LVU75
 329 0008 7047     		bx	lr
 330              		.cfi_endproc
 331              	.LFE119:
 333 000a 00BF     		.section	.text.spi_disable,"ax",%progbits
 334              		.align	1
 335              		.p2align 2,,3
 336              		.global	spi_disable
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	spi_disable:
 342              	.LVL28:
 343              	.LFB120:
 165:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 166:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 167:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      disable SPI
 168:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 169:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 170:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 171:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 172:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_disable(uint32_t spi_periph)
 173:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 344              		.loc 1 173 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 174:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 349              		.loc 1 174 5 view .LVU77
 350              		.loc 1 174 26 is_stmt 0 view .LVU78
 351 0000 0368     		ldr	r3, [r0]
 352 0002 23F04003 		bic	r3, r3, #64
 353 0006 0360     		str	r3, [r0]
 175:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 354              		.loc 1 175 1 view .LVU79
 355 0008 7047     		bx	lr
 356              		.cfi_endproc
 357              	.LFE120:
 359 000a 00BF     		.section	.text.i2s_init,"ax",%progbits
 360              		.align	1
 361              		.p2align 2,,3
 362              		.global	i2s_init
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	i2s_init:
 368              	.LVL29:
 369              	.LFB121:
 176:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 177:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 11


 178:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      initialize I2S parameter
 179:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 180:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_mode: I2S operation mode
 181:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 182:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVETX : I2S slave transmit mode
 183:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVERX : I2S slave receive mode
 184:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERTX : I2S master transmit mode
 185:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERRX : I2S master receive mode
 186:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_standard: I2S standard
 187:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 188:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PHILLIPS : I2S phillips standard
 189:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_MSB : I2S MSB standard
 190:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_LSB : I2S LSB standard
 191:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMSHORT : I2S PCM short standard
 192:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMLONG : I2S PCM long standard
 193:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_ckpl: I2S idle state clock polarity
 194:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 195:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_LOW : I2S clock polarity low level
 196:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_HIGH : I2S clock polarity high level
 197:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 198:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 199:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 200:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t i2s_mode, uint32_t i2s_standard, uint32_t i2s_ckpl)
 201:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 370              		.loc 1 201 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375              		.loc 1 201 1 is_stmt 0 view .LVU81
 376 0000 10B4     		push	{r4}
 377              	.LCFI15:
 378              		.cfi_def_cfa_offset 4
 379              		.cfi_offset 4, -4
 202:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U;
 203:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 380              		.loc 1 203 9 view .LVU82
 381 0002 C469     		ldr	r4, [r0, #28]
 202:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U;
 382              		.loc 1 202 5 is_stmt 1 view .LVU83
 383              	.LVL30:
 384              		.loc 1 203 5 view .LVU84
 204:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= I2S_INIT_MASK;
 385              		.loc 1 204 5 view .LVU85
 205:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 206:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* enable I2S mode */
 207:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL;
 386              		.loc 1 207 5 view .LVU86
 208:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select I2S mode */
 209:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_mode;
 387              		.loc 1 209 5 view .LVU87
 210:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select I2S standard */
 211:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_standard;
 388              		.loc 1 211 5 view .LVU88
 204:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 389              		.loc 1 204 9 is_stmt 0 view .LVU89
 390 0004 4FF2470C 		movw	ip, #61511
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 12


 391 0008 04EA0C04 		and	r4, r4, ip
 392              	.LVL31:
 204:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 393              		.loc 1 204 9 view .LVU90
 394 000c 1C43     		orrs	r4, r4, r3
 395              	.LVL32:
 204:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 396              		.loc 1 204 9 view .LVU91
 397 000e 1443     		orrs	r4, r4, r2
 398 0010 0C43     		orrs	r4, r4, r1
 212:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select I2S polarity */
 213:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_ckpl;
 399              		.loc 1 213 5 is_stmt 1 view .LVU92
 400              		.loc 1 213 9 is_stmt 0 view .LVU93
 401 0012 44F40064 		orr	r4, r4, #2048
 402              	.LVL33:
 214:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 215:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* write to SPI_I2SCTL register */
 216:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 403              		.loc 1 216 5 is_stmt 1 view .LVU94
 404              		.loc 1 216 28 is_stmt 0 view .LVU95
 405 0016 C461     		str	r4, [r0, #28]
 217:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 406              		.loc 1 217 1 view .LVU96
 407 0018 10BC     		pop	{r4}
 408              	.LCFI16:
 409              		.cfi_restore 4
 410              		.cfi_def_cfa_offset 0
 411              	.LVL34:
 412              		.loc 1 217 1 view .LVU97
 413 001a 7047     		bx	lr
 414              		.cfi_endproc
 415              	.LFE121:
 417              		.section	.text.i2s_psc_config,"ax",%progbits
 418              		.align	1
 419              		.p2align 2,,3
 420              		.global	i2s_psc_config
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 425              	i2s_psc_config:
 426              	.LVL35:
 427              	.LFB122:
 218:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 219:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 220:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      configure I2S prescale
 221:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 222:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_audiosample: I2S audio sample rate
 223:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 224:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 225:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 226:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 227:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 228:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 229:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 230:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 231:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 13


 232:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 233:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_frameformat: I2S data length and channel length
 234:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 235:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 236:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 237:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 238:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 239:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_mckout: I2S master clock output
 240:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 241:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MCKOUT_ENABLE: I2S master clock output enable
 242:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MCKOUT_DISABLE: I2S master clock output disable
 243:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 244:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 245:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 246:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t i2s_audiosample, uint32_t i2s_frameformat, uint32
 247:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 428              		.loc 1 247 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 248:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 432              		.loc 1 248 5 view .LVU99
 249:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t clks = 0U;
 433              		.loc 1 249 5 view .LVU100
 250:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t i2sclock = 0U;
 434              		.loc 1 250 5 view .LVU101
 251:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 252:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #ifndef I2S_EXTERNAL_CLOCK_IN
 253:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t plli2sm = 0U, plli2sn = 0U, plli2sr = 0U;
 435              		.loc 1 253 5 view .LVU102
 254:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_IN */
 255:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 256:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* deinit SPI_I2SPSC register */
 257:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_DEFAULT_VALUE;
 436              		.loc 1 257 5 view .LVU103
 247:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 437              		.loc 1 247 1 is_stmt 0 view .LVU104
 438 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 439              	.LCFI17:
 440              		.cfi_def_cfa_offset 24
 441              		.cfi_offset 3, -24
 442              		.cfi_offset 4, -20
 443              		.cfi_offset 5, -16
 444              		.cfi_offset 6, -12
 445              		.cfi_offset 7, -8
 446              		.cfi_offset 14, -4
 247:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 447              		.loc 1 247 1 view .LVU105
 448 0002 0546     		mov	r5, r0
 449              		.loc 1 257 28 view .LVU106
 450 0004 0220     		movs	r0, #2
 451              	.LVL36:
 452              		.loc 1 257 28 view .LVU107
 453 0006 2862     		str	r0, [r5, #32]
 258:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 259:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #ifdef I2S_EXTERNAL_CLOCK_IN
 260:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     rcu_i2s_clock_config(RCU_I2SSRC_I2S_CKIN);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 14


 261:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 262:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* set the I2S clock to the external clock input value */
 263:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     i2sclock = I2S_EXTERNAL_CLOCK_IN;
 264:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #else
 265:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 266:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* turn on the oscillator HXTAL */
 267:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     rcu_osci_on(RCU_HXTAL);
 454              		.loc 1 267 5 is_stmt 1 view .LVU108
 455 0008 1020     		movs	r0, #16
 247:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 456              		.loc 1 247 1 is_stmt 0 view .LVU109
 457 000a 1E46     		mov	r6, r3
 458 000c 0C46     		mov	r4, r1
 459 000e 1746     		mov	r7, r2
 460              		.loc 1 267 5 view .LVU110
 461 0010 FFF7FEFF 		bl	rcu_osci_on
 462              	.LVL37:
 268:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* wait for oscillator stabilization flags is SET */
 269:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     rcu_osci_stab_wait(RCU_HXTAL);
 463              		.loc 1 269 5 is_stmt 1 view .LVU111
 464 0014 1020     		movs	r0, #16
 465 0016 FFF7FEFF 		bl	rcu_osci_stab_wait
 466              	.LVL38:
 270:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* turn on the PLLI2S */
 271:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     rcu_osci_on(RCU_PLLI2S_CK);
 467              		.loc 1 271 5 view .LVU112
 468 001a 1A20     		movs	r0, #26
 469 001c FFF7FEFF 		bl	rcu_osci_on
 470              	.LVL39:
 272:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* wait for PLLI2S flags is SET */
 273:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     rcu_osci_stab_wait(RCU_PLLI2S_CK);
 471              		.loc 1 273 5 view .LVU113
 472 0020 1A20     		movs	r0, #26
 473 0022 FFF7FEFF 		bl	rcu_osci_stab_wait
 474              	.LVL40:
 274:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* configure the I2S clock source selection */
 275:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     rcu_i2s_clock_config(RCU_I2SSRC_PLLI2S);
 475              		.loc 1 275 5 view .LVU114
 476 0026 0020     		movs	r0, #0
 477 0028 FFF7FEFF 		bl	rcu_i2s_clock_config
 478              	.LVL41:
 276:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 277:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the RCU_PLL_PLLPSC value */
 278:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     plli2sm = (uint32_t)(RCU_PLL & RCU_PLL_PLLPSC);
 479              		.loc 1 278 5 view .LVU115
 480              		.loc 1 278 26 is_stmt 0 view .LVU116
 481 002c 234B     		ldr	r3, .L33
 482 002e D3F80408 		ldr	r0, [r3, #2052]
 279:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SN value */
 280:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     plli2sn = (uint32_t)((RCU_PLLI2S & RCU_PLLI2S_PLLI2SN) >> 6);
 483              		.loc 1 280 27 view .LVU117
 484 0032 D3F88428 		ldr	r2, [r3, #2180]
 281:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SR value */
 282:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     plli2sr = (uint32_t)((RCU_PLLI2S & RCU_PLLI2S_PLLI2SR) >> 28);
 485              		.loc 1 282 27 view .LVU118
 486 0036 D3F88418 		ldr	r1, [r3, #2180]
 283:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 15


 284:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if((RCU_PLL & RCU_PLL_PLLSEL) == RCU_PLLSRC_HXTAL) {
 487              		.loc 1 284 9 view .LVU119
 488 003a D3F80438 		ldr	r3, [r3, #2052]
 489              		.loc 1 284 7 view .LVU120
 490 003e 5B02     		lsls	r3, r3, #9
 285:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* get the I2S source clock value */
 286:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         i2sclock = (uint32_t)(((HXTAL_VALUE / plli2sm) * plli2sn) / plli2sr);
 491              		.loc 1 286 45 view .LVU121
 492 0040 4CBF     		ite	mi
 493 0042 1F4B     		ldrmi	r3, .L33+4
 287:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 288:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* get the I2S source clock value */
 289:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         i2sclock = (uint32_t)(((IRC16M_VALUE / plli2sm) * plli2sn) / plli2sr);
 494              		.loc 1 289 46 view .LVU122
 495 0044 1F4B     		ldrpl	r3, .L33+8
 280:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SR value */
 496              		.loc 1 280 13 view .LVU123
 497 0046 C2F38812 		ubfx	r2, r2, #6, #9
 290:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 291:lib/GD32F4xx/Source/gd32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_IN */
 292:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 293:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* config the prescaler depending on the mclk output state, the frame format and audio sample r
 294:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(I2S_MCKOUT_ENABLE == i2s_mckout) {
 498              		.loc 1 294 7 view .LVU124
 499 004a B6F5007F 		cmp	r6, #512
 278:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SN value */
 500              		.loc 1 278 13 view .LVU125
 501 004e 00F03F00 		and	r0, r0, #63
 502              	.LVL42:
 280:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SR value */
 503              		.loc 1 280 5 is_stmt 1 view .LVU126
 282:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 504              		.loc 1 282 5 view .LVU127
 282:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 505              		.loc 1 282 13 is_stmt 0 view .LVU128
 506 0052 C1F30271 		ubfx	r1, r1, #28, #3
 507              	.LVL43:
 284:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* get the I2S source clock value */
 508              		.loc 1 284 5 is_stmt 1 view .LVU129
 286:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 509              		.loc 1 286 9 view .LVU130
 289:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 510              		.loc 1 289 9 view .LVU131
 289:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 511              		.loc 1 289 46 is_stmt 0 view .LVU132
 512 0056 B3FBF0F0 		udiv	r0, r3, r0
 513              	.LVL44:
 289:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 514              		.loc 1 289 57 view .LVU133
 515 005a 00FB02F2 		mul	r2, r0, r2
 516              	.LVL45:
 289:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 517              		.loc 1 289 18 view .LVU134
 518 005e B2FBF1F1 		udiv	r1, r2, r1
 519              	.LVL46:
 520              		.loc 1 294 5 is_stmt 1 view .LVU135
 521              		.loc 1 294 7 is_stmt 0 view .LVU136
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 16


 522 0062 24D0     		beq	.L31
 295:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 296:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 297:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == i2s_frameformat) {
 523              		.loc 1 297 9 is_stmt 1 view .LVU137
 524              		.loc 1 297 11 is_stmt 0 view .LVU138
 525 0064 E7B1     		cbz	r7, .L32
 298:lib/GD32F4xx/Source/gd32f4xx_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) * 10U) / i2s_audiosample);
 299:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         } else {
 300:lib/GD32F4xx/Source/gd32f4xx_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) * 10U) / i2s_audiosample);
 526              		.loc 1 300 13 is_stmt 1 view .LVU139
 527              		.loc 1 300 42 is_stmt 0 view .LVU140
 528 0066 8909     		lsrs	r1, r1, #6
 529              	.LVL47:
 530              		.loc 1 300 49 view .LVU141
 531 0068 01EB8101 		add	r1, r1, r1, lsl #2
 532 006c 4900     		lsls	r1, r1, #1
 533              		.loc 1 300 18 view .LVU142
 534 006e B1FBF4F1 		udiv	r1, r1, r4
 535              	.LVL48:
 536              	.L26:
 301:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         }
 302:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 303:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* remove the floating point */
 304:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     clks = (clks + 5U) / 10U;
 537              		.loc 1 304 5 is_stmt 1 view .LVU143
 538              		.loc 1 304 10 is_stmt 0 view .LVU144
 539 0072 154B     		ldr	r3, .L33+12
 540              		.loc 1 304 18 view .LVU145
 541 0074 0531     		adds	r1, r1, #5
 542              	.LVL49:
 543              		.loc 1 304 10 view .LVU146
 544 0076 A3FB0131 		umull	r3, r1, r3, r1
 545              	.LVL50:
 305:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     i2sof = (clks & 0x00000001U);
 546              		.loc 1 305 5 is_stmt 1 view .LVU147
 306:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 547              		.loc 1 306 5 view .LVU148
 548              		.loc 1 306 21 is_stmt 0 view .LVU149
 549 007a C1F3C002 		ubfx	r2, r1, #3, #1
 550              	.LVL51:
 551              		.loc 1 306 12 view .LVU150
 552 007e 0909     		lsrs	r1, r1, #4
 553              	.LVL52:
 307:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     i2sof = (i2sof << 8U);
 554              		.loc 1 307 5 is_stmt 1 view .LVU151
 308:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 309:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* set the default values */
 310:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)) {
 555              		.loc 1 310 5 view .LVU152
 556              		.loc 1 310 22 is_stmt 0 view .LVU153
 557 0080 8B1E     		subs	r3, r1, #2
 558              		.loc 1 310 7 view .LVU154
 559 0082 FD2B     		cmp	r3, #253
 311:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         i2sdiv = 2U;
 312:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         i2sof = 0U;
 313:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 17


 314:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 315:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* configure SPI_I2SPSC */
 316:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | i2s_mckout);
 560              		.loc 1 316 48 view .LVU155
 561 0084 94BF     		ite	ls
 562 0086 41EA0221 		orrls	r1, r1, r2, lsl #8
 563              	.LVL53:
 564              		.loc 1 316 48 view .LVU156
 565 008a 0221     		movhi	r1, #2
 566              	.LVL54:
 567              		.loc 1 316 5 is_stmt 1 view .LVU157
 568              		.loc 1 316 56 is_stmt 0 view .LVU158
 569 008c 3143     		orrs	r1, r1, r6
 570              		.loc 1 316 28 view .LVU159
 571 008e 2962     		str	r1, [r5, #32]
 317:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 318:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 319:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 572              		.loc 1 319 5 is_stmt 1 view .LVU160
 573              		.loc 1 319 28 is_stmt 0 view .LVU161
 574 0090 EB69     		ldr	r3, [r5, #28]
 575 0092 23F00703 		bic	r3, r3, #7
 576 0096 EB61     		str	r3, [r5, #28]
 320:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* configure data frame format */
 321:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)i2s_frameformat;
 577              		.loc 1 321 5 is_stmt 1 view .LVU162
 578              		.loc 1 321 28 is_stmt 0 view .LVU163
 579 0098 EA69     		ldr	r2, [r5, #28]
 580 009a 1743     		orrs	r7, r7, r2
 581              	.LVL55:
 582              		.loc 1 321 28 view .LVU164
 583 009c EF61     		str	r7, [r5, #28]
 322:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 584              		.loc 1 322 1 view .LVU165
 585 009e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 586              	.LVL56:
 587              	.L32:
 298:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         } else {
 588              		.loc 1 298 13 is_stmt 1 view .LVU166
 298:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         } else {
 589              		.loc 1 298 42 is_stmt 0 view .LVU167
 590 00a0 4909     		lsrs	r1, r1, #5
 591              	.LVL57:
 298:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         } else {
 592              		.loc 1 298 49 view .LVU168
 593 00a2 01EB8101 		add	r1, r1, r1, lsl #2
 594 00a6 4900     		lsls	r1, r1, #1
 298:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         } else {
 595              		.loc 1 298 18 view .LVU169
 596 00a8 B1FBF4F1 		udiv	r1, r1, r4
 597              	.LVL58:
 298:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         } else {
 598              		.loc 1 298 18 view .LVU170
 599 00ac E1E7     		b	.L26
 600              	.LVL59:
 601              	.L31:
 295:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 18


 602              		.loc 1 295 9 is_stmt 1 view .LVU171
 295:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 603              		.loc 1 295 38 is_stmt 0 view .LVU172
 604 00ae 090A     		lsrs	r1, r1, #8
 605              	.LVL60:
 295:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 606              		.loc 1 295 46 view .LVU173
 607 00b0 01EB8101 		add	r1, r1, r1, lsl #2
 608 00b4 4900     		lsls	r1, r1, #1
 295:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 609              		.loc 1 295 14 view .LVU174
 610 00b6 B1FBF4F1 		udiv	r1, r1, r4
 611              	.LVL61:
 295:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 612              		.loc 1 295 14 view .LVU175
 613 00ba DAE7     		b	.L26
 614              	.L34:
 615              		.align	2
 616              	.L33:
 617 00bc 00300240 		.word	1073885184
 618 00c0 40787D01 		.word	25000000
 619 00c4 0024F400 		.word	16000000
 620 00c8 CDCCCCCC 		.word	-858993459
 621              		.cfi_endproc
 622              	.LFE122:
 624              		.section	.text.i2s_enable,"ax",%progbits
 625              		.align	1
 626              		.p2align 2,,3
 627              		.global	i2s_enable
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	i2s_enable:
 633              	.LVL62:
 634              	.LFB123:
 323:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 324:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 325:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable I2S
 326:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 327:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 328:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 329:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 330:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void i2s_enable(uint32_t spi_periph)
 331:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 635              		.loc 1 331 1 is_stmt 1 view -0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 0
 638              		@ frame_needed = 0, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 332:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 640              		.loc 1 332 5 view .LVU177
 641              		.loc 1 332 28 is_stmt 0 view .LVU178
 642 0000 C369     		ldr	r3, [r0, #28]
 643 0002 43F48063 		orr	r3, r3, #1024
 644 0006 C361     		str	r3, [r0, #28]
 333:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 645              		.loc 1 333 1 view .LVU179
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 19


 646 0008 7047     		bx	lr
 647              		.cfi_endproc
 648              	.LFE123:
 650 000a 00BF     		.section	.text.i2s_disable,"ax",%progbits
 651              		.align	1
 652              		.p2align 2,,3
 653              		.global	i2s_disable
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 658              	i2s_disable:
 659              	.LVL63:
 660              	.LFB124:
 334:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 335:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 336:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      disable I2S
 337:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 338:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 339:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 340:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 341:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void i2s_disable(uint32_t spi_periph)
 342:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 661              		.loc 1 342 1 is_stmt 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 343:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
 666              		.loc 1 343 5 view .LVU181
 667              		.loc 1 343 28 is_stmt 0 view .LVU182
 668 0000 C369     		ldr	r3, [r0, #28]
 669 0002 23F48063 		bic	r3, r3, #1024
 670 0006 C361     		str	r3, [r0, #28]
 344:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 671              		.loc 1 344 1 view .LVU183
 672 0008 7047     		bx	lr
 673              		.cfi_endproc
 674              	.LFE124:
 676 000a 00BF     		.section	.text.spi_nss_output_enable,"ax",%progbits
 677              		.align	1
 678              		.p2align 2,,3
 679              		.global	spi_nss_output_enable
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	spi_nss_output_enable:
 685              	.LVL64:
 686              	.LFB125:
 345:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 346:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 347:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable SPI nss output
 348:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 349:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 350:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 351:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 352:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 353:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 20


 687              		.loc 1 353 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 354:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 692              		.loc 1 354 5 view .LVU185
 693              		.loc 1 354 26 is_stmt 0 view .LVU186
 694 0000 4368     		ldr	r3, [r0, #4]
 695 0002 43F00403 		orr	r3, r3, #4
 696 0006 4360     		str	r3, [r0, #4]
 355:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 697              		.loc 1 355 1 view .LVU187
 698 0008 7047     		bx	lr
 699              		.cfi_endproc
 700              	.LFE125:
 702 000a 00BF     		.section	.text.spi_nss_output_disable,"ax",%progbits
 703              		.align	1
 704              		.p2align 2,,3
 705              		.global	spi_nss_output_disable
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 710              	spi_nss_output_disable:
 711              	.LVL65:
 712              	.LFB126:
 356:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 357:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 358:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      disable SPI nss output
 359:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 360:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 361:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 362:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 363:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 364:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 713              		.loc 1 364 1 is_stmt 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717              		@ link register save eliminated.
 365:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
 718              		.loc 1 365 5 view .LVU189
 719              		.loc 1 365 26 is_stmt 0 view .LVU190
 720 0000 4368     		ldr	r3, [r0, #4]
 721 0002 23F00403 		bic	r3, r3, #4
 722 0006 4360     		str	r3, [r0, #4]
 366:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 723              		.loc 1 366 1 view .LVU191
 724 0008 7047     		bx	lr
 725              		.cfi_endproc
 726              	.LFE126:
 728 000a 00BF     		.section	.text.spi_nss_internal_high,"ax",%progbits
 729              		.align	1
 730              		.p2align 2,,3
 731              		.global	spi_nss_internal_high
 732              		.syntax unified
 733              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 21


 734              		.thumb_func
 736              	spi_nss_internal_high:
 737              	.LVL66:
 738              	.LFB127:
 367:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 368:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 369:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      SPI nss pin high level in software mode
 370:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 371:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 372:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 373:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 374:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 375:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 739              		.loc 1 375 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		@ link register save eliminated.
 376:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 744              		.loc 1 376 5 view .LVU193
 745              		.loc 1 376 26 is_stmt 0 view .LVU194
 746 0000 0368     		ldr	r3, [r0]
 747 0002 43F48073 		orr	r3, r3, #256
 748 0006 0360     		str	r3, [r0]
 377:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 749              		.loc 1 377 1 view .LVU195
 750 0008 7047     		bx	lr
 751              		.cfi_endproc
 752              	.LFE127:
 754 000a 00BF     		.section	.text.spi_nss_internal_low,"ax",%progbits
 755              		.align	1
 756              		.p2align 2,,3
 757              		.global	spi_nss_internal_low
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	spi_nss_internal_low:
 763              	.LVL67:
 764              	.LFB128:
 378:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 379:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 380:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      SPI nss pin low level in software mode
 381:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 382:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 383:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 384:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 385:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 386:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 765              		.loc 1 386 1 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		@ link register save eliminated.
 387:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
 770              		.loc 1 387 5 view .LVU197
 771              		.loc 1 387 26 is_stmt 0 view .LVU198
 772 0000 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 22


 773 0002 23F48073 		bic	r3, r3, #256
 774 0006 0360     		str	r3, [r0]
 388:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 775              		.loc 1 388 1 view .LVU199
 776 0008 7047     		bx	lr
 777              		.cfi_endproc
 778              	.LFE128:
 780 000a 00BF     		.section	.text.spi_dma_enable,"ax",%progbits
 781              		.align	1
 782              		.p2align 2,,3
 783              		.global	spi_dma_enable
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 788              	spi_dma_enable:
 789              	.LVL68:
 790              	.LFB129:
 389:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 390:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 391:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable SPI DMA send or receive
 392:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 393:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_dma: SPI DMA mode
 394:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 395:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data use DMA
 396:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data use DMA
 397:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 398:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 399:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 400:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t spi_dma)
 401:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 791              		.loc 1 401 1 is_stmt 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 402:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_DMA_TRANSMIT == spi_dma) {
 796              		.loc 1 402 5 view .LVU201
 403:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 797              		.loc 1 403 30 is_stmt 0 view .LVU202
 798 0000 4368     		ldr	r3, [r0, #4]
 402:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_DMA_TRANSMIT == spi_dma) {
 799              		.loc 1 402 7 view .LVU203
 800 0002 19B9     		cbnz	r1, .L42
 801              		.loc 1 403 9 is_stmt 1 view .LVU204
 802              		.loc 1 403 30 is_stmt 0 view .LVU205
 803 0004 43F00203 		orr	r3, r3, #2
 804 0008 4360     		str	r3, [r0, #4]
 805 000a 7047     		bx	lr
 806              	.L42:
 404:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 405:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
 807              		.loc 1 405 9 is_stmt 1 view .LVU206
 808              		.loc 1 405 30 is_stmt 0 view .LVU207
 809 000c 43F00103 		orr	r3, r3, #1
 810 0010 4360     		str	r3, [r0, #4]
 406:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 407:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 23


 811              		.loc 1 407 1 view .LVU208
 812 0012 7047     		bx	lr
 813              		.cfi_endproc
 814              	.LFE129:
 816              		.section	.text.spi_dma_disable,"ax",%progbits
 817              		.align	1
 818              		.p2align 2,,3
 819              		.global	spi_dma_disable
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 824              	spi_dma_disable:
 825              	.LVL69:
 826              	.LFB130:
 408:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 409:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 410:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      diable SPI DMA send or receive
 411:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 412:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_dma: SPI DMA mode
 413:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 414:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data use DMA
 415:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data use DMA
 416:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 417:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 418:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 419:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t spi_dma)
 420:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 827              		.loc 1 420 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 421:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_DMA_TRANSMIT == spi_dma) {
 832              		.loc 1 421 5 view .LVU210
 422:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 833              		.loc 1 422 30 is_stmt 0 view .LVU211
 834 0000 4368     		ldr	r3, [r0, #4]
 421:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_DMA_TRANSMIT == spi_dma) {
 835              		.loc 1 421 7 view .LVU212
 836 0002 19B9     		cbnz	r1, .L45
 837              		.loc 1 422 9 is_stmt 1 view .LVU213
 838              		.loc 1 422 30 is_stmt 0 view .LVU214
 839 0004 23F00203 		bic	r3, r3, #2
 840 0008 4360     		str	r3, [r0, #4]
 841 000a 7047     		bx	lr
 842              	.L45:
 423:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 424:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 843              		.loc 1 424 9 is_stmt 1 view .LVU215
 844              		.loc 1 424 30 is_stmt 0 view .LVU216
 845 000c 23F00103 		bic	r3, r3, #1
 846 0010 4360     		str	r3, [r0, #4]
 425:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 426:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 847              		.loc 1 426 1 view .LVU217
 848 0012 7047     		bx	lr
 849              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 24


 850              	.LFE130:
 852              		.section	.text.spi_i2s_data_frame_format_config,"ax",%progbits
 853              		.align	1
 854              		.p2align 2,,3
 855              		.global	spi_i2s_data_frame_format_config
 856              		.syntax unified
 857              		.thumb
 858              		.thumb_func
 860              	spi_i2s_data_frame_format_config:
 861              	.LVL70:
 862              	.LFB131:
 427:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 428:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 429:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      configure SPI/I2S data frame format
 430:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 431:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  frame_format: SPI frame size
 432:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 433:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 434:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 435:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 436:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 437:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 438:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 439:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 863              		.loc 1 439 1 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 440:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* clear SPI_CTL0_FF16 bit */
 441:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 868              		.loc 1 441 5 view .LVU219
 869              		.loc 1 441 26 is_stmt 0 view .LVU220
 870 0000 0368     		ldr	r3, [r0]
 871 0002 23F40063 		bic	r3, r3, #2048
 872 0006 0360     		str	r3, [r0]
 442:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* configure SPI_CTL0_FF16 bit */
 443:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 873              		.loc 1 443 5 is_stmt 1 view .LVU221
 874              		.loc 1 443 26 is_stmt 0 view .LVU222
 875 0008 0368     		ldr	r3, [r0]
 876 000a 1943     		orrs	r1, r1, r3
 877              	.LVL71:
 878              		.loc 1 443 26 view .LVU223
 879 000c 0160     		str	r1, [r0]
 444:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 880              		.loc 1 444 1 view .LVU224
 881 000e 7047     		bx	lr
 882              		.cfi_endproc
 883              	.LFE131:
 885              		.section	.text.spi_i2s_data_transmit,"ax",%progbits
 886              		.align	1
 887              		.p2align 2,,3
 888              		.global	spi_i2s_data_transmit
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 25


 893              	spi_i2s_data_transmit:
 894              	.LVL72:
 895              	.LFB132:
 445:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 446:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 447:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      SPI transmit data
 448:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 449:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  data: 16-bit data
 450:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 451:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 452:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 453:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
 454:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 896              		.loc 1 454 1 is_stmt 1 view -0
 897              		.cfi_startproc
 898              		@ args = 0, pretend = 0, frame = 0
 899              		@ frame_needed = 0, uses_anonymous_args = 0
 900              		@ link register save eliminated.
 455:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 901              		.loc 1 455 5 view .LVU226
 902              		.loc 1 455 26 is_stmt 0 view .LVU227
 903 0000 C160     		str	r1, [r0, #12]
 456:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 904              		.loc 1 456 1 view .LVU228
 905 0002 7047     		bx	lr
 906              		.cfi_endproc
 907              	.LFE132:
 909              		.section	.text.spi_i2s_data_receive,"ax",%progbits
 910              		.align	1
 911              		.p2align 2,,3
 912              		.global	spi_i2s_data_receive
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 917              	spi_i2s_data_receive:
 918              	.LVL73:
 919              	.LFB133:
 457:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 458:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 459:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      SPI receive data
 460:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 461:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 462:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     16-bit data
 463:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 464:lib/GD32F4xx/Source/gd32f4xx_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 465:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 920              		.loc 1 465 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 466:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 925              		.loc 1 466 5 view .LVU230
 926              		.loc 1 466 23 is_stmt 0 view .LVU231
 927 0000 C068     		ldr	r0, [r0, #12]
 928              	.LVL74:
 467:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 26


 929              		.loc 1 467 1 view .LVU232
 930 0002 80B2     		uxth	r0, r0
 931 0004 7047     		bx	lr
 932              		.cfi_endproc
 933              	.LFE133:
 935 0006 00BF     		.section	.text.spi_bidirectional_transfer_config,"ax",%progbits
 936              		.align	1
 937              		.p2align 2,,3
 938              		.global	spi_bidirectional_transfer_config
 939              		.syntax unified
 940              		.thumb
 941              		.thumb_func
 943              	spi_bidirectional_transfer_config:
 944              	.LVL75:
 945              	.LFB134:
 468:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 469:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 470:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      configure SPI bidirectional transfer direction
 471:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 472:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 473:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 474:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 475:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 476:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 477:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 478:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 479:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 946              		.loc 1 479 1 is_stmt 1 view -0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              		@ link register save eliminated.
 480:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction) {
 951              		.loc 1 480 5 view .LVU234
 481:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* set the transmit only mode */
 482:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 952              		.loc 1 482 30 is_stmt 0 view .LVU235
 953 0000 0368     		ldr	r3, [r0]
 480:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction) {
 954              		.loc 1 480 7 view .LVU236
 955 0002 B1F5804F 		cmp	r1, #16384
 956              		.loc 1 482 9 is_stmt 1 view .LVU237
 957              		.loc 1 482 30 is_stmt 0 view .LVU238
 958 0006 0CBF     		ite	eq
 959 0008 43F48043 		orreq	r3, r3, #16384
 483:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 484:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         /* set the receive only mode */
 485:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 960              		.loc 1 485 9 is_stmt 1 view .LVU239
 961              		.loc 1 485 30 is_stmt 0 view .LVU240
 962 000c 23F48043 		bicne	r3, r3, #16384
 963 0010 0360     		str	r3, [r0]
 486:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 487:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 964              		.loc 1 487 1 view .LVU241
 965 0012 7047     		bx	lr
 966              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 27


 967              	.LFE134:
 969              		.section	.text.spi_crc_polynomial_set,"ax",%progbits
 970              		.align	1
 971              		.p2align 2,,3
 972              		.global	spi_crc_polynomial_set
 973              		.syntax unified
 974              		.thumb
 975              		.thumb_func
 977              	spi_crc_polynomial_set:
 978              	.LVL76:
 979              	.LFB135:
 488:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 489:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 490:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      set SPI CRC polynomial
 491:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 492:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 493:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 494:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 495:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 496:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph, uint16_t crc_poly)
 497:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 980              		.loc 1 497 1 is_stmt 1 view -0
 981              		.cfi_startproc
 982              		@ args = 0, pretend = 0, frame = 0
 983              		@ frame_needed = 0, uses_anonymous_args = 0
 984              		@ link register save eliminated.
 498:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* set SPI CRC polynomial */
 499:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 985              		.loc 1 499 5 view .LVU243
 986              		.loc 1 499 29 is_stmt 0 view .LVU244
 987 0000 0161     		str	r1, [r0, #16]
 500:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 988              		.loc 1 500 1 view .LVU245
 989 0002 7047     		bx	lr
 990              		.cfi_endproc
 991              	.LFE135:
 993              		.section	.text.spi_crc_polynomial_get,"ax",%progbits
 994              		.align	1
 995              		.p2align 2,,3
 996              		.global	spi_crc_polynomial_get
 997              		.syntax unified
 998              		.thumb
 999              		.thumb_func
 1001              	spi_crc_polynomial_get:
 1002              	.LVL77:
 1003              	.LFB136:
 501:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 502:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 503:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      get SPI CRC polynomial
 504:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 505:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 506:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     16-bit CRC polynomial
 507:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 508:lib/GD32F4xx/Source/gd32f4xx_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 509:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1004              		.loc 1 509 1 is_stmt 1 view -0
 1005              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 28


 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 0, uses_anonymous_args = 0
 1008              		@ link register save eliminated.
 510:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 1009              		.loc 1 510 5 view .LVU247
 1010              		.loc 1 510 23 is_stmt 0 view .LVU248
 1011 0000 0069     		ldr	r0, [r0, #16]
 1012              	.LVL78:
 511:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1013              		.loc 1 511 1 view .LVU249
 1014 0002 80B2     		uxth	r0, r0
 1015 0004 7047     		bx	lr
 1016              		.cfi_endproc
 1017              	.LFE136:
 1019 0006 00BF     		.section	.text.spi_crc_on,"ax",%progbits
 1020              		.align	1
 1021              		.p2align 2,,3
 1022              		.global	spi_crc_on
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1027              	spi_crc_on:
 1028              	.LVL79:
 1029              	.LFB137:
 512:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 513:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 514:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      turn on SPI CRC function
 515:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 516:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 517:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 518:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 519:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_crc_on(uint32_t spi_periph)
 520:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1030              		.loc 1 520 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 521:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 1035              		.loc 1 521 5 view .LVU251
 1036              		.loc 1 521 26 is_stmt 0 view .LVU252
 1037 0000 0368     		ldr	r3, [r0]
 1038 0002 43F40053 		orr	r3, r3, #8192
 1039 0006 0360     		str	r3, [r0]
 522:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1040              		.loc 1 522 1 view .LVU253
 1041 0008 7047     		bx	lr
 1042              		.cfi_endproc
 1043              	.LFE137:
 1045 000a 00BF     		.section	.text.spi_crc_off,"ax",%progbits
 1046              		.align	1
 1047              		.p2align 2,,3
 1048              		.global	spi_crc_off
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1053              	spi_crc_off:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 29


 1054              	.LVL80:
 1055              	.LFB138:
 523:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 524:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 525:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      turn off SPI CRC function
 526:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 527:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 528:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 529:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 530:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_crc_off(uint32_t spi_periph)
 531:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1056              		.loc 1 531 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 532:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 1061              		.loc 1 532 5 view .LVU255
 1062              		.loc 1 532 26 is_stmt 0 view .LVU256
 1063 0000 0368     		ldr	r3, [r0]
 1064 0002 23F40053 		bic	r3, r3, #8192
 1065 0006 0360     		str	r3, [r0]
 533:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1066              		.loc 1 533 1 view .LVU257
 1067 0008 7047     		bx	lr
 1068              		.cfi_endproc
 1069              	.LFE138:
 1071 000a 00BF     		.section	.text.spi_crc_next,"ax",%progbits
 1072              		.align	1
 1073              		.p2align 2,,3
 1074              		.global	spi_crc_next
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1079              	spi_crc_next:
 1080              	.LVL81:
 1081              	.LFB139:
 534:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 535:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 536:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      SPI next data is CRC value
 537:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 538:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 539:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 540:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 541:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_crc_next(uint32_t spi_periph)
 542:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1082              		.loc 1 542 1 is_stmt 1 view -0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086              		@ link register save eliminated.
 543:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 1087              		.loc 1 543 5 view .LVU259
 1088              		.loc 1 543 26 is_stmt 0 view .LVU260
 1089 0000 0368     		ldr	r3, [r0]
 1090 0002 43F48053 		orr	r3, r3, #4096
 1091 0006 0360     		str	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 30


 544:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1092              		.loc 1 544 1 view .LVU261
 1093 0008 7047     		bx	lr
 1094              		.cfi_endproc
 1095              	.LFE139:
 1097 000a 00BF     		.section	.text.spi_crc_get,"ax",%progbits
 1098              		.align	1
 1099              		.p2align 2,,3
 1100              		.global	spi_crc_get
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	spi_crc_get:
 1106              	.LVL82:
 1107              	.LFB140:
 545:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 546:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 547:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      get SPI CRC send value or receive value
 548:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 549:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_crc: SPI crc value
 550:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 551:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 552:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
 553:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 554:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     16-bit CRC value
 555:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 556:lib/GD32F4xx/Source/gd32f4xx_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph, uint8_t spi_crc)
 557:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1108              		.loc 1 557 1 is_stmt 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              		@ link register save eliminated.
 558:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_CRC_TX == spi_crc) {
 1113              		.loc 1 558 5 view .LVU263
 1114              		.loc 1 558 7 is_stmt 0 view .LVU264
 1115 0000 11B9     		cbnz	r1, .L59
 559:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 1116              		.loc 1 559 9 is_stmt 1 view .LVU265
 1117              		.loc 1 559 28 is_stmt 0 view .LVU266
 1118 0002 8069     		ldr	r0, [r0, #24]
 1119              	.LVL83:
 1120              		.loc 1 559 17 view .LVU267
 1121 0004 80B2     		uxth	r0, r0
 1122 0006 7047     		bx	lr
 1123              	.LVL84:
 1124              	.L59:
 560:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 561:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 1125              		.loc 1 561 9 is_stmt 1 view .LVU268
 1126              		.loc 1 561 28 is_stmt 0 view .LVU269
 1127 0008 4069     		ldr	r0, [r0, #20]
 1128              	.LVL85:
 1129              		.loc 1 561 17 view .LVU270
 1130 000a 80B2     		uxth	r0, r0
 562:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 563:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 31


 1131              		.loc 1 563 1 view .LVU271
 1132 000c 7047     		bx	lr
 1133              		.cfi_endproc
 1134              	.LFE140:
 1136 000e 00BF     		.section	.text.spi_ti_mode_enable,"ax",%progbits
 1137              		.align	1
 1138              		.p2align 2,,3
 1139              		.global	spi_ti_mode_enable
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	spi_ti_mode_enable:
 1145              	.LVL86:
 1146              	.LFB141:
 564:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 565:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 566:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable SPI TI mode
 567:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 568:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 569:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 570:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 571:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_ti_mode_enable(uint32_t spi_periph)
 572:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1147              		.loc 1 572 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 573:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TMOD;
 1152              		.loc 1 573 5 view .LVU273
 1153              		.loc 1 573 26 is_stmt 0 view .LVU274
 1154 0000 4368     		ldr	r3, [r0, #4]
 1155 0002 43F01003 		orr	r3, r3, #16
 1156 0006 4360     		str	r3, [r0, #4]
 574:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1157              		.loc 1 574 1 view .LVU275
 1158 0008 7047     		bx	lr
 1159              		.cfi_endproc
 1160              	.LFE141:
 1162 000a 00BF     		.section	.text.spi_ti_mode_disable,"ax",%progbits
 1163              		.align	1
 1164              		.p2align 2,,3
 1165              		.global	spi_ti_mode_disable
 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1170              	spi_ti_mode_disable:
 1171              	.LVL87:
 1172              	.LFB142:
 575:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 576:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 577:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      disable SPI TI mode
 578:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 579:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 580:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 581:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 582:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_ti_mode_disable(uint32_t spi_periph)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 32


 583:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1173              		.loc 1 583 1 is_stmt 1 view -0
 1174              		.cfi_startproc
 1175              		@ args = 0, pretend = 0, frame = 0
 1176              		@ frame_needed = 0, uses_anonymous_args = 0
 1177              		@ link register save eliminated.
 584:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TMOD);
 1178              		.loc 1 584 5 view .LVU277
 1179              		.loc 1 584 26 is_stmt 0 view .LVU278
 1180 0000 4368     		ldr	r3, [r0, #4]
 1181 0002 23F01003 		bic	r3, r3, #16
 1182 0006 4360     		str	r3, [r0, #4]
 585:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1183              		.loc 1 585 1 view .LVU279
 1184 0008 7047     		bx	lr
 1185              		.cfi_endproc
 1186              	.LFE142:
 1188 000a 00BF     		.section	.text.i2s_full_duplex_mode_config,"ax",%progbits
 1189              		.align	1
 1190              		.p2align 2,,3
 1191              		.global	i2s_full_duplex_mode_config
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1196              	i2s_full_duplex_mode_config:
 1197              	.LVL88:
 1198              	.LFB143:
 586:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 587:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 588:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      configure i2s full duplex mode
 589:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_add_periph: I2Sx_ADD(x=1,2)
 590:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_mode:
 591:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVETX : I2S slave transmit mode
 592:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVERX : I2S slave receive mode
 593:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERTX : I2S master transmit mode
 594:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERRX : I2S master receive mode
 595:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_standard:
 596:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PHILLIPS : I2S phillips standard
 597:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_MSB : I2S MSB standard
 598:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_LSB : I2S LSB standard
 599:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMSHORT : I2S PCM short standard
 600:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMLONG : I2S PCM long standard
 601:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_ckpl:
 602:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_LOW : I2S clock polarity low level
 603:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_HIGH : I2S clock polarity high level
 604:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  i2s_frameformat:
 605:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 606:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 607:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 608:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 609:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 610:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 611:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 612:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void i2s_full_duplex_mode_config(uint32_t i2s_add_periph, uint32_t i2s_mode, uint32_t i2s_standard,
 613:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                                  uint32_t i2s_ckpl, uint32_t i2s_frameformat)
 614:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1199              		.loc 1 614 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 33


 1200              		.cfi_startproc
 1201              		@ args = 4, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203              		@ link register save eliminated.
 1204              		.loc 1 614 1 is_stmt 0 view .LVU281
 1205 0000 30B4     		push	{r4, r5}
 1206              	.LCFI18:
 1207              		.cfi_def_cfa_offset 8
 1208              		.cfi_offset 4, -8
 1209              		.cfi_offset 5, -4
 1210              		.loc 1 614 1 view .LVU282
 1211 0002 029D     		ldr	r5, [sp, #8]
 615:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U, tmp = 0U;
 1212              		.loc 1 615 5 is_stmt 1 view .LVU283
 1213              	.LVL89:
 616:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 617:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg = I2S_ADD_I2SCTL(i2s_add_periph);
 1214              		.loc 1 617 5 view .LVU284
 1215              		.loc 1 617 9 is_stmt 0 view .LVU285
 1216 0004 C469     		ldr	r4, [r0, #28]
 1217              	.LVL90:
 618:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= I2S_FULL_DUPLEX_MASK;
 1218              		.loc 1 618 5 is_stmt 1 view .LVU286
 619:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 620:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* get the mode of the extra I2S module I2Sx_ADD */
 621:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if((I2S_MODE_MASTERTX == i2s_mode) || (I2S_MODE_SLAVETX == i2s_mode)) {
 1219              		.loc 1 621 40 is_stmt 0 view .LVU287
 1220 0006 31F40071 		bics	r1, r1, #512
 1221              	.LVL91:
 1222              		.loc 1 621 40 view .LVU288
 1223 000a 08BF     		it	eq
 1224 000c 45F48075 		orreq	r5, r5, #256
 1225 0010 2B43     		orrs	r3, r3, r5
 1226              	.LVL92:
 618:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg &= I2S_FULL_DUPLEX_MASK;
 1227              		.loc 1 618 9 view .LVU289
 1228 0012 04F4906C 		and	ip, r4, #1152
 1229              	.LVL93:
 1230              		.loc 1 621 5 is_stmt 1 view .LVU290
 622:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         tmp = I2S_MODE_SLAVERX;
 623:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 624:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         tmp = I2S_MODE_SLAVETX;
 625:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 626:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 627:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* enable I2S mode */
 628:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL;
 1231              		.loc 1 628 5 view .LVU291
 629:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select I2S mode */
 630:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)tmp;
 1232              		.loc 1 630 5 view .LVU292
 631:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select I2S standard */
 632:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_standard;
 1233              		.loc 1 632 5 view .LVU293
 633:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* select I2S polarity */
 634:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_ckpl;
 1234              		.loc 1 634 5 view .LVU294
 1235 0016 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 34


 1236 0018 43EA0C03 		orr	r3, r3, ip
 635:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* configure data frame format */
 636:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_frameformat;
 1237              		.loc 1 636 5 view .LVU295
 1238              		.loc 1 636 9 is_stmt 0 view .LVU296
 1239 001c 43F40063 		orr	r3, r3, #2048
 1240              	.LVL94:
 637:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 638:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* write to SPI_I2SCTL register */
 639:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     I2S_ADD_I2SCTL(i2s_add_periph) = (uint32_t)reg;
 1241              		.loc 1 639 5 is_stmt 1 view .LVU297
 640:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1242              		.loc 1 640 1 is_stmt 0 view .LVU298
 1243 0020 30BC     		pop	{r4, r5}
 1244              	.LCFI19:
 1245              		.cfi_restore 5
 1246              		.cfi_restore 4
 1247              		.cfi_def_cfa_offset 0
 1248              	.LVL95:
 639:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1249              		.loc 1 639 36 view .LVU299
 1250 0022 C361     		str	r3, [r0, #28]
 1251              		.loc 1 640 1 view .LVU300
 1252 0024 7047     		bx	lr
 1253              		.cfi_endproc
 1254              	.LFE143:
 1256 0026 00BF     		.section	.text.qspi_enable,"ax",%progbits
 1257              		.align	1
 1258              		.p2align 2,,3
 1259              		.global	qspi_enable
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1264              	qspi_enable:
 1265              	.LVL96:
 1266              	.LFB144:
 641:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 642:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 643:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable quad wire SPI
 644:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 645:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 646:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 647:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 648:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void qspi_enable(uint32_t spi_periph)
 649:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1267              		.loc 1 649 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271              		@ link register save eliminated.
 650:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QMOD;
 1272              		.loc 1 650 5 view .LVU302
 1273              		.loc 1 650 26 is_stmt 0 view .LVU303
 1274 0000 D0F88030 		ldr	r3, [r0, #128]
 1275 0004 43F00103 		orr	r3, r3, #1
 1276 0008 C0F88030 		str	r3, [r0, #128]
 651:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 35


 1277              		.loc 1 651 1 view .LVU304
 1278 000c 7047     		bx	lr
 1279              		.cfi_endproc
 1280              	.LFE144:
 1282 000e 00BF     		.section	.text.qspi_disable,"ax",%progbits
 1283              		.align	1
 1284              		.p2align 2,,3
 1285              		.global	qspi_disable
 1286              		.syntax unified
 1287              		.thumb
 1288              		.thumb_func
 1290              	qspi_disable:
 1291              	.LVL97:
 1292              	.LFB145:
 652:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 653:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 654:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      disable quad wire SPI
 655:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 656:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 657:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 658:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 659:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void qspi_disable(uint32_t spi_periph)
 660:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1293              		.loc 1 660 1 is_stmt 1 view -0
 1294              		.cfi_startproc
 1295              		@ args = 0, pretend = 0, frame = 0
 1296              		@ frame_needed = 0, uses_anonymous_args = 0
 1297              		@ link register save eliminated.
 661:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QMOD);
 1298              		.loc 1 661 5 view .LVU306
 1299              		.loc 1 661 26 is_stmt 0 view .LVU307
 1300 0000 D0F88030 		ldr	r3, [r0, #128]
 1301 0004 23F00103 		bic	r3, r3, #1
 1302 0008 C0F88030 		str	r3, [r0, #128]
 662:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1303              		.loc 1 662 1 view .LVU308
 1304 000c 7047     		bx	lr
 1305              		.cfi_endproc
 1306              	.LFE145:
 1308 000e 00BF     		.section	.text.qspi_write_enable,"ax",%progbits
 1309              		.align	1
 1310              		.p2align 2,,3
 1311              		.global	qspi_write_enable
 1312              		.syntax unified
 1313              		.thumb
 1314              		.thumb_func
 1316              	qspi_write_enable:
 1317              	.LVL98:
 1318              	.LFB146:
 663:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 664:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 665:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable quad wire SPI write
 666:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 667:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 668:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 669:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 670:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void qspi_write_enable(uint32_t spi_periph)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 36


 671:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1319              		.loc 1 671 1 is_stmt 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 0
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323              		@ link register save eliminated.
 672:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QRD);
 1324              		.loc 1 672 5 view .LVU310
 1325              		.loc 1 672 26 is_stmt 0 view .LVU311
 1326 0000 D0F88030 		ldr	r3, [r0, #128]
 1327 0004 23F00203 		bic	r3, r3, #2
 1328 0008 C0F88030 		str	r3, [r0, #128]
 673:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1329              		.loc 1 673 1 view .LVU312
 1330 000c 7047     		bx	lr
 1331              		.cfi_endproc
 1332              	.LFE146:
 1334 000e 00BF     		.section	.text.qspi_read_enable,"ax",%progbits
 1335              		.align	1
 1336              		.p2align 2,,3
 1337              		.global	qspi_read_enable
 1338              		.syntax unified
 1339              		.thumb
 1340              		.thumb_func
 1342              	qspi_read_enable:
 1343              	.LVL99:
 1344              	.LFB147:
 674:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 675:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 676:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable quad wire SPI read
 677:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 678:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 679:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 680:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 681:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void qspi_read_enable(uint32_t spi_periph)
 682:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1345              		.loc 1 682 1 is_stmt 1 view -0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 0
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              		@ link register save eliminated.
 683:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QRD;
 1350              		.loc 1 683 5 view .LVU314
 1351              		.loc 1 683 26 is_stmt 0 view .LVU315
 1352 0000 D0F88030 		ldr	r3, [r0, #128]
 1353 0004 43F00203 		orr	r3, r3, #2
 1354 0008 C0F88030 		str	r3, [r0, #128]
 684:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1355              		.loc 1 684 1 view .LVU316
 1356 000c 7047     		bx	lr
 1357              		.cfi_endproc
 1358              	.LFE147:
 1360 000e 00BF     		.section	.text.qspi_io23_output_enable,"ax",%progbits
 1361              		.align	1
 1362              		.p2align 2,,3
 1363              		.global	qspi_io23_output_enable
 1364              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 37


 1365              		.thumb
 1366              		.thumb_func
 1368              	qspi_io23_output_enable:
 1369              	.LVL100:
 1370              	.LFB148:
 685:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 686:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 687:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable SPI_IO2 and SPI_IO3 pin output
 688:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 689:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 690:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 691:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 692:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void qspi_io23_output_enable(uint32_t spi_periph)
 693:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1371              		.loc 1 693 1 is_stmt 1 view -0
 1372              		.cfi_startproc
 1373              		@ args = 0, pretend = 0, frame = 0
 1374              		@ frame_needed = 0, uses_anonymous_args = 0
 1375              		@ link register save eliminated.
 694:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_IO23_DRV;
 1376              		.loc 1 694 5 view .LVU318
 1377              		.loc 1 694 26 is_stmt 0 view .LVU319
 1378 0000 D0F88030 		ldr	r3, [r0, #128]
 1379 0004 43F00403 		orr	r3, r3, #4
 1380 0008 C0F88030 		str	r3, [r0, #128]
 695:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1381              		.loc 1 695 1 view .LVU320
 1382 000c 7047     		bx	lr
 1383              		.cfi_endproc
 1384              	.LFE148:
 1386 000e 00BF     		.section	.text.qspi_io23_output_disable,"ax",%progbits
 1387              		.align	1
 1388              		.p2align 2,,3
 1389              		.global	qspi_io23_output_disable
 1390              		.syntax unified
 1391              		.thumb
 1392              		.thumb_func
 1394              	qspi_io23_output_disable:
 1395              	.LVL101:
 1396              	.LFB149:
 696:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 697:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 698:lib/GD32F4xx/Source/gd32f4xx_spi.c ****    \brief      disable SPI_IO2 and SPI_IO3 pin output
 699:lib/GD32F4xx/Source/gd32f4xx_spi.c ****    \param[in]  spi_periph: SPIx(only x=5)
 700:lib/GD32F4xx/Source/gd32f4xx_spi.c ****    \param[out] none
 701:lib/GD32F4xx/Source/gd32f4xx_spi.c ****    \retval     none
 702:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 703:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void qspi_io23_output_disable(uint32_t spi_periph)
 704:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1397              		.loc 1 704 1 is_stmt 1 view -0
 1398              		.cfi_startproc
 1399              		@ args = 0, pretend = 0, frame = 0
 1400              		@ frame_needed = 0, uses_anonymous_args = 0
 1401              		@ link register save eliminated.
 705:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_IO23_DRV);
 1402              		.loc 1 705 5 view .LVU322
 1403              		.loc 1 705 26 is_stmt 0 view .LVU323
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 38


 1404 0000 D0F88030 		ldr	r3, [r0, #128]
 1405 0004 23F00403 		bic	r3, r3, #4
 1406 0008 C0F88030 		str	r3, [r0, #128]
 706:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1407              		.loc 1 706 1 view .LVU324
 1408 000c 7047     		bx	lr
 1409              		.cfi_endproc
 1410              	.LFE149:
 1412 000e 00BF     		.section	.text.spi_i2s_interrupt_enable,"ax",%progbits
 1413              		.align	1
 1414              		.p2align 2,,3
 1415              		.global	spi_i2s_interrupt_enable
 1416              		.syntax unified
 1417              		.thumb
 1418              		.thumb_func
 1420              	spi_i2s_interrupt_enable:
 1421              	.LVL102:
 1422              	.LFB150:
 707:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 708:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 709:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      enable SPI and I2S interrupt
 710:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 711:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_int: SPI/I2S interrupt
 712:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 713:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 714:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 715:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 716:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                                    transmission underrun error and format error interrupt
 717:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 718:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 719:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 720:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t spi_i2s_int)
 721:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1423              		.loc 1 721 1 is_stmt 1 view -0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 0
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              		@ link register save eliminated.
 722:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     switch(spi_i2s_int) {
 1428              		.loc 1 722 5 view .LVU326
 1429 0000 0129     		cmp	r1, #1
 1430 0002 03D0     		beq	.L73
 1431 0004 0229     		cmp	r1, #2
 1432 0006 0BD0     		beq	.L74
 1433 0008 29B1     		cbz	r1, .L76
 723:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 724:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_TBE:
 725:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TBEIE;
 726:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 727:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 728:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_RBNE:
 729:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_RBNEIE;
 730:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 731:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 732:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_ERR:
 733:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_ERRIE;
 734:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 39


 735:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default:
 736:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 737:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 738:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1434              		.loc 1 738 1 is_stmt 0 view .LVU327
 1435 000a 7047     		bx	lr
 1436              	.L73:
 729:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1437              		.loc 1 729 9 is_stmt 1 view .LVU328
 729:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1438              		.loc 1 729 30 is_stmt 0 view .LVU329
 1439 000c 4368     		ldr	r3, [r0, #4]
 1440 000e 43F04003 		orr	r3, r3, #64
 1441 0012 4360     		str	r3, [r0, #4]
 730:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 1442              		.loc 1 730 9 is_stmt 1 view .LVU330
 1443 0014 7047     		bx	lr
 1444              	.L76:
 725:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1445              		.loc 1 725 9 view .LVU331
 725:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1446              		.loc 1 725 30 is_stmt 0 view .LVU332
 1447 0016 4368     		ldr	r3, [r0, #4]
 1448 0018 43F08003 		orr	r3, r3, #128
 1449 001c 4360     		str	r3, [r0, #4]
 726:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1450              		.loc 1 726 9 is_stmt 1 view .LVU333
 1451 001e 7047     		bx	lr
 1452              	.L74:
 733:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1453              		.loc 1 733 9 view .LVU334
 733:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1454              		.loc 1 733 30 is_stmt 0 view .LVU335
 1455 0020 4368     		ldr	r3, [r0, #4]
 1456 0022 43F02003 		orr	r3, r3, #32
 1457 0026 4360     		str	r3, [r0, #4]
 734:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default:
 1458              		.loc 1 734 9 is_stmt 1 view .LVU336
 1459              		.loc 1 738 1 is_stmt 0 view .LVU337
 1460 0028 7047     		bx	lr
 1461              		.cfi_endproc
 1462              	.LFE150:
 1464 002a 00BF     		.section	.text.spi_i2s_interrupt_disable,"ax",%progbits
 1465              		.align	1
 1466              		.p2align 2,,3
 1467              		.global	spi_i2s_interrupt_disable
 1468              		.syntax unified
 1469              		.thumb
 1470              		.thumb_func
 1472              	spi_i2s_interrupt_disable:
 1473              	.LVL103:
 1474              	.LFB151:
 739:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 740:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 741:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      disable SPI and I2S interrupt
 742:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 743:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_int: SPI/I2S interrupt
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 40


 744:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 745:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 746:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 747:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 748:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                                    transmission underrun error and format error interrupt
 749:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 750:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 751:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 752:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t spi_i2s_int)
 753:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1475              		.loc 1 753 1 is_stmt 1 view -0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
 754:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     switch(spi_i2s_int) {
 1480              		.loc 1 754 5 view .LVU339
 1481 0000 0129     		cmp	r1, #1
 1482 0002 03D0     		beq	.L78
 1483 0004 0229     		cmp	r1, #2
 1484 0006 0BD0     		beq	.L79
 1485 0008 29B1     		cbz	r1, .L81
 755:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 756:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_TBE :
 757:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TBEIE);
 758:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 759:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 760:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_RBNE :
 761:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_RBNEIE);
 762:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 763:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 764:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_ERR :
 765:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_ERRIE);
 766:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 767:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default :
 768:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 769:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 770:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1486              		.loc 1 770 1 is_stmt 0 view .LVU340
 1487 000a 7047     		bx	lr
 1488              	.L78:
 761:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1489              		.loc 1 761 9 is_stmt 1 view .LVU341
 761:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1490              		.loc 1 761 30 is_stmt 0 view .LVU342
 1491 000c 4368     		ldr	r3, [r0, #4]
 1492 000e 23F04003 		bic	r3, r3, #64
 1493 0012 4360     		str	r3, [r0, #4]
 762:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 1494              		.loc 1 762 9 is_stmt 1 view .LVU343
 1495 0014 7047     		bx	lr
 1496              	.L81:
 757:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1497              		.loc 1 757 9 view .LVU344
 757:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1498              		.loc 1 757 30 is_stmt 0 view .LVU345
 1499 0016 4368     		ldr	r3, [r0, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 41


 1500 0018 23F08003 		bic	r3, r3, #128
 1501 001c 4360     		str	r3, [r0, #4]
 758:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1502              		.loc 1 758 9 is_stmt 1 view .LVU346
 1503 001e 7047     		bx	lr
 1504              	.L79:
 765:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1505              		.loc 1 765 9 view .LVU347
 765:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1506              		.loc 1 765 30 is_stmt 0 view .LVU348
 1507 0020 4368     		ldr	r3, [r0, #4]
 1508 0022 23F02003 		bic	r3, r3, #32
 1509 0026 4360     		str	r3, [r0, #4]
 766:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default :
 1510              		.loc 1 766 9 is_stmt 1 view .LVU349
 1511              		.loc 1 770 1 is_stmt 0 view .LVU350
 1512 0028 7047     		bx	lr
 1513              		.cfi_endproc
 1514              	.LFE151:
 1516 002a 00BF     		.section	.text.spi_i2s_interrupt_flag_get,"ax",%progbits
 1517              		.align	1
 1518              		.p2align 2,,3
 1519              		.global	spi_i2s_interrupt_flag_get
 1520              		.syntax unified
 1521              		.thumb
 1522              		.thumb_func
 1524              	spi_i2s_interrupt_flag_get:
 1525              	.LVL104:
 1526              	.LFB152:
 771:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 772:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 773:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      get SPI and I2S interrupt flag status
 774:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 775:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_int: SPI/I2S interrupt flag status
 776:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which are shown as below:
 777:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 778:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 779:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 780:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 781:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 782:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 783:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_FERR: format error interrupt flag
 784:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 785:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     FlagStatus: SET or RESET
 786:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 787:lib/GD32F4xx/Source/gd32f4xx_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t spi_i2s_int)
 788:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1527              		.loc 1 788 1 is_stmt 1 view -0
 1528              		.cfi_startproc
 1529              		@ args = 0, pretend = 0, frame = 0
 1530              		@ frame_needed = 0, uses_anonymous_args = 0
 1531              		@ link register save eliminated.
 789:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1532              		.loc 1 789 5 view .LVU352
 1533              		.loc 1 789 14 is_stmt 0 view .LVU353
 1534 0000 8368     		ldr	r3, [r0, #8]
 1535              	.LVL105:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 42


 790:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 1536              		.loc 1 790 5 is_stmt 1 view .LVU354
 1537              		.loc 1 790 14 is_stmt 0 view .LVU355
 1538 0002 4068     		ldr	r0, [r0, #4]
 1539              	.LVL106:
 791:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 792:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     switch(spi_i2s_int) {
 1540              		.loc 1 792 5 is_stmt 1 view .LVU356
 1541 0004 0629     		cmp	r1, #6
 1542 0006 09D8     		bhi	.L83
 1543 0008 DFE801F0 		tbb	[pc, r1]
 1544              	.L85:
 1545 000c 04       		.byte	(.L91-.L85)/2
 1546 000d 14       		.byte	(.L90-.L85)/2
 1547 000e 19       		.byte	(.L89-.L85)/2
 1548 000f 1E       		.byte	(.L88-.L85)/2
 1549 0010 23       		.byte	(.L87-.L85)/2
 1550 0011 28       		.byte	(.L86-.L85)/2
 1551 0012 0F       		.byte	(.L84-.L85)/2
 1552 0013 00       		.p2align 1
 1553              	.L91:
 793:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 794:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_TBE :
 795:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 1554              		.loc 1 795 9 view .LVU357
 1555              		.loc 1 795 14 is_stmt 0 view .LVU358
 1556 0014 03F00203 		and	r3, r3, #2
 1557              	.LVL107:
 796:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 1558              		.loc 1 796 9 is_stmt 1 view .LVU359
 1559              		.loc 1 796 14 is_stmt 0 view .LVU360
 1560 0018 00F08000 		and	r0, r0, #128
 1561              	.LVL108:
 797:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1562              		.loc 1 797 9 is_stmt 1 view .LVU361
 1563              	.L83:
 798:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 799:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_RBNE :
 800:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 801:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 802:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 803:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S overrun interrupt */
 804:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR :
 805:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 806:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 807:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 808:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI config error interrupt */
 809:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_INT_FLAG_CONFERR :
 810:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 811:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 812:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 813:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI CRC error interrupt */
 814:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_INT_FLAG_CRCERR :
 815:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 816:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 817:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 818:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* I2S underrun error interrupt */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 43


 819:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case I2S_INT_FLAG_TXURERR :
 820:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 821:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 822:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 823:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S format error interrupt */
 824:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_FERR :
 825:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 826:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 827:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 828:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default :
 829:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 830:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 831:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /*get SPI/I2S interrupt flag status */
 832:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(reg1 && reg2) {
 1564              		.loc 1 832 5 view .LVU362
 1565              		.loc 1 832 7 is_stmt 0 view .LVU363
 1566 001c 1BB1     		cbz	r3, .L93
 833:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         return SET;
 834:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 835:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         return RESET;
 1567              		.loc 1 835 16 discriminator 1 view .LVU364
 1568 001e 0038     		subs	r0, r0, #0
 1569              		.loc 1 835 16 discriminator 1 view .LVU365
 1570 0020 18BF     		it	ne
 1571 0022 0120     		movne	r0, #1
 1572              	.LVL109:
 1573              		.loc 1 835 16 discriminator 1 view .LVU366
 1574 0024 7047     		bx	lr
 1575              	.LVL110:
 1576              	.L93:
 1577              		.loc 1 835 16 view .LVU367
 1578 0026 1846     		mov	r0, r3
 1579              	.LVL111:
 836:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 837:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1580              		.loc 1 837 1 view .LVU368
 1581 0028 7047     		bx	lr
 1582              	.LVL112:
 1583              	.L84:
 825:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1584              		.loc 1 825 9 is_stmt 1 view .LVU369
 825:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1585              		.loc 1 825 14 is_stmt 0 view .LVU370
 1586 002a 03F48073 		and	r3, r3, #256
 1587              	.LVL113:
 826:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1588              		.loc 1 826 9 is_stmt 1 view .LVU371
 826:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1589              		.loc 1 826 14 is_stmt 0 view .LVU372
 1590 002e 00F02000 		and	r0, r0, #32
 1591              	.LVL114:
 827:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     default :
 1592              		.loc 1 827 9 is_stmt 1 view .LVU373
 1593 0032 F3E7     		b	.L83
 1594              	.L90:
 800:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1595              		.loc 1 800 9 view .LVU374
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 44


 800:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1596              		.loc 1 800 14 is_stmt 0 view .LVU375
 1597 0034 03F00103 		and	r3, r3, #1
 1598              	.LVL115:
 801:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1599              		.loc 1 801 9 is_stmt 1 view .LVU376
 801:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1600              		.loc 1 801 14 is_stmt 0 view .LVU377
 1601 0038 00F04000 		and	r0, r0, #64
 1602              	.LVL116:
 802:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S overrun interrupt */
 1603              		.loc 1 802 9 is_stmt 1 view .LVU378
 1604 003c EEE7     		b	.L83
 1605              	.L89:
 805:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1606              		.loc 1 805 9 view .LVU379
 805:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1607              		.loc 1 805 14 is_stmt 0 view .LVU380
 1608 003e 03F04003 		and	r3, r3, #64
 1609              	.LVL117:
 806:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1610              		.loc 1 806 9 is_stmt 1 view .LVU381
 806:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1611              		.loc 1 806 14 is_stmt 0 view .LVU382
 1612 0042 00F02000 		and	r0, r0, #32
 1613              	.LVL118:
 807:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI config error interrupt */
 1614              		.loc 1 807 9 is_stmt 1 view .LVU383
 1615 0046 E9E7     		b	.L83
 1616              	.L88:
 810:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1617              		.loc 1 810 9 view .LVU384
 810:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1618              		.loc 1 810 14 is_stmt 0 view .LVU385
 1619 0048 03F02003 		and	r3, r3, #32
 1620              	.LVL119:
 811:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1621              		.loc 1 811 9 is_stmt 1 view .LVU386
 811:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1622              		.loc 1 811 14 is_stmt 0 view .LVU387
 1623 004c 00F02000 		and	r0, r0, #32
 1624              	.LVL120:
 812:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI CRC error interrupt */
 1625              		.loc 1 812 9 is_stmt 1 view .LVU388
 1626 0050 E4E7     		b	.L83
 1627              	.L87:
 815:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1628              		.loc 1 815 9 view .LVU389
 815:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1629              		.loc 1 815 14 is_stmt 0 view .LVU390
 1630 0052 03F01003 		and	r3, r3, #16
 1631              	.LVL121:
 816:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1632              		.loc 1 816 9 is_stmt 1 view .LVU391
 816:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1633              		.loc 1 816 14 is_stmt 0 view .LVU392
 1634 0056 00F02000 		and	r0, r0, #32
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 45


 1635              	.LVL122:
 817:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* I2S underrun error interrupt */
 1636              		.loc 1 817 9 is_stmt 1 view .LVU393
 1637 005a DFE7     		b	.L83
 1638              	.L86:
 820:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1639              		.loc 1 820 9 view .LVU394
 820:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1640              		.loc 1 820 14 is_stmt 0 view .LVU395
 1641 005c 03F00803 		and	r3, r3, #8
 1642              	.LVL123:
 821:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1643              		.loc 1 821 9 is_stmt 1 view .LVU396
 821:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         break;
 1644              		.loc 1 821 14 is_stmt 0 view .LVU397
 1645 0060 00F02000 		and	r0, r0, #32
 1646              	.LVL124:
 822:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     /* SPI/I2S format error interrupt */
 1647              		.loc 1 822 9 is_stmt 1 view .LVU398
 1648 0064 DAE7     		b	.L83
 1649              		.cfi_endproc
 1650              	.LFE152:
 1652 0066 00BF     		.section	.text.spi_i2s_flag_get,"ax",%progbits
 1653              		.align	1
 1654              		.p2align 2,,3
 1655              		.global	spi_i2s_flag_get
 1656              		.syntax unified
 1657              		.thumb
 1658              		.thumb_func
 1660              	spi_i2s_flag_get:
 1661              	.LVL125:
 1662              	.LFB153:
 838:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 839:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 840:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      get SPI and I2S flag status
 841:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 842:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_flag: SPI/I2S flag status
 843:lib/GD32F4xx/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which are shown as below:
 844:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 845:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 846:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 847:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 848:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 849:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 850:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_FERR: format error flag
 851:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
 852:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
 853:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
 854:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 855:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 856:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 857:lib/GD32F4xx/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_FERR: format error flag
 858:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 859:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     FlagStatus: SET or RESET
 860:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 861:lib/GD32F4xx/Source/gd32f4xx_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t spi_i2s_flag)
 862:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 46


 1663              		.loc 1 862 1 view -0
 1664              		.cfi_startproc
 1665              		@ args = 0, pretend = 0, frame = 0
 1666              		@ frame_needed = 0, uses_anonymous_args = 0
 1667              		@ link register save eliminated.
 863:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     if(SPI_STAT(spi_periph) & spi_i2s_flag) {
 1668              		.loc 1 863 5 view .LVU400
 1669              		.loc 1 863 8 is_stmt 0 view .LVU401
 1670 0000 8368     		ldr	r3, [r0, #8]
 1671              		.loc 1 863 7 view .LVU402
 1672 0002 0B42     		tst	r3, r1
 864:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         return SET;
 865:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     } else {
 866:lib/GD32F4xx/Source/gd32f4xx_spi.c ****         return RESET;
 867:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     }
 868:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1673              		.loc 1 868 1 view .LVU403
 1674 0004 14BF     		ite	ne
 1675 0006 0120     		movne	r0, #1
 1676              	.LVL126:
 1677              		.loc 1 868 1 view .LVU404
 1678 0008 0020     		moveq	r0, #0
 1679 000a 7047     		bx	lr
 1680              		.cfi_endproc
 1681              	.LFE153:
 1683              		.section	.text.spi_crc_error_clear,"ax",%progbits
 1684              		.align	1
 1685              		.p2align 2,,3
 1686              		.global	spi_crc_error_clear
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1691              	spi_crc_error_clear:
 1692              	.LVL127:
 1693              	.LFB154:
 869:lib/GD32F4xx/Source/gd32f4xx_spi.c **** 
 870:lib/GD32F4xx/Source/gd32f4xx_spi.c **** /*!
 871:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \brief      clear SPI CRC error flag status
 872:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 873:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \param[out] none
 874:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     \retval     none
 875:lib/GD32F4xx/Source/gd32f4xx_spi.c **** */
 876:lib/GD32F4xx/Source/gd32f4xx_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 877:lib/GD32F4xx/Source/gd32f4xx_spi.c **** {
 1694              		.loc 1 877 1 is_stmt 1 view -0
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 0
 1697              		@ frame_needed = 0, uses_anonymous_args = 0
 1698              		@ link register save eliminated.
 878:lib/GD32F4xx/Source/gd32f4xx_spi.c ****     SPI_STAT(spi_periph) &= (uint32_t)(~SPI_FLAG_CRCERR);
 1699              		.loc 1 878 5 view .LVU406
 1700              		.loc 1 878 26 is_stmt 0 view .LVU407
 1701 0000 8368     		ldr	r3, [r0, #8]
 1702 0002 23F01003 		bic	r3, r3, #16
 1703 0006 8360     		str	r3, [r0, #8]
 879:lib/GD32F4xx/Source/gd32f4xx_spi.c **** }
 1704              		.loc 1 879 1 view .LVU408
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 47


 1705 0008 7047     		bx	lr
 1706              		.cfi_endproc
 1707              	.LFE154:
 1709 000a 00BF     		.text
 1710              	.Letext0:
 1711              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1712              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1713              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 1714              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
 1715              		.file 6 "lib/GD32F4xx/Include/gd32f4xx_spi.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 48


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_spi.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:18     .text.spi_i2s_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:25     .text.spi_i2s_deinit:0000000000000000 spi_i2s_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:193    .text.spi_i2s_deinit:00000000000000ac $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:199    .text.spi_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:206    .text.spi_struct_para_init:0000000000000000 spi_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:234    .text.spi_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:241    .text.spi_init:0000000000000000 spi_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:308    .text.spi_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:315    .text.spi_enable:0000000000000000 spi_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:334    .text.spi_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:341    .text.spi_disable:0000000000000000 spi_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:360    .text.i2s_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:367    .text.i2s_init:0000000000000000 i2s_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:418    .text.i2s_psc_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:425    .text.i2s_psc_config:0000000000000000 i2s_psc_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:617    .text.i2s_psc_config:00000000000000bc $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:625    .text.i2s_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:632    .text.i2s_enable:0000000000000000 i2s_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:651    .text.i2s_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:658    .text.i2s_disable:0000000000000000 i2s_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:677    .text.spi_nss_output_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:684    .text.spi_nss_output_enable:0000000000000000 spi_nss_output_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:703    .text.spi_nss_output_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:710    .text.spi_nss_output_disable:0000000000000000 spi_nss_output_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:729    .text.spi_nss_internal_high:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:736    .text.spi_nss_internal_high:0000000000000000 spi_nss_internal_high
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:755    .text.spi_nss_internal_low:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:762    .text.spi_nss_internal_low:0000000000000000 spi_nss_internal_low
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:781    .text.spi_dma_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:788    .text.spi_dma_enable:0000000000000000 spi_dma_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:817    .text.spi_dma_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:824    .text.spi_dma_disable:0000000000000000 spi_dma_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:853    .text.spi_i2s_data_frame_format_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:860    .text.spi_i2s_data_frame_format_config:0000000000000000 spi_i2s_data_frame_format_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:886    .text.spi_i2s_data_transmit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:893    .text.spi_i2s_data_transmit:0000000000000000 spi_i2s_data_transmit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:910    .text.spi_i2s_data_receive:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:917    .text.spi_i2s_data_receive:0000000000000000 spi_i2s_data_receive
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:936    .text.spi_bidirectional_transfer_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:943    .text.spi_bidirectional_transfer_config:0000000000000000 spi_bidirectional_transfer_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:970    .text.spi_crc_polynomial_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:977    .text.spi_crc_polynomial_set:0000000000000000 spi_crc_polynomial_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:994    .text.spi_crc_polynomial_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1001   .text.spi_crc_polynomial_get:0000000000000000 spi_crc_polynomial_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1020   .text.spi_crc_on:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1027   .text.spi_crc_on:0000000000000000 spi_crc_on
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1046   .text.spi_crc_off:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1053   .text.spi_crc_off:0000000000000000 spi_crc_off
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1072   .text.spi_crc_next:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1079   .text.spi_crc_next:0000000000000000 spi_crc_next
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1098   .text.spi_crc_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1105   .text.spi_crc_get:0000000000000000 spi_crc_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1137   .text.spi_ti_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1144   .text.spi_ti_mode_enable:0000000000000000 spi_ti_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1163   .text.spi_ti_mode_disable:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s 			page 49


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1170   .text.spi_ti_mode_disable:0000000000000000 spi_ti_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1189   .text.i2s_full_duplex_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1196   .text.i2s_full_duplex_mode_config:0000000000000000 i2s_full_duplex_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1257   .text.qspi_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1264   .text.qspi_enable:0000000000000000 qspi_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1283   .text.qspi_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1290   .text.qspi_disable:0000000000000000 qspi_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1309   .text.qspi_write_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1316   .text.qspi_write_enable:0000000000000000 qspi_write_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1335   .text.qspi_read_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1342   .text.qspi_read_enable:0000000000000000 qspi_read_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1361   .text.qspi_io23_output_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1368   .text.qspi_io23_output_enable:0000000000000000 qspi_io23_output_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1387   .text.qspi_io23_output_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1394   .text.qspi_io23_output_disable:0000000000000000 qspi_io23_output_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1413   .text.spi_i2s_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1420   .text.spi_i2s_interrupt_enable:0000000000000000 spi_i2s_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1465   .text.spi_i2s_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1472   .text.spi_i2s_interrupt_disable:0000000000000000 spi_i2s_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1517   .text.spi_i2s_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1524   .text.spi_i2s_interrupt_flag_get:0000000000000000 spi_i2s_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1545   .text.spi_i2s_interrupt_flag_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1653   .text.spi_i2s_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1660   .text.spi_i2s_flag_get:0000000000000000 spi_i2s_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1684   .text.spi_crc_error_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1691   .text.spi_crc_error_clear:0000000000000000 spi_crc_error_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1552   .text.spi_i2s_interrupt_flag_get:0000000000000013 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccOYjfq8.s:1552   .text.spi_i2s_interrupt_flag_get:0000000000000014 $t

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_osci_on
rcu_osci_stab_wait
rcu_i2s_clock_config
