-- ------------------------------------------------------
-- Title: BOARD FILE for [see filename]
-- Author: Albert Faber, Copyright (c) 2008..2014, all rights reserved.
-- Adapted-by: Joep Suijs
-- Compiler: 2.4q3
--
-- This file is part of jallib (https://github.com/jallib/jallib)
-- Released under the ZLIB license (http://www.opensource.org/licenses/zlib-license.html)
--
-- Description: This file defines the configuration of a specific test-board.
-- --
-- BOARD DESCRIPTION
-- -----------------
-- --
-- This file is the setup for my homebrew, PICDEM like 18f4550 board
-- The board consist of a reset button switch to gnd (tided to pin1, with 4k7 pull up)
-- A program button switch to gnd (tided to pin37, with 4k7 pull up)
-- A 20 MHz external crystal and 15pf caps connected to OSC1/2
-- pin 18 (Vusb) with a 220 nF capacitor to the ground
-- The connection between PC and the 18F4450
-- +5v to power the board
-- data- wire to pin 23 (D-)
-- data+ wire to pin 24 (D+)
-- ground wire to the Vss of the PIC
--
-- In addition, a MAX232 chip connccted to the USART pins, for serial (mainly to debug)
-- communication.
-- The board is loaded with the standard microchip bootloader, therefore the examples
-- are compiled with the following JAL compiler flags: -loader18 -no-fuse
--
-- Sources:
-- Sources: http://www.microchip.org for PICDEM docs
--
-- Notes:
--
-- ------------------------------------------------------

-- This board is used as a reference while generating samples
;@jallib preferred

;@jallib section chipdef
-- chip setup
include 18f4550

-- even though the external crystal is 20 MHz, the configuration is such that
-- the CPU clock is derived from the 96 Mhz PLL clock (div2), therefore set
-- target frequency to 48 MHz
pragma target clock       48_000_000


-- fuses
pragma target PLLDIV        P5          -- divide by 5 - 20MHZ_INPUT
pragma target CPUDIV        P1          -- [primary oscillator src: /1][96 mhz pll src: /2]
pragma target USBDIV        P2          -- CLOCK_SRC_FROM_96MHZ_PLL_2
pragma target OSC           HS_PLL
pragma target FCMEN         DISABLED
pragma target IESO          DISABLED
pragma target PWRTE         DISABLED    -- power up timer
pragma target VREGEN        ENABLED     -- USB voltage regulator
pragma target VOLTAGE       MINIMUM     -- brown out voltage
pragma target BROWNOUT      DISABLED    -- no brownout detection
pragma target WDTPS         P32K        -- watch dog saler setting
pragma target WDT           CONTROL     -- watchdog software controlled
pragma target CCP2MUX       pin_C1      -- CCP2 on pin C1
pragma target PBADEN        DIGITAL     -- digital input port<0..4>
pragma target LPT1OSC       LOW_POWER   -- low power timer 1
pragma target MCLR          EXTERNAL    -- master reset on RE3
pragma target STVR          DISABLED    -- reset on stack over/under flow
pragma target LVP           DISABLED    -- no low-voltage programming
pragma target XINST         ENABLED     -- extended instruction set
pragma target DEBUG         DISABLED    -- background debugging
pragma target CP0           DISABLED    -- code block 0 not protected
pragma target CP1           DISABLED    -- code block 1 not protected
pragma target CP2           DISABLED    -- code block 2 not protected
pragma target CP3           DISABLED    -- code block 3 not protected
pragma target CPB           DISABLED    -- bootblock code not write protected
pragma target CPD           DISABLED    -- eeprom code not write protected
pragma target WRT0          DISABLED    -- table writeblock 0 not protected
pragma target WRT1          DISABLED    -- table write block 1 not protected
pragma target WRT2          DISABLED    -- table write block 2 not protected
pragma target WRT3          DISABLED    -- table write block 3 not protected
pragma target WRTB          DISABLED    -- bootblock not write protected
pragma target WRTD          DISABLED    -- eeprom not write protected
pragma target WRTC          DISABLED    -- config not write protected
pragma target EBTR0         DISABLED    -- table read block 0 not protected
pragma target EBTR1         DISABLED    -- table read block 1 not protected
pragma target EBTR2         DISABLED    -- table read block 2 not protected
pragma target EBTR3         DISABLED    -- table read block 3 not protected
pragma target EBTRB         DISABLED    -- boot block not protected

WDTCON_SWDTEN = OFF                     -- disable watchdog

;@jallib section led
-- LED IO definition
alias led is pin_b3
alias led_direction is pin_b3_direction
alias led2 is pin_b1
alias led2_direction is pin_b1_direction

;@jallib section button
-- button IO definition
alias button             is pin_c0
alias button_direction   is pin_c0_direction

;@jallib section serial
const serial_hw_baudrate = 115_200

;@jallib section serial_software
const serial_sw_baudrate = 9600
alias serial_sw_tx_pin           is pin_C6
alias serial_sw_tx_pin_direction is pin_C6_direction
alias serial_sw_rx_pin           is pin_C7

;@jallib section lcd_hd44780_4

procedure PORTLCD'put(byte in x) is

    var volatile bit x_0 at x:0
    var volatile bit x_1 at x:1
    var volatile bit x_2 at x:2
    var volatile bit x_3 at x:3

    pin_b1 = x_0
    pin_b2 = x_1
    pin_b3 = x_2
    pin_b4 = x_3
end procedure

function PORTLCD'get() return byte is
    var byte ret
    var volatile bit ret_0 at ret:0 = pin_b1
    var volatile bit ret_1 at ret:1 = pin_b2
    var volatile bit ret_2 at ret:2 = pin_b3
    var volatile bit ret_3 at ret:3 = pin_b4
    return ret
end function

procedure PORTLCD_direction'put(byte in x) is

    var volatile bit x_0 at x:0
    var volatile bit x_1 at x:1
    var volatile bit x_2 at x:2
    var volatile bit x_3 at x:3

    pin_b1_direction = x_0
    pin_b2_direction = x_1
    pin_b3_direction = x_2
    pin_b4_direction = x_3
end procedure

function PORTLCD_direction'get() return byte is
    var byte ret
    var volatile bit ret_0 at ret:0 = pin_b1_direction
    var volatile bit ret_1 at ret:1 = pin_b2_direction
    var volatile bit ret_2 at ret:2 = pin_b3_direction
    var volatile bit ret_3 at ret:3 = pin_b4_direction
    return ret
end function

-- LCD IO definition
alias lcd_rs           is pin_d2              -- LCD command/data select.
alias lcd_rs_direction is pin_d2_direction
alias lcd_en           is pin_b0              -- LCD data trigger
alias lcd_en_direction is pin_b0_direction

alias lcd_dataport is portlcd             -- LCD data  port
alias lcd_dataport_direction is portlcd_direction

const byte LCD_ROWS     = 2                     -- 2 lines
const byte LCD_CHARS    = 16                    -- 16 chars per line

;@jallib section i2c
-- I2C io definition, using hardware I2C, currently mutual exlusive with display
-- this will be fixed in next board
alias i2c_scl            is pin_b1
alias i2c_scl_direction  is pin_b1_direction
alias i2c_sda            is pin_b0
alias i2c_sda_direction  is pin_b0_direction


;@jallib section bootloader
alias bootloader_program_pin    is pin_b5
alias bootloader_program_pin_direction  is pin_b5_direction

;@jallib section ccp
-- no specific ccp settings, section required though to generate samples

;@jallib section jseven
-- use default pin setup from jseven.jal

