Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 16 15:34:31 2021
| Host         : DESKTOP-JT5I3PO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           10 |
| Yes          | No                    | No                     |              30 |            8 |
| Yes          | No                    | Yes                    |            1064 |          508 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                |                  |                1 |              2 |
| ~clk_IBUF_BUFG |                                |                  |                2 |              3 |
| ~clk_IBUF_BUFG | ifetch/PC[31]_i_1_n_0          | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | ifetch/ledout_reg[23]_8[1]     | rst_IBUF         |                3 |              8 |
| ~clk_IBUF_BUFG | ifetch/switchrdata_reg[0]_1[0] | rst_IBUF         |                4 |             16 |
|  clk_IBUF_BUFG | ifetch/ledout_reg[23]_8[0]     | rst_IBUF         |                7 |             16 |
| ~clk_IBUF_BUFG |                                | rst_IBUF         |               10 |             26 |
| ~clk_IBUF_BUFG | ifetch/link_addr[29]_i_1_n_0   |                  |                8 |             30 |
|  clk_IBUF_BUFG | ifetch/register_reg[11][31][0] | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[12][31][0] | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[13][31][0] | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[14][31][0] | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[15][31][0] | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[16][31][0] | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[25][31][0] | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[7][31][0]  | rst_IBUF         |               23 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[22][31][0] | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[27][31][0] | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[4][31][0]  | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[23][31][0] | rst_IBUF         |               25 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[5][31][0]  | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[1][31][0]  | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[30][31][0] | rst_IBUF         |               21 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[21][31][0] | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[3][31][0]  | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[20][31][0] | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[17][31][0] | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[31][31][0] | rst_IBUF         |               24 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[26][31][0] | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[28][31][0] | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[19][31][0] | rst_IBUF         |               10 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[2][31][0]  | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[24][31][0] | rst_IBUF         |               12 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[6][31][0]  | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[8][31][0]  | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[29][31][0] | rst_IBUF         |               18 |             32 |
|  clk_IBUF_BUFG | ifetch/E[0]                    | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[18][31][0] | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[10][31][0] | rst_IBUF         |                9 |             32 |
|  clk_IBUF_BUFG | ifetch/register_reg[9][31][0]  | rst_IBUF         |               21 |             32 |
+----------------+--------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


