
SAMGELHEALERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000044f4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20000000  004044f4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000484  2000084c  00404d40  0002084c  2**2
                  ALLOC
  3 .stack        00003000  20000cd0  004051c4  0002084c  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020876  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000c32b  00000000  00000000  000208cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e29  00000000  00000000  0002cbfa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006c08  00000000  00000000  0002ea23  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000bc0  00000000  00000000  0003562b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ab0  00000000  00000000  000361eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001340b  00000000  00000000  00036c9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000cdef  00000000  00000000  0004a0a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0004c8e5  00000000  00000000  00056e95  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000038a0  00000000  00000000  000a377c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003cd0 	.word	0x20003cd0
  400004:	00401dcd 	.word	0x00401dcd
  400008:	00401e95 	.word	0x00401e95
  40000c:	00401e95 	.word	0x00401e95
  400010:	00401e95 	.word	0x00401e95
  400014:	00401e95 	.word	0x00401e95
  400018:	00401e95 	.word	0x00401e95
	...
  40002c:	00401e95 	.word	0x00401e95
  400030:	00401e95 	.word	0x00401e95
  400034:	00000000 	.word	0x00000000
  400038:	00401e95 	.word	0x00401e95
  40003c:	004023cd 	.word	0x004023cd
  400040:	00401e95 	.word	0x00401e95
  400044:	00401e95 	.word	0x00401e95
  400048:	00401e95 	.word	0x00401e95
  40004c:	00401e95 	.word	0x00401e95
  400050:	00401e95 	.word	0x00401e95
  400054:	00401e95 	.word	0x00401e95
  400058:	00401e95 	.word	0x00401e95
  40005c:	00000000 	.word	0x00000000
  400060:	00401e95 	.word	0x00401e95
  400064:	00401e95 	.word	0x00401e95
  400068:	00000000 	.word	0x00000000
  40006c:	00400a15 	.word	0x00400a15
  400070:	00400a2d 	.word	0x00400a2d
  400074:	00000000 	.word	0x00000000
  400078:	00401e95 	.word	0x00401e95
  40007c:	00401e95 	.word	0x00401e95
	...
  400088:	00401e95 	.word	0x00401e95
  40008c:	00401e95 	.word	0x00401e95
  400090:	00401e95 	.word	0x00401e95
  400094:	00401e95 	.word	0x00401e95
  400098:	00401e95 	.word	0x00401e95
  40009c:	00401e95 	.word	0x00401e95
  4000a0:	00401e95 	.word	0x00401e95
  4000a4:	00401e95 	.word	0x00401e95
	...
  4000b4:	00401e95 	.word	0x00401e95
  4000b8:	00401e95 	.word	0x00401e95
  4000bc:	00401e95 	.word	0x00401e95
  4000c0:	00401e95 	.word	0x00401e95
  4000c4:	00401e95 	.word	0x00401e95
  4000c8:	00401e95 	.word	0x00401e95

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000084c 	.word	0x2000084c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004044f4 	.word	0x004044f4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000850 	.word	0x20000850
  40011c:	004044f4 	.word	0x004044f4
  400120:	004044f4 	.word	0x004044f4
  400124:	00000000 	.word	0x00000000

00400128 <CBuffGetRxBytes>:

 #include <asf.h>
 #include "cBuff.h"

  uint32_t CBuffGetRxBytes(struct cBuff_t *cbuff)
 {
  400128:	b480      	push	{r7}
  40012a:	b085      	sub	sp, #20
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	uint32_t recvdBytes;

	if(cbuff->wPtr>cbuff->rPtr)
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	f893 2065 	ldrb.w	r2, [r3, #101]	; 0x65
  400136:	687b      	ldr	r3, [r7, #4]
  400138:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40013c:	429a      	cmp	r2, r3
  40013e:	d909      	bls.n	400154 <CBuffGetRxBytes+0x2c>
	{
		recvdBytes = (cbuff->wPtr - cbuff->rPtr);
  400140:	687b      	ldr	r3, [r7, #4]
  400142:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
  400146:	461a      	mov	r2, r3
  400148:	687b      	ldr	r3, [r7, #4]
  40014a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40014e:	1ad3      	subs	r3, r2, r3
  400150:	60fb      	str	r3, [r7, #12]
  400152:	e014      	b.n	40017e <CBuffGetRxBytes+0x56>
	}
	else if(cbuff->wPtr<cbuff->rPtr)
  400154:	687b      	ldr	r3, [r7, #4]
  400156:	f893 2065 	ldrb.w	r2, [r3, #101]	; 0x65
  40015a:	687b      	ldr	r3, [r7, #4]
  40015c:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  400160:	429a      	cmp	r2, r3
  400162:	d20a      	bcs.n	40017a <CBuffGetRxBytes+0x52>
	{
		recvdBytes = (CBUFF_SIZE - cbuff->rPtr) + cbuff->wPtr;
  400164:	687b      	ldr	r3, [r7, #4]
  400166:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40016a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
  40016e:	687a      	ldr	r2, [r7, #4]
  400170:	f892 2065 	ldrb.w	r2, [r2, #101]	; 0x65
  400174:	4413      	add	r3, r2
  400176:	60fb      	str	r3, [r7, #12]
  400178:	e001      	b.n	40017e <CBuffGetRxBytes+0x56>
	}
	else
	{
		recvdBytes = 0;
  40017a:	2300      	movs	r3, #0
  40017c:	60fb      	str	r3, [r7, #12]
	}
	return recvdBytes;
  40017e:	68fb      	ldr	r3, [r7, #12]
 }
  400180:	4618      	mov	r0, r3
  400182:	3714      	adds	r7, #20
  400184:	46bd      	mov	sp, r7
  400186:	bc80      	pop	{r7}
  400188:	4770      	bx	lr
  40018a:	bf00      	nop

0040018c <CBuffReadByte>:
 
 CBUFF_TYPE CBuffReadByte(struct cBuff_t *cbuff)
 {
  40018c:	b480      	push	{r7}
  40018e:	b085      	sub	sp, #20
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
	CBUFF_TYPE retVal;

	retVal = cbuff->buff[cbuff->rPtr++];
  400194:	687b      	ldr	r3, [r7, #4]
  400196:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  40019a:	1c5a      	adds	r2, r3, #1
  40019c:	b2d1      	uxtb	r1, r2
  40019e:	687a      	ldr	r2, [r7, #4]
  4001a0:	f882 1064 	strb.w	r1, [r2, #100]	; 0x64
  4001a4:	461a      	mov	r2, r3
  4001a6:	687b      	ldr	r3, [r7, #4]
  4001a8:	5c9b      	ldrb	r3, [r3, r2]
  4001aa:	73fb      	strb	r3, [r7, #15]
	if(cbuff->rPtr>(CBUFF_SIZE-1))
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  4001b2:	2b63      	cmp	r3, #99	; 0x63
  4001b4:	d903      	bls.n	4001be <CBuffReadByte+0x32>
	{
		cbuff->rPtr = 0;
  4001b6:	687b      	ldr	r3, [r7, #4]
  4001b8:	2200      	movs	r2, #0
  4001ba:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	}
	return retVal;
  4001be:	7bfb      	ldrb	r3, [r7, #15]
 }
  4001c0:	4618      	mov	r0, r3
  4001c2:	3714      	adds	r7, #20
  4001c4:	46bd      	mov	sp, r7
  4001c6:	bc80      	pop	{r7}
  4001c8:	4770      	bx	lr
  4001ca:	bf00      	nop

004001cc <CBuffWriteByte>:
  
 void CBuffWriteByte(struct cBuff_t *cbuff, CBUFF_TYPE dByte)
 {
  4001cc:	b480      	push	{r7}
  4001ce:	b083      	sub	sp, #12
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	460b      	mov	r3, r1
  4001d6:	70fb      	strb	r3, [r7, #3]
	cbuff->buff[cbuff->wPtr++] = dByte;
  4001d8:	687b      	ldr	r3, [r7, #4]
  4001da:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
  4001de:	1c5a      	adds	r2, r3, #1
  4001e0:	b2d1      	uxtb	r1, r2
  4001e2:	687a      	ldr	r2, [r7, #4]
  4001e4:	f882 1065 	strb.w	r1, [r2, #101]	; 0x65
  4001e8:	4619      	mov	r1, r3
  4001ea:	687b      	ldr	r3, [r7, #4]
  4001ec:	78fa      	ldrb	r2, [r7, #3]
  4001ee:	545a      	strb	r2, [r3, r1]
	if(cbuff->wPtr>(CBUFF_SIZE-1))
  4001f0:	687b      	ldr	r3, [r7, #4]
  4001f2:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
  4001f6:	2b63      	cmp	r3, #99	; 0x63
  4001f8:	d903      	bls.n	400202 <CBuffWriteByte+0x36>
	{
		cbuff->wPtr = 0;
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	2200      	movs	r2, #0
  4001fe:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	}
  400202:	bf00      	nop
  400204:	370c      	adds	r7, #12
  400206:	46bd      	mov	sp, r7
  400208:	bc80      	pop	{r7}
  40020a:	4770      	bx	lr

0040020c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40020c:	b480      	push	{r7}
  40020e:	b083      	sub	sp, #12
  400210:	af00      	add	r7, sp, #0
  400212:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400214:	687b      	ldr	r3, [r7, #4]
  400216:	2b07      	cmp	r3, #7
  400218:	d825      	bhi.n	400266 <osc_get_rate+0x5a>
  40021a:	a201      	add	r2, pc, #4	; (adr r2, 400220 <osc_get_rate+0x14>)
  40021c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400220:	00400241 	.word	0x00400241
  400224:	00400247 	.word	0x00400247
  400228:	0040024d 	.word	0x0040024d
  40022c:	00400253 	.word	0x00400253
  400230:	00400257 	.word	0x00400257
  400234:	0040025b 	.word	0x0040025b
  400238:	0040025f 	.word	0x0040025f
  40023c:	00400263 	.word	0x00400263
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400240:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400244:	e010      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40024a:	e00d      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40024c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400250:	e00a      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400252:	4b08      	ldr	r3, [pc, #32]	; (400274 <osc_get_rate+0x68>)
  400254:	e008      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400256:	4b08      	ldr	r3, [pc, #32]	; (400278 <osc_get_rate+0x6c>)
  400258:	e006      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40025a:	4b08      	ldr	r3, [pc, #32]	; (40027c <osc_get_rate+0x70>)
  40025c:	e004      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40025e:	4b07      	ldr	r3, [pc, #28]	; (40027c <osc_get_rate+0x70>)
  400260:	e002      	b.n	400268 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400262:	4b06      	ldr	r3, [pc, #24]	; (40027c <osc_get_rate+0x70>)
  400264:	e000      	b.n	400268 <osc_get_rate+0x5c>
	}

	return 0;
  400266:	2300      	movs	r3, #0
}
  400268:	4618      	mov	r0, r3
  40026a:	370c      	adds	r7, #12
  40026c:	46bd      	mov	sp, r7
  40026e:	bc80      	pop	{r7}
  400270:	4770      	bx	lr
  400272:	bf00      	nop
  400274:	003d0900 	.word	0x003d0900
  400278:	007a1200 	.word	0x007a1200
  40027c:	00b71b00 	.word	0x00b71b00

00400280 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400280:	b580      	push	{r7, lr}
  400282:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400284:	2006      	movs	r0, #6
  400286:	4b04      	ldr	r3, [pc, #16]	; (400298 <sysclk_get_main_hz+0x18>)
  400288:	4798      	blx	r3
  40028a:	4602      	mov	r2, r0
  40028c:	4613      	mov	r3, r2
  40028e:	009b      	lsls	r3, r3, #2
  400290:	4413      	add	r3, r2
  400292:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400294:	4618      	mov	r0, r3
  400296:	bd80      	pop	{r7, pc}
  400298:	0040020d 	.word	0x0040020d

0040029c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40029c:	b580      	push	{r7, lr}
  40029e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4002a0:	4b02      	ldr	r3, [pc, #8]	; (4002ac <sysclk_get_peripheral_hz+0x10>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4002a8:	4618      	mov	r0, r3
  4002aa:	bd80      	pop	{r7, pc}
  4002ac:	00400281 	.word	0x00400281

004002b0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4002b0:	b580      	push	{r7, lr}
  4002b2:	b082      	sub	sp, #8
  4002b4:	af00      	add	r7, sp, #0
  4002b6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4002b8:	6878      	ldr	r0, [r7, #4]
  4002ba:	4b03      	ldr	r3, [pc, #12]	; (4002c8 <sysclk_enable_peripheral_clock+0x18>)
  4002bc:	4798      	blx	r3
}
  4002be:	bf00      	nop
  4002c0:	3708      	adds	r7, #8
  4002c2:	46bd      	mov	sp, r7
  4002c4:	bd80      	pop	{r7, pc}
  4002c6:	bf00      	nop
  4002c8:	00401c85 	.word	0x00401c85

004002cc <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4002cc:	b580      	push	{r7, lr}
  4002ce:	b08c      	sub	sp, #48	; 0x30
  4002d0:	af00      	add	r7, sp, #0
  4002d2:	6078      	str	r0, [r7, #4]
  4002d4:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4002d6:	4b31      	ldr	r3, [pc, #196]	; (40039c <usart_serial_init+0xd0>)
  4002d8:	4798      	blx	r3
  4002da:	4603      	mov	r3, r0
  4002dc:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4002de:	683b      	ldr	r3, [r7, #0]
  4002e0:	681b      	ldr	r3, [r3, #0]
  4002e2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4002e4:	683b      	ldr	r3, [r7, #0]
  4002e6:	689b      	ldr	r3, [r3, #8]
  4002e8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4002ea:	683b      	ldr	r3, [r7, #0]
  4002ec:	681b      	ldr	r3, [r3, #0]
  4002ee:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4002f0:	683b      	ldr	r3, [r7, #0]
  4002f2:	685b      	ldr	r3, [r3, #4]
  4002f4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4002f6:	683b      	ldr	r3, [r7, #0]
  4002f8:	689b      	ldr	r3, [r3, #8]
  4002fa:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4002fc:	683b      	ldr	r3, [r7, #0]
  4002fe:	68db      	ldr	r3, [r3, #12]
  400300:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400302:	2300      	movs	r3, #0
  400304:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400306:	687b      	ldr	r3, [r7, #4]
  400308:	4a25      	ldr	r2, [pc, #148]	; (4003a0 <usart_serial_init+0xd4>)
  40030a:	4293      	cmp	r3, r2
  40030c:	d108      	bne.n	400320 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40030e:	2008      	movs	r0, #8
  400310:	4b24      	ldr	r3, [pc, #144]	; (4003a4 <usart_serial_init+0xd8>)
  400312:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400314:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400318:	4619      	mov	r1, r3
  40031a:	6878      	ldr	r0, [r7, #4]
  40031c:	4b22      	ldr	r3, [pc, #136]	; (4003a8 <usart_serial_init+0xdc>)
  40031e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	4a22      	ldr	r2, [pc, #136]	; (4003ac <usart_serial_init+0xe0>)
  400324:	4293      	cmp	r3, r2
  400326:	d108      	bne.n	40033a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  400328:	2009      	movs	r0, #9
  40032a:	4b1e      	ldr	r3, [pc, #120]	; (4003a4 <usart_serial_init+0xd8>)
  40032c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40032e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400332:	4619      	mov	r1, r3
  400334:	6878      	ldr	r0, [r7, #4]
  400336:	4b1c      	ldr	r3, [pc, #112]	; (4003a8 <usart_serial_init+0xdc>)
  400338:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40033a:	687b      	ldr	r3, [r7, #4]
  40033c:	4a1c      	ldr	r2, [pc, #112]	; (4003b0 <usart_serial_init+0xe4>)
  40033e:	4293      	cmp	r3, r2
  400340:	d111      	bne.n	400366 <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  400342:	200e      	movs	r0, #14
  400344:	4b17      	ldr	r3, [pc, #92]	; (4003a4 <usart_serial_init+0xd8>)
  400346:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400348:	4b14      	ldr	r3, [pc, #80]	; (40039c <usart_serial_init+0xd0>)
  40034a:	4798      	blx	r3
  40034c:	4602      	mov	r2, r0
  40034e:	f107 030c 	add.w	r3, r7, #12
  400352:	4619      	mov	r1, r3
  400354:	6878      	ldr	r0, [r7, #4]
  400356:	4b17      	ldr	r3, [pc, #92]	; (4003b4 <usart_serial_init+0xe8>)
  400358:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40035a:	6878      	ldr	r0, [r7, #4]
  40035c:	4b16      	ldr	r3, [pc, #88]	; (4003b8 <usart_serial_init+0xec>)
  40035e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400360:	6878      	ldr	r0, [r7, #4]
  400362:	4b16      	ldr	r3, [pc, #88]	; (4003bc <usart_serial_init+0xf0>)
  400364:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400366:	687b      	ldr	r3, [r7, #4]
  400368:	4a15      	ldr	r2, [pc, #84]	; (4003c0 <usart_serial_init+0xf4>)
  40036a:	4293      	cmp	r3, r2
  40036c:	d111      	bne.n	400392 <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40036e:	200f      	movs	r0, #15
  400370:	4b0c      	ldr	r3, [pc, #48]	; (4003a4 <usart_serial_init+0xd8>)
  400372:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400374:	4b09      	ldr	r3, [pc, #36]	; (40039c <usart_serial_init+0xd0>)
  400376:	4798      	blx	r3
  400378:	4602      	mov	r2, r0
  40037a:	f107 030c 	add.w	r3, r7, #12
  40037e:	4619      	mov	r1, r3
  400380:	6878      	ldr	r0, [r7, #4]
  400382:	4b0c      	ldr	r3, [pc, #48]	; (4003b4 <usart_serial_init+0xe8>)
  400384:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400386:	6878      	ldr	r0, [r7, #4]
  400388:	4b0b      	ldr	r3, [pc, #44]	; (4003b8 <usart_serial_init+0xec>)
  40038a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40038c:	6878      	ldr	r0, [r7, #4]
  40038e:	4b0b      	ldr	r3, [pc, #44]	; (4003bc <usart_serial_init+0xf0>)
  400390:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  400392:	bf00      	nop
  400394:	3730      	adds	r7, #48	; 0x30
  400396:	46bd      	mov	sp, r7
  400398:	bd80      	pop	{r7, pc}
  40039a:	bf00      	nop
  40039c:	0040029d 	.word	0x0040029d
  4003a0:	400e0600 	.word	0x400e0600
  4003a4:	004002b1 	.word	0x004002b1
  4003a8:	00400bdd 	.word	0x00400bdd
  4003ac:	400e0800 	.word	0x400e0800
  4003b0:	40024000 	.word	0x40024000
  4003b4:	00400df1 	.word	0x00400df1
  4003b8:	00400e75 	.word	0x00400e75
  4003bc:	00400ebd 	.word	0x00400ebd
  4003c0:	40028000 	.word	0x40028000

004003c4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4003c4:	b580      	push	{r7, lr}
  4003c6:	b082      	sub	sp, #8
  4003c8:	af00      	add	r7, sp, #0
  4003ca:	6078      	str	r0, [r7, #4]
  4003cc:	460b      	mov	r3, r1
  4003ce:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	4a20      	ldr	r2, [pc, #128]	; (400454 <usart_serial_putchar+0x90>)
  4003d4:	4293      	cmp	r3, r2
  4003d6:	d10a      	bne.n	4003ee <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4003d8:	bf00      	nop
  4003da:	78fb      	ldrb	r3, [r7, #3]
  4003dc:	4619      	mov	r1, r3
  4003de:	6878      	ldr	r0, [r7, #4]
  4003e0:	4b1d      	ldr	r3, [pc, #116]	; (400458 <usart_serial_putchar+0x94>)
  4003e2:	4798      	blx	r3
  4003e4:	4603      	mov	r3, r0
  4003e6:	2b00      	cmp	r3, #0
  4003e8:	d1f7      	bne.n	4003da <usart_serial_putchar+0x16>
		return 1;
  4003ea:	2301      	movs	r3, #1
  4003ec:	e02d      	b.n	40044a <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4003ee:	687b      	ldr	r3, [r7, #4]
  4003f0:	4a1a      	ldr	r2, [pc, #104]	; (40045c <usart_serial_putchar+0x98>)
  4003f2:	4293      	cmp	r3, r2
  4003f4:	d10a      	bne.n	40040c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4003f6:	bf00      	nop
  4003f8:	78fb      	ldrb	r3, [r7, #3]
  4003fa:	4619      	mov	r1, r3
  4003fc:	6878      	ldr	r0, [r7, #4]
  4003fe:	4b16      	ldr	r3, [pc, #88]	; (400458 <usart_serial_putchar+0x94>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	2b00      	cmp	r3, #0
  400406:	d1f7      	bne.n	4003f8 <usart_serial_putchar+0x34>
		return 1;
  400408:	2301      	movs	r3, #1
  40040a:	e01e      	b.n	40044a <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40040c:	687b      	ldr	r3, [r7, #4]
  40040e:	4a14      	ldr	r2, [pc, #80]	; (400460 <usart_serial_putchar+0x9c>)
  400410:	4293      	cmp	r3, r2
  400412:	d10a      	bne.n	40042a <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  400414:	bf00      	nop
  400416:	78fb      	ldrb	r3, [r7, #3]
  400418:	4619      	mov	r1, r3
  40041a:	6878      	ldr	r0, [r7, #4]
  40041c:	4b11      	ldr	r3, [pc, #68]	; (400464 <usart_serial_putchar+0xa0>)
  40041e:	4798      	blx	r3
  400420:	4603      	mov	r3, r0
  400422:	2b00      	cmp	r3, #0
  400424:	d1f7      	bne.n	400416 <usart_serial_putchar+0x52>
		return 1;
  400426:	2301      	movs	r3, #1
  400428:	e00f      	b.n	40044a <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40042a:	687b      	ldr	r3, [r7, #4]
  40042c:	4a0e      	ldr	r2, [pc, #56]	; (400468 <usart_serial_putchar+0xa4>)
  40042e:	4293      	cmp	r3, r2
  400430:	d10a      	bne.n	400448 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  400432:	bf00      	nop
  400434:	78fb      	ldrb	r3, [r7, #3]
  400436:	4619      	mov	r1, r3
  400438:	6878      	ldr	r0, [r7, #4]
  40043a:	4b0a      	ldr	r3, [pc, #40]	; (400464 <usart_serial_putchar+0xa0>)
  40043c:	4798      	blx	r3
  40043e:	4603      	mov	r3, r0
  400440:	2b00      	cmp	r3, #0
  400442:	d1f7      	bne.n	400434 <usart_serial_putchar+0x70>
		return 1;
  400444:	2301      	movs	r3, #1
  400446:	e000      	b.n	40044a <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400448:	2300      	movs	r3, #0
}
  40044a:	4618      	mov	r0, r3
  40044c:	3708      	adds	r7, #8
  40044e:	46bd      	mov	sp, r7
  400450:	bd80      	pop	{r7, pc}
  400452:	bf00      	nop
  400454:	400e0600 	.word	0x400e0600
  400458:	00400c6d 	.word	0x00400c6d
  40045c:	400e0800 	.word	0x400e0800
  400460:	40024000 	.word	0x40024000
  400464:	00400f71 	.word	0x00400f71
  400468:	40028000 	.word	0x40028000

0040046c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40046c:	b580      	push	{r7, lr}
  40046e:	b084      	sub	sp, #16
  400470:	af00      	add	r7, sp, #0
  400472:	6078      	str	r0, [r7, #4]
  400474:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400476:	2300      	movs	r3, #0
  400478:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40047a:	687b      	ldr	r3, [r7, #4]
  40047c:	4a1f      	ldr	r2, [pc, #124]	; (4004fc <usart_serial_getchar+0x90>)
  40047e:	4293      	cmp	r3, r2
  400480:	d107      	bne.n	400492 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400482:	bf00      	nop
  400484:	6839      	ldr	r1, [r7, #0]
  400486:	6878      	ldr	r0, [r7, #4]
  400488:	4b1d      	ldr	r3, [pc, #116]	; (400500 <usart_serial_getchar+0x94>)
  40048a:	4798      	blx	r3
  40048c:	4603      	mov	r3, r0
  40048e:	2b00      	cmp	r3, #0
  400490:	d1f8      	bne.n	400484 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400492:	687b      	ldr	r3, [r7, #4]
  400494:	4a1b      	ldr	r2, [pc, #108]	; (400504 <usart_serial_getchar+0x98>)
  400496:	4293      	cmp	r3, r2
  400498:	d107      	bne.n	4004aa <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40049a:	bf00      	nop
  40049c:	6839      	ldr	r1, [r7, #0]
  40049e:	6878      	ldr	r0, [r7, #4]
  4004a0:	4b17      	ldr	r3, [pc, #92]	; (400500 <usart_serial_getchar+0x94>)
  4004a2:	4798      	blx	r3
  4004a4:	4603      	mov	r3, r0
  4004a6:	2b00      	cmp	r3, #0
  4004a8:	d1f8      	bne.n	40049c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4004aa:	687b      	ldr	r3, [r7, #4]
  4004ac:	4a16      	ldr	r2, [pc, #88]	; (400508 <usart_serial_getchar+0x9c>)
  4004ae:	4293      	cmp	r3, r2
  4004b0:	d10d      	bne.n	4004ce <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  4004b2:	bf00      	nop
  4004b4:	f107 030c 	add.w	r3, r7, #12
  4004b8:	4619      	mov	r1, r3
  4004ba:	6878      	ldr	r0, [r7, #4]
  4004bc:	4b13      	ldr	r3, [pc, #76]	; (40050c <usart_serial_getchar+0xa0>)
  4004be:	4798      	blx	r3
  4004c0:	4603      	mov	r3, r0
  4004c2:	2b00      	cmp	r3, #0
  4004c4:	d1f6      	bne.n	4004b4 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	b2da      	uxtb	r2, r3
  4004ca:	683b      	ldr	r3, [r7, #0]
  4004cc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4004ce:	687b      	ldr	r3, [r7, #4]
  4004d0:	4a0f      	ldr	r2, [pc, #60]	; (400510 <usart_serial_getchar+0xa4>)
  4004d2:	4293      	cmp	r3, r2
  4004d4:	d10d      	bne.n	4004f2 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4004d6:	bf00      	nop
  4004d8:	f107 030c 	add.w	r3, r7, #12
  4004dc:	4619      	mov	r1, r3
  4004de:	6878      	ldr	r0, [r7, #4]
  4004e0:	4b0a      	ldr	r3, [pc, #40]	; (40050c <usart_serial_getchar+0xa0>)
  4004e2:	4798      	blx	r3
  4004e4:	4603      	mov	r3, r0
  4004e6:	2b00      	cmp	r3, #0
  4004e8:	d1f6      	bne.n	4004d8 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4004ea:	68fb      	ldr	r3, [r7, #12]
  4004ec:	b2da      	uxtb	r2, r3
  4004ee:	683b      	ldr	r3, [r7, #0]
  4004f0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4004f2:	bf00      	nop
  4004f4:	3710      	adds	r7, #16
  4004f6:	46bd      	mov	sp, r7
  4004f8:	bd80      	pop	{r7, pc}
  4004fa:	bf00      	nop
  4004fc:	400e0600 	.word	0x400e0600
  400500:	00400c9d 	.word	0x00400c9d
  400504:	400e0800 	.word	0x400e0800
  400508:	40024000 	.word	0x40024000
  40050c:	00400fa1 	.word	0x00400fa1
  400510:	40028000 	.word	0x40028000

00400514 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  400514:	b580      	push	{r7, lr}
  400516:	b082      	sub	sp, #8
  400518:	af00      	add	r7, sp, #0
  40051a:	6078      	str	r0, [r7, #4]
  40051c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40051e:	4a0f      	ldr	r2, [pc, #60]	; (40055c <stdio_serial_init+0x48>)
  400520:	687b      	ldr	r3, [r7, #4]
  400522:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400524:	4b0e      	ldr	r3, [pc, #56]	; (400560 <stdio_serial_init+0x4c>)
  400526:	4a0f      	ldr	r2, [pc, #60]	; (400564 <stdio_serial_init+0x50>)
  400528:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40052a:	4b0f      	ldr	r3, [pc, #60]	; (400568 <stdio_serial_init+0x54>)
  40052c:	4a0f      	ldr	r2, [pc, #60]	; (40056c <stdio_serial_init+0x58>)
  40052e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  400530:	6839      	ldr	r1, [r7, #0]
  400532:	6878      	ldr	r0, [r7, #4]
  400534:	4b0e      	ldr	r3, [pc, #56]	; (400570 <stdio_serial_init+0x5c>)
  400536:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400538:	4b0e      	ldr	r3, [pc, #56]	; (400574 <stdio_serial_init+0x60>)
  40053a:	681b      	ldr	r3, [r3, #0]
  40053c:	689b      	ldr	r3, [r3, #8]
  40053e:	2100      	movs	r1, #0
  400540:	4618      	mov	r0, r3
  400542:	4b0d      	ldr	r3, [pc, #52]	; (400578 <stdio_serial_init+0x64>)
  400544:	4798      	blx	r3
	setbuf(stdin, NULL);
  400546:	4b0b      	ldr	r3, [pc, #44]	; (400574 <stdio_serial_init+0x60>)
  400548:	681b      	ldr	r3, [r3, #0]
  40054a:	685b      	ldr	r3, [r3, #4]
  40054c:	2100      	movs	r1, #0
  40054e:	4618      	mov	r0, r3
  400550:	4b09      	ldr	r3, [pc, #36]	; (400578 <stdio_serial_init+0x64>)
  400552:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  400554:	bf00      	nop
  400556:	3708      	adds	r7, #8
  400558:	46bd      	mov	sp, r7
  40055a:	bd80      	pop	{r7, pc}
  40055c:	20000ad8 	.word	0x20000ad8
  400560:	20000ad4 	.word	0x20000ad4
  400564:	004003c5 	.word	0x004003c5
  400568:	20000ad0 	.word	0x20000ad0
  40056c:	0040046d 	.word	0x0040046d
  400570:	004002cd 	.word	0x004002cd
  400574:	20000438 	.word	0x20000438
  400578:	00403521 	.word	0x00403521

0040057c <SenInitUsart>:
 pdc_packet_t pdcPkt;// pdcPkt2;
 /* Pointer to PDC register base. */
 Pdc *sen1PdcBase, *sen2PdcBase;

 void SenInitUsart(void)
 {
  40057c:	b5b0      	push	{r4, r5, r7, lr}
  40057e:	b08a      	sub	sp, #40	; 0x28
  400580:	af00      	add	r7, sp, #0
	 const sam_usart_opt_t usart_console_settings = {
  400582:	4b36      	ldr	r3, [pc, #216]	; (40065c <SenInitUsart+0xe0>)
  400584:	f107 0410 	add.w	r4, r7, #16
  400588:	461d      	mov	r5, r3
  40058a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40058c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40058e:	e895 0003 	ldmia.w	r5, {r0, r1}
  400592:	e884 0003 	stmia.w	r4, {r0, r1}
		 /* This field is only used in IrDA mode. */
		 0
	 };

	 /* Enable the peripheral clock in the PMC. */
	 sysclk_enable_peripheral_clock(SEN1_USART_ID);
  400596:	200e      	movs	r0, #14
  400598:	4b31      	ldr	r3, [pc, #196]	; (400660 <SenInitUsart+0xe4>)
  40059a:	4798      	blx	r3

	 /* Configure USART in RS485 mode. */
	 usart_init_rs232(SEN1_USART, &usart_console_settings,
  40059c:	4b31      	ldr	r3, [pc, #196]	; (400664 <SenInitUsart+0xe8>)
  40059e:	4798      	blx	r3
  4005a0:	4602      	mov	r2, r0
  4005a2:	f107 0310 	add.w	r3, r7, #16
  4005a6:	4619      	mov	r1, r3
  4005a8:	482f      	ldr	r0, [pc, #188]	; (400668 <SenInitUsart+0xec>)
  4005aa:	4b30      	ldr	r3, [pc, #192]	; (40066c <SenInitUsart+0xf0>)
  4005ac:	4798      	blx	r3
	 sysclk_get_peripheral_hz());

	 /* Enable RX function. */
	 usart_disable_tx(SEN1_USART);
  4005ae:	482e      	ldr	r0, [pc, #184]	; (400668 <SenInitUsart+0xec>)
  4005b0:	4b2f      	ldr	r3, [pc, #188]	; (400670 <SenInitUsart+0xf4>)
  4005b2:	4798      	blx	r3
	 usart_enable_rx(SEN1_USART);
  4005b4:	482c      	ldr	r0, [pc, #176]	; (400668 <SenInitUsart+0xec>)
  4005b6:	4b2f      	ldr	r3, [pc, #188]	; (400674 <SenInitUsart+0xf8>)
  4005b8:	4798      	blx	r3

	 /* Get board USART PDC base address and enable receiver and transmitter. */
	 sen1PdcBase = usart_get_pdc_base(SEN1_USART);
  4005ba:	482b      	ldr	r0, [pc, #172]	; (400668 <SenInitUsart+0xec>)
  4005bc:	4b2e      	ldr	r3, [pc, #184]	; (400678 <SenInitUsart+0xfc>)
  4005be:	4798      	blx	r3
  4005c0:	4602      	mov	r2, r0
  4005c2:	4b2e      	ldr	r3, [pc, #184]	; (40067c <SenInitUsart+0x100>)
  4005c4:	601a      	str	r2, [r3, #0]
	 pdc_enable_transfer(sen1PdcBase, PERIPH_PTCR_RXTEN);
  4005c6:	4b2d      	ldr	r3, [pc, #180]	; (40067c <SenInitUsart+0x100>)
  4005c8:	681b      	ldr	r3, [r3, #0]
  4005ca:	2101      	movs	r1, #1
  4005cc:	4618      	mov	r0, r3
  4005ce:	4b2c      	ldr	r3, [pc, #176]	; (400680 <SenInitUsart+0x104>)
  4005d0:	4798      	blx	r3

	 pdcPkt.ul_addr = (uint32_t) sen1Buff;
  4005d2:	4a2c      	ldr	r2, [pc, #176]	; (400684 <SenInitUsart+0x108>)
  4005d4:	4b2c      	ldr	r3, [pc, #176]	; (400688 <SenInitUsart+0x10c>)
  4005d6:	601a      	str	r2, [r3, #0]
	 pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  4005d8:	4b2b      	ldr	r3, [pc, #172]	; (400688 <SenInitUsart+0x10c>)
  4005da:	22c8      	movs	r2, #200	; 0xc8
  4005dc:	605a      	str	r2, [r3, #4]
	 //For circular buffer operation
	 pdc_rx_init(sen1PdcBase, &pdcPkt, &pdcPkt);
  4005de:	4b27      	ldr	r3, [pc, #156]	; (40067c <SenInitUsart+0x100>)
  4005e0:	681b      	ldr	r3, [r3, #0]
  4005e2:	4a29      	ldr	r2, [pc, #164]	; (400688 <SenInitUsart+0x10c>)
  4005e4:	4928      	ldr	r1, [pc, #160]	; (400688 <SenInitUsart+0x10c>)
  4005e6:	4618      	mov	r0, r3
  4005e8:	4b28      	ldr	r3, [pc, #160]	; (40068c <SenInitUsart+0x110>)
  4005ea:	4798      	blx	r3
		 usart_disable_tx(SEN2_USART);
		 usart_enable_rx(SEN2_USART);

		sen2PdcBase = usart_get_pdc_base(SEN2_USART);
	#elif defined(BOARD_NIRA91)
		const usart_serial_options_t uart_serial_options = {
  4005ec:	463b      	mov	r3, r7
  4005ee:	2200      	movs	r2, #0
  4005f0:	601a      	str	r2, [r3, #0]
  4005f2:	605a      	str	r2, [r3, #4]
  4005f4:	609a      	str	r2, [r3, #8]
  4005f6:	60da      	str	r2, [r3, #12]
  4005f8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4005fc:	603b      	str	r3, [r7, #0]
  4005fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400602:	60bb      	str	r3, [r7, #8]
			.baudrate = SEN2_BAUDRATE,
			.paritytype = UART_MR_PAR_NO
		};

		sysclk_enable_peripheral_clock(SEN2_UART_ID);
  400604:	2008      	movs	r0, #8
  400606:	4b16      	ldr	r3, [pc, #88]	; (400660 <SenInitUsart+0xe4>)
  400608:	4798      	blx	r3
		stdio_serial_init(SEN2_UART, &uart_serial_options);
  40060a:	463b      	mov	r3, r7
  40060c:	4619      	mov	r1, r3
  40060e:	4820      	ldr	r0, [pc, #128]	; (400690 <SenInitUsart+0x114>)
  400610:	4b20      	ldr	r3, [pc, #128]	; (400694 <SenInitUsart+0x118>)
  400612:	4798      	blx	r3
		
		uart_enable_rx(SEN2_UART);
  400614:	481e      	ldr	r0, [pc, #120]	; (400690 <SenInitUsart+0x114>)
  400616:	4b20      	ldr	r3, [pc, #128]	; (400698 <SenInitUsart+0x11c>)
  400618:	4798      	blx	r3
		uart_disable_tx(SEN2_UART);
  40061a:	481d      	ldr	r0, [pc, #116]	; (400690 <SenInitUsart+0x114>)
  40061c:	4b1f      	ldr	r3, [pc, #124]	; (40069c <SenInitUsart+0x120>)
  40061e:	4798      	blx	r3

		sen2PdcBase = uart_get_pdc_base(SEN2_UART);
  400620:	481b      	ldr	r0, [pc, #108]	; (400690 <SenInitUsart+0x114>)
  400622:	4b1f      	ldr	r3, [pc, #124]	; (4006a0 <SenInitUsart+0x124>)
  400624:	4798      	blx	r3
  400626:	4602      	mov	r2, r0
  400628:	4b1e      	ldr	r3, [pc, #120]	; (4006a4 <SenInitUsart+0x128>)
  40062a:	601a      	str	r2, [r3, #0]
	#endif

	pdc_enable_transfer(sen2PdcBase, PERIPH_PTCR_RXTEN);
  40062c:	4b1d      	ldr	r3, [pc, #116]	; (4006a4 <SenInitUsart+0x128>)
  40062e:	681b      	ldr	r3, [r3, #0]
  400630:	2101      	movs	r1, #1
  400632:	4618      	mov	r0, r3
  400634:	4b12      	ldr	r3, [pc, #72]	; (400680 <SenInitUsart+0x104>)
  400636:	4798      	blx	r3

	pdcPkt.ul_addr = (uint32_t) sen2Buff;
  400638:	4a1b      	ldr	r2, [pc, #108]	; (4006a8 <SenInitUsart+0x12c>)
  40063a:	4b13      	ldr	r3, [pc, #76]	; (400688 <SenInitUsart+0x10c>)
  40063c:	601a      	str	r2, [r3, #0]
	pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  40063e:	4b12      	ldr	r3, [pc, #72]	; (400688 <SenInitUsart+0x10c>)
  400640:	22c8      	movs	r2, #200	; 0xc8
  400642:	605a      	str	r2, [r3, #4]
	//For circular buffer operation
	pdc_rx_init(sen2PdcBase, &pdcPkt, &pdcPkt);
  400644:	4b17      	ldr	r3, [pc, #92]	; (4006a4 <SenInitUsart+0x128>)
  400646:	681b      	ldr	r3, [r3, #0]
  400648:	4a0f      	ldr	r2, [pc, #60]	; (400688 <SenInitUsart+0x10c>)
  40064a:	490f      	ldr	r1, [pc, #60]	; (400688 <SenInitUsart+0x10c>)
  40064c:	4618      	mov	r0, r3
  40064e:	4b0f      	ldr	r3, [pc, #60]	; (40068c <SenInitUsart+0x110>)
  400650:	4798      	blx	r3
 }
  400652:	bf00      	nop
  400654:	3728      	adds	r7, #40	; 0x28
  400656:	46bd      	mov	sp, r7
  400658:	bdb0      	pop	{r4, r5, r7, pc}
  40065a:	bf00      	nop
  40065c:	00404498 	.word	0x00404498
  400660:	004002b1 	.word	0x004002b1
  400664:	0040029d 	.word	0x0040029d
  400668:	40024000 	.word	0x40024000
  40066c:	00400df1 	.word	0x00400df1
  400670:	00400e8d 	.word	0x00400e8d
  400674:	00400ebd 	.word	0x00400ebd
  400678:	00400fd5 	.word	0x00400fd5
  40067c:	20000acc 	.word	0x20000acc
  400680:	0040141d 	.word	0x0040141d
  400684:	20000868 	.word	0x20000868
  400688:	20000ac0 	.word	0x20000ac0
  40068c:	004013d9 	.word	0x004013d9
  400690:	400e0600 	.word	0x400e0600
  400694:	00400515 	.word	0x00400515
  400698:	00400c55 	.word	0x00400c55
  40069c:	00400c3d 	.word	0x00400c3d
  4006a0:	00400ccd 	.word	0x00400ccd
  4006a4:	20000ac8 	.word	0x20000ac8
  4006a8:	20000930 	.word	0x20000930

004006ac <SenPdcManageBuff>:

 void SenPdcManageBuff(void)
 {
  4006ac:	b580      	push	{r7, lr}
  4006ae:	af00      	add	r7, sp, #0
	/* If PDC receive next pointer is 0 */
	if(pdc_read_rx_next_counter(sen1PdcBase)==0)
  4006b0:	4b21      	ldr	r3, [pc, #132]	; (400738 <SenPdcManageBuff+0x8c>)
  4006b2:	681b      	ldr	r3, [r3, #0]
  4006b4:	4618      	mov	r0, r3
  4006b6:	4b21      	ldr	r3, [pc, #132]	; (40073c <SenPdcManageBuff+0x90>)
  4006b8:	4798      	blx	r3
  4006ba:	4603      	mov	r3, r0
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d10c      	bne.n	4006da <SenPdcManageBuff+0x2e>
	{
		/* If code reaches here it means current buffer is full and 
		next buffer ptr is assigned to current buffer ptr by PDC. */
		pdcPkt.ul_addr = (uint32_t) sen1Buff;
  4006c0:	4a1f      	ldr	r2, [pc, #124]	; (400740 <SenPdcManageBuff+0x94>)
  4006c2:	4b20      	ldr	r3, [pc, #128]	; (400744 <SenPdcManageBuff+0x98>)
  4006c4:	601a      	str	r2, [r3, #0]
		pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  4006c6:	4b1f      	ldr	r3, [pc, #124]	; (400744 <SenPdcManageBuff+0x98>)
  4006c8:	22c8      	movs	r2, #200	; 0xc8
  4006ca:	605a      	str	r2, [r3, #4]
		//For circular buffer operation infinitely
		pdc_rx_init(sen1PdcBase, NULL, &pdcPkt);
  4006cc:	4b1a      	ldr	r3, [pc, #104]	; (400738 <SenPdcManageBuff+0x8c>)
  4006ce:	681b      	ldr	r3, [r3, #0]
  4006d0:	4a1c      	ldr	r2, [pc, #112]	; (400744 <SenPdcManageBuff+0x98>)
  4006d2:	2100      	movs	r1, #0
  4006d4:	4618      	mov	r0, r3
  4006d6:	4b1c      	ldr	r3, [pc, #112]	; (400748 <SenPdcManageBuff+0x9c>)
  4006d8:	4798      	blx	r3
	}
	sen1Wptr = SEN_USART_BUFF_SIZE - pdc_read_rx_counter(sen1PdcBase);
  4006da:	4b17      	ldr	r3, [pc, #92]	; (400738 <SenPdcManageBuff+0x8c>)
  4006dc:	681b      	ldr	r3, [r3, #0]
  4006de:	4618      	mov	r0, r3
  4006e0:	4b1a      	ldr	r3, [pc, #104]	; (40074c <SenPdcManageBuff+0xa0>)
  4006e2:	4798      	blx	r3
  4006e4:	4603      	mov	r3, r0
  4006e6:	b29b      	uxth	r3, r3
  4006e8:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  4006ec:	b29a      	uxth	r2, r3
  4006ee:	4b18      	ldr	r3, [pc, #96]	; (400750 <SenPdcManageBuff+0xa4>)
  4006f0:	801a      	strh	r2, [r3, #0]

	/* If PDC receive next pointer is 0 */
	if(pdc_read_rx_next_counter(sen2PdcBase)==0)
  4006f2:	4b18      	ldr	r3, [pc, #96]	; (400754 <SenPdcManageBuff+0xa8>)
  4006f4:	681b      	ldr	r3, [r3, #0]
  4006f6:	4618      	mov	r0, r3
  4006f8:	4b10      	ldr	r3, [pc, #64]	; (40073c <SenPdcManageBuff+0x90>)
  4006fa:	4798      	blx	r3
  4006fc:	4603      	mov	r3, r0
  4006fe:	2b00      	cmp	r3, #0
  400700:	d10c      	bne.n	40071c <SenPdcManageBuff+0x70>
	{
		/* If code reaches here it means current buffer is full and 
		next buffer ptr is assigned to current buffer ptr by PDC. */
		pdcPkt.ul_addr = (uint32_t) sen2Buff;
  400702:	4a15      	ldr	r2, [pc, #84]	; (400758 <SenPdcManageBuff+0xac>)
  400704:	4b0f      	ldr	r3, [pc, #60]	; (400744 <SenPdcManageBuff+0x98>)
  400706:	601a      	str	r2, [r3, #0]
		pdcPkt.ul_size = SEN_USART_BUFF_SIZE;
  400708:	4b0e      	ldr	r3, [pc, #56]	; (400744 <SenPdcManageBuff+0x98>)
  40070a:	22c8      	movs	r2, #200	; 0xc8
  40070c:	605a      	str	r2, [r3, #4]
		//For circular buffer operation infinitely
		pdc_rx_init(sen2PdcBase, NULL, &pdcPkt);
  40070e:	4b11      	ldr	r3, [pc, #68]	; (400754 <SenPdcManageBuff+0xa8>)
  400710:	681b      	ldr	r3, [r3, #0]
  400712:	4a0c      	ldr	r2, [pc, #48]	; (400744 <SenPdcManageBuff+0x98>)
  400714:	2100      	movs	r1, #0
  400716:	4618      	mov	r0, r3
  400718:	4b0b      	ldr	r3, [pc, #44]	; (400748 <SenPdcManageBuff+0x9c>)
  40071a:	4798      	blx	r3
	}
	sen2Wptr = SEN_USART_BUFF_SIZE - pdc_read_rx_counter(sen2PdcBase);
  40071c:	4b0d      	ldr	r3, [pc, #52]	; (400754 <SenPdcManageBuff+0xa8>)
  40071e:	681b      	ldr	r3, [r3, #0]
  400720:	4618      	mov	r0, r3
  400722:	4b0a      	ldr	r3, [pc, #40]	; (40074c <SenPdcManageBuff+0xa0>)
  400724:	4798      	blx	r3
  400726:	4603      	mov	r3, r0
  400728:	b29b      	uxth	r3, r3
  40072a:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  40072e:	b29a      	uxth	r2, r3
  400730:	4b0a      	ldr	r3, [pc, #40]	; (40075c <SenPdcManageBuff+0xb0>)
  400732:	801a      	strh	r2, [r3, #0]
 }
  400734:	bf00      	nop
  400736:	bd80      	pop	{r7, pc}
  400738:	20000acc 	.word	0x20000acc
  40073c:	00401455 	.word	0x00401455
  400740:	20000868 	.word	0x20000868
  400744:	20000ac0 	.word	0x20000ac0
  400748:	004013d9 	.word	0x004013d9
  40074c:	0040143d 	.word	0x0040143d
  400750:	200009fc 	.word	0x200009fc
  400754:	20000ac8 	.word	0x20000ac8
  400758:	20000930 	.word	0x20000930
  40075c:	200009fe 	.word	0x200009fe

00400760 <SenGetRxBytes>:
 
 /* Returns number of bytes in Rx buffer */
 uint32_t SenGetRxBytes(uint8_t senNo)
 {
  400760:	b480      	push	{r7}
  400762:	b085      	sub	sp, #20
  400764:	af00      	add	r7, sp, #0
  400766:	4603      	mov	r3, r0
  400768:	71fb      	strb	r3, [r7, #7]
	uint32_t recvdBytes;
	if(senNo == 1)
  40076a:	79fb      	ldrb	r3, [r7, #7]
  40076c:	2b01      	cmp	r3, #1
  40076e:	d11f      	bne.n	4007b0 <SenGetRxBytes+0x50>
	{
		if(sen1Wptr>sen1Rptr)
  400770:	4b22      	ldr	r3, [pc, #136]	; (4007fc <SenGetRxBytes+0x9c>)
  400772:	881a      	ldrh	r2, [r3, #0]
  400774:	4b22      	ldr	r3, [pc, #136]	; (400800 <SenGetRxBytes+0xa0>)
  400776:	881b      	ldrh	r3, [r3, #0]
  400778:	429a      	cmp	r2, r3
  40077a:	d907      	bls.n	40078c <SenGetRxBytes+0x2c>
		{
			recvdBytes = (sen1Wptr-sen1Rptr);
  40077c:	4b1f      	ldr	r3, [pc, #124]	; (4007fc <SenGetRxBytes+0x9c>)
  40077e:	881b      	ldrh	r3, [r3, #0]
  400780:	461a      	mov	r2, r3
  400782:	4b1f      	ldr	r3, [pc, #124]	; (400800 <SenGetRxBytes+0xa0>)
  400784:	881b      	ldrh	r3, [r3, #0]
  400786:	1ad3      	subs	r3, r2, r3
  400788:	60fb      	str	r3, [r7, #12]
  40078a:	e030      	b.n	4007ee <SenGetRxBytes+0x8e>
		}
		else if(sen1Wptr<sen1Rptr)
  40078c:	4b1b      	ldr	r3, [pc, #108]	; (4007fc <SenGetRxBytes+0x9c>)
  40078e:	881a      	ldrh	r2, [r3, #0]
  400790:	4b1b      	ldr	r3, [pc, #108]	; (400800 <SenGetRxBytes+0xa0>)
  400792:	881b      	ldrh	r3, [r3, #0]
  400794:	429a      	cmp	r2, r3
  400796:	d208      	bcs.n	4007aa <SenGetRxBytes+0x4a>
		{
			recvdBytes = (SEN_USART_BUFF_SIZE - sen1Rptr) + sen1Wptr;
  400798:	4b19      	ldr	r3, [pc, #100]	; (400800 <SenGetRxBytes+0xa0>)
  40079a:	881b      	ldrh	r3, [r3, #0]
  40079c:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  4007a0:	4a16      	ldr	r2, [pc, #88]	; (4007fc <SenGetRxBytes+0x9c>)
  4007a2:	8812      	ldrh	r2, [r2, #0]
  4007a4:	4413      	add	r3, r2
  4007a6:	60fb      	str	r3, [r7, #12]
  4007a8:	e021      	b.n	4007ee <SenGetRxBytes+0x8e>
		}
		else
		{
			recvdBytes = 0;
  4007aa:	2300      	movs	r3, #0
  4007ac:	60fb      	str	r3, [r7, #12]
  4007ae:	e01e      	b.n	4007ee <SenGetRxBytes+0x8e>
		}
	}
	else
	{
		if(sen2Wptr>sen2Rptr)
  4007b0:	4b14      	ldr	r3, [pc, #80]	; (400804 <SenGetRxBytes+0xa4>)
  4007b2:	881a      	ldrh	r2, [r3, #0]
  4007b4:	4b14      	ldr	r3, [pc, #80]	; (400808 <SenGetRxBytes+0xa8>)
  4007b6:	881b      	ldrh	r3, [r3, #0]
  4007b8:	429a      	cmp	r2, r3
  4007ba:	d907      	bls.n	4007cc <SenGetRxBytes+0x6c>
		{
			recvdBytes = (sen2Wptr-sen2Rptr);
  4007bc:	4b11      	ldr	r3, [pc, #68]	; (400804 <SenGetRxBytes+0xa4>)
  4007be:	881b      	ldrh	r3, [r3, #0]
  4007c0:	461a      	mov	r2, r3
  4007c2:	4b11      	ldr	r3, [pc, #68]	; (400808 <SenGetRxBytes+0xa8>)
  4007c4:	881b      	ldrh	r3, [r3, #0]
  4007c6:	1ad3      	subs	r3, r2, r3
  4007c8:	60fb      	str	r3, [r7, #12]
  4007ca:	e010      	b.n	4007ee <SenGetRxBytes+0x8e>
		}
		else if(sen2Wptr<sen2Rptr)
  4007cc:	4b0d      	ldr	r3, [pc, #52]	; (400804 <SenGetRxBytes+0xa4>)
  4007ce:	881a      	ldrh	r2, [r3, #0]
  4007d0:	4b0d      	ldr	r3, [pc, #52]	; (400808 <SenGetRxBytes+0xa8>)
  4007d2:	881b      	ldrh	r3, [r3, #0]
  4007d4:	429a      	cmp	r2, r3
  4007d6:	d208      	bcs.n	4007ea <SenGetRxBytes+0x8a>
		{
			recvdBytes = (SEN_USART_BUFF_SIZE - sen2Rptr) + sen2Wptr;
  4007d8:	4b0b      	ldr	r3, [pc, #44]	; (400808 <SenGetRxBytes+0xa8>)
  4007da:	881b      	ldrh	r3, [r3, #0]
  4007dc:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
  4007e0:	4a08      	ldr	r2, [pc, #32]	; (400804 <SenGetRxBytes+0xa4>)
  4007e2:	8812      	ldrh	r2, [r2, #0]
  4007e4:	4413      	add	r3, r2
  4007e6:	60fb      	str	r3, [r7, #12]
  4007e8:	e001      	b.n	4007ee <SenGetRxBytes+0x8e>
		}
		else
		{
			recvdBytes = 0;
  4007ea:	2300      	movs	r3, #0
  4007ec:	60fb      	str	r3, [r7, #12]
		}
	}
	
	return recvdBytes;
  4007ee:	68fb      	ldr	r3, [r7, #12]
 }
  4007f0:	4618      	mov	r0, r3
  4007f2:	3714      	adds	r7, #20
  4007f4:	46bd      	mov	sp, r7
  4007f6:	bc80      	pop	{r7}
  4007f8:	4770      	bx	lr
  4007fa:	bf00      	nop
  4007fc:	200009fc 	.word	0x200009fc
  400800:	200009f8 	.word	0x200009f8
  400804:	200009fe 	.word	0x200009fe
  400808:	200009fa 	.word	0x200009fa

0040080c <SenGetByte>:

 uint8_t SenGetByte(uint8_t senNo)
 {
  40080c:	b480      	push	{r7}
  40080e:	b085      	sub	sp, #20
  400810:	af00      	add	r7, sp, #0
  400812:	4603      	mov	r3, r0
  400814:	71fb      	strb	r3, [r7, #7]
	uint8_t dataByte;
	if(senNo==1)
  400816:	79fb      	ldrb	r3, [r7, #7]
  400818:	2b01      	cmp	r3, #1
  40081a:	d111      	bne.n	400840 <SenGetByte+0x34>
	{
		dataByte = sen1Buff[sen1Rptr++];
  40081c:	4b14      	ldr	r3, [pc, #80]	; (400870 <SenGetByte+0x64>)
  40081e:	881b      	ldrh	r3, [r3, #0]
  400820:	1c5a      	adds	r2, r3, #1
  400822:	b291      	uxth	r1, r2
  400824:	4a12      	ldr	r2, [pc, #72]	; (400870 <SenGetByte+0x64>)
  400826:	8011      	strh	r1, [r2, #0]
  400828:	461a      	mov	r2, r3
  40082a:	4b12      	ldr	r3, [pc, #72]	; (400874 <SenGetByte+0x68>)
  40082c:	5c9b      	ldrb	r3, [r3, r2]
  40082e:	73fb      	strb	r3, [r7, #15]
		if(sen1Rptr>=SEN_USART_BUFF_SIZE)
  400830:	4b0f      	ldr	r3, [pc, #60]	; (400870 <SenGetByte+0x64>)
  400832:	881b      	ldrh	r3, [r3, #0]
  400834:	2bc7      	cmp	r3, #199	; 0xc7
  400836:	d914      	bls.n	400862 <SenGetByte+0x56>
			sen1Rptr = 0;
  400838:	4b0d      	ldr	r3, [pc, #52]	; (400870 <SenGetByte+0x64>)
  40083a:	2200      	movs	r2, #0
  40083c:	801a      	strh	r2, [r3, #0]
  40083e:	e010      	b.n	400862 <SenGetByte+0x56>
	}
	else
	{
		dataByte = sen2Buff[sen2Rptr++];
  400840:	4b0d      	ldr	r3, [pc, #52]	; (400878 <SenGetByte+0x6c>)
  400842:	881b      	ldrh	r3, [r3, #0]
  400844:	1c5a      	adds	r2, r3, #1
  400846:	b291      	uxth	r1, r2
  400848:	4a0b      	ldr	r2, [pc, #44]	; (400878 <SenGetByte+0x6c>)
  40084a:	8011      	strh	r1, [r2, #0]
  40084c:	461a      	mov	r2, r3
  40084e:	4b0b      	ldr	r3, [pc, #44]	; (40087c <SenGetByte+0x70>)
  400850:	5c9b      	ldrb	r3, [r3, r2]
  400852:	73fb      	strb	r3, [r7, #15]
		if(sen2Rptr>=SEN_USART_BUFF_SIZE)
  400854:	4b08      	ldr	r3, [pc, #32]	; (400878 <SenGetByte+0x6c>)
  400856:	881b      	ldrh	r3, [r3, #0]
  400858:	2bc7      	cmp	r3, #199	; 0xc7
  40085a:	d902      	bls.n	400862 <SenGetByte+0x56>
			sen2Rptr = 0;
  40085c:	4b06      	ldr	r3, [pc, #24]	; (400878 <SenGetByte+0x6c>)
  40085e:	2200      	movs	r2, #0
  400860:	801a      	strh	r2, [r3, #0]
	}
	return dataByte;
  400862:	7bfb      	ldrb	r3, [r7, #15]
  400864:	4618      	mov	r0, r3
  400866:	3714      	adds	r7, #20
  400868:	46bd      	mov	sp, r7
  40086a:	bc80      	pop	{r7}
  40086c:	4770      	bx	lr
  40086e:	bf00      	nop
  400870:	200009f8 	.word	0x200009f8
  400874:	20000868 	.word	0x20000868
  400878:	200009fa 	.word	0x200009fa
  40087c:	20000930 	.word	0x20000930

00400880 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400880:	b580      	push	{r7, lr}
  400882:	b086      	sub	sp, #24
  400884:	af00      	add	r7, sp, #0
  400886:	60f8      	str	r0, [r7, #12]
  400888:	60b9      	str	r1, [r7, #8]
  40088a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40088c:	2300      	movs	r3, #0
  40088e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400890:	68fb      	ldr	r3, [r7, #12]
  400892:	2b00      	cmp	r3, #0
  400894:	d012      	beq.n	4008bc <_read+0x3c>
		return -1;
  400896:	f04f 33ff 	mov.w	r3, #4294967295
  40089a:	e013      	b.n	4008c4 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40089c:	4b0b      	ldr	r3, [pc, #44]	; (4008cc <_read+0x4c>)
  40089e:	681b      	ldr	r3, [r3, #0]
  4008a0:	4a0b      	ldr	r2, [pc, #44]	; (4008d0 <_read+0x50>)
  4008a2:	6812      	ldr	r2, [r2, #0]
  4008a4:	68b9      	ldr	r1, [r7, #8]
  4008a6:	4610      	mov	r0, r2
  4008a8:	4798      	blx	r3
		ptr++;
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	3301      	adds	r3, #1
  4008ae:	60bb      	str	r3, [r7, #8]
		nChars++;
  4008b0:	697b      	ldr	r3, [r7, #20]
  4008b2:	3301      	adds	r3, #1
  4008b4:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4008b6:	687b      	ldr	r3, [r7, #4]
  4008b8:	3b01      	subs	r3, #1
  4008ba:	607b      	str	r3, [r7, #4]
  4008bc:	687b      	ldr	r3, [r7, #4]
  4008be:	2b00      	cmp	r3, #0
  4008c0:	dcec      	bgt.n	40089c <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4008c2:	697b      	ldr	r3, [r7, #20]
}
  4008c4:	4618      	mov	r0, r3
  4008c6:	3718      	adds	r7, #24
  4008c8:	46bd      	mov	sp, r7
  4008ca:	bd80      	pop	{r7, pc}
  4008cc:	20000ad0 	.word	0x20000ad0
  4008d0:	20000ad8 	.word	0x20000ad8

004008d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4008d4:	b580      	push	{r7, lr}
  4008d6:	b086      	sub	sp, #24
  4008d8:	af00      	add	r7, sp, #0
  4008da:	60f8      	str	r0, [r7, #12]
  4008dc:	60b9      	str	r1, [r7, #8]
  4008de:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4008e0:	2300      	movs	r3, #0
  4008e2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4008e4:	68fb      	ldr	r3, [r7, #12]
  4008e6:	2b01      	cmp	r3, #1
  4008e8:	d01e      	beq.n	400928 <_write+0x54>
  4008ea:	68fb      	ldr	r3, [r7, #12]
  4008ec:	2b02      	cmp	r3, #2
  4008ee:	d01b      	beq.n	400928 <_write+0x54>
  4008f0:	68fb      	ldr	r3, [r7, #12]
  4008f2:	2b03      	cmp	r3, #3
  4008f4:	d018      	beq.n	400928 <_write+0x54>
		return -1;
  4008f6:	f04f 33ff 	mov.w	r3, #4294967295
  4008fa:	e019      	b.n	400930 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4008fc:	4b0e      	ldr	r3, [pc, #56]	; (400938 <_write+0x64>)
  4008fe:	681a      	ldr	r2, [r3, #0]
  400900:	4b0e      	ldr	r3, [pc, #56]	; (40093c <_write+0x68>)
  400902:	6818      	ldr	r0, [r3, #0]
  400904:	68bb      	ldr	r3, [r7, #8]
  400906:	1c59      	adds	r1, r3, #1
  400908:	60b9      	str	r1, [r7, #8]
  40090a:	781b      	ldrb	r3, [r3, #0]
  40090c:	4619      	mov	r1, r3
  40090e:	4790      	blx	r2
  400910:	4603      	mov	r3, r0
  400912:	2b00      	cmp	r3, #0
  400914:	da02      	bge.n	40091c <_write+0x48>
			return -1;
  400916:	f04f 33ff 	mov.w	r3, #4294967295
  40091a:	e009      	b.n	400930 <_write+0x5c>
		}
		++nChars;
  40091c:	697b      	ldr	r3, [r7, #20]
  40091e:	3301      	adds	r3, #1
  400920:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400922:	687b      	ldr	r3, [r7, #4]
  400924:	3b01      	subs	r3, #1
  400926:	607b      	str	r3, [r7, #4]
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	2b00      	cmp	r3, #0
  40092c:	d1e6      	bne.n	4008fc <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40092e:	697b      	ldr	r3, [r7, #20]
}
  400930:	4618      	mov	r0, r3
  400932:	3718      	adds	r7, #24
  400934:	46bd      	mov	sp, r7
  400936:	bd80      	pop	{r7, pc}
  400938:	20000ad4 	.word	0x20000ad4
  40093c:	20000ad8 	.word	0x20000ad8

00400940 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400940:	b580      	push	{r7, lr}
  400942:	b084      	sub	sp, #16
  400944:	af00      	add	r7, sp, #0
  400946:	6078      	str	r0, [r7, #4]
  400948:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40094a:	6878      	ldr	r0, [r7, #4]
  40094c:	4b2c      	ldr	r3, [pc, #176]	; (400a00 <pio_handler_process+0xc0>)
  40094e:	4798      	blx	r3
  400950:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400952:	6878      	ldr	r0, [r7, #4]
  400954:	4b2b      	ldr	r3, [pc, #172]	; (400a04 <pio_handler_process+0xc4>)
  400956:	4798      	blx	r3
  400958:	4602      	mov	r2, r0
  40095a:	68fb      	ldr	r3, [r7, #12]
  40095c:	4013      	ands	r3, r2
  40095e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400960:	68fb      	ldr	r3, [r7, #12]
  400962:	2b00      	cmp	r3, #0
  400964:	d03c      	beq.n	4009e0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400966:	2300      	movs	r3, #0
  400968:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40096a:	e034      	b.n	4009d6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40096c:	4a26      	ldr	r2, [pc, #152]	; (400a08 <pio_handler_process+0xc8>)
  40096e:	68bb      	ldr	r3, [r7, #8]
  400970:	011b      	lsls	r3, r3, #4
  400972:	4413      	add	r3, r2
  400974:	681a      	ldr	r2, [r3, #0]
  400976:	683b      	ldr	r3, [r7, #0]
  400978:	429a      	cmp	r2, r3
  40097a:	d126      	bne.n	4009ca <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40097c:	4a22      	ldr	r2, [pc, #136]	; (400a08 <pio_handler_process+0xc8>)
  40097e:	68bb      	ldr	r3, [r7, #8]
  400980:	011b      	lsls	r3, r3, #4
  400982:	4413      	add	r3, r2
  400984:	3304      	adds	r3, #4
  400986:	681a      	ldr	r2, [r3, #0]
  400988:	68fb      	ldr	r3, [r7, #12]
  40098a:	4013      	ands	r3, r2
  40098c:	2b00      	cmp	r3, #0
  40098e:	d01c      	beq.n	4009ca <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400990:	4a1d      	ldr	r2, [pc, #116]	; (400a08 <pio_handler_process+0xc8>)
  400992:	68bb      	ldr	r3, [r7, #8]
  400994:	011b      	lsls	r3, r3, #4
  400996:	4413      	add	r3, r2
  400998:	330c      	adds	r3, #12
  40099a:	681b      	ldr	r3, [r3, #0]
  40099c:	491a      	ldr	r1, [pc, #104]	; (400a08 <pio_handler_process+0xc8>)
  40099e:	68ba      	ldr	r2, [r7, #8]
  4009a0:	0112      	lsls	r2, r2, #4
  4009a2:	440a      	add	r2, r1
  4009a4:	6810      	ldr	r0, [r2, #0]
  4009a6:	4918      	ldr	r1, [pc, #96]	; (400a08 <pio_handler_process+0xc8>)
  4009a8:	68ba      	ldr	r2, [r7, #8]
  4009aa:	0112      	lsls	r2, r2, #4
  4009ac:	440a      	add	r2, r1
  4009ae:	3204      	adds	r2, #4
  4009b0:	6812      	ldr	r2, [r2, #0]
  4009b2:	4611      	mov	r1, r2
  4009b4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009b6:	4a14      	ldr	r2, [pc, #80]	; (400a08 <pio_handler_process+0xc8>)
  4009b8:	68bb      	ldr	r3, [r7, #8]
  4009ba:	011b      	lsls	r3, r3, #4
  4009bc:	4413      	add	r3, r2
  4009be:	3304      	adds	r3, #4
  4009c0:	681b      	ldr	r3, [r3, #0]
  4009c2:	43db      	mvns	r3, r3
  4009c4:	68fa      	ldr	r2, [r7, #12]
  4009c6:	4013      	ands	r3, r2
  4009c8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009ca:	68bb      	ldr	r3, [r7, #8]
  4009cc:	3301      	adds	r3, #1
  4009ce:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009d0:	68bb      	ldr	r3, [r7, #8]
  4009d2:	2b06      	cmp	r3, #6
  4009d4:	d803      	bhi.n	4009de <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4009d6:	68fb      	ldr	r3, [r7, #12]
  4009d8:	2b00      	cmp	r3, #0
  4009da:	d1c7      	bne.n	40096c <pio_handler_process+0x2c>
  4009dc:	e000      	b.n	4009e0 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4009de:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4009e0:	4b0a      	ldr	r3, [pc, #40]	; (400a0c <pio_handler_process+0xcc>)
  4009e2:	681b      	ldr	r3, [r3, #0]
  4009e4:	2b00      	cmp	r3, #0
  4009e6:	d007      	beq.n	4009f8 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  4009e8:	4b09      	ldr	r3, [pc, #36]	; (400a10 <pio_handler_process+0xd0>)
  4009ea:	681b      	ldr	r3, [r3, #0]
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	d003      	beq.n	4009f8 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  4009f0:	4b07      	ldr	r3, [pc, #28]	; (400a10 <pio_handler_process+0xd0>)
  4009f2:	681b      	ldr	r3, [r3, #0]
  4009f4:	6878      	ldr	r0, [r7, #4]
  4009f6:	4798      	blx	r3
		}
	}
#endif
}
  4009f8:	bf00      	nop
  4009fa:	3710      	adds	r7, #16
  4009fc:	46bd      	mov	sp, r7
  4009fe:	bd80      	pop	{r7, pc}
  400a00:	004016a9 	.word	0x004016a9
  400a04:	004016c1 	.word	0x004016c1
  400a08:	20000a00 	.word	0x20000a00
  400a0c:	20000adc 	.word	0x20000adc
  400a10:	20000a70 	.word	0x20000a70

00400a14 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a14:	b580      	push	{r7, lr}
  400a16:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a18:	210b      	movs	r1, #11
  400a1a:	4802      	ldr	r0, [pc, #8]	; (400a24 <PIOA_Handler+0x10>)
  400a1c:	4b02      	ldr	r3, [pc, #8]	; (400a28 <PIOA_Handler+0x14>)
  400a1e:	4798      	blx	r3
}
  400a20:	bf00      	nop
  400a22:	bd80      	pop	{r7, pc}
  400a24:	400e0e00 	.word	0x400e0e00
  400a28:	00400941 	.word	0x00400941

00400a2c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a2c:	b580      	push	{r7, lr}
  400a2e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a30:	210c      	movs	r1, #12
  400a32:	4802      	ldr	r0, [pc, #8]	; (400a3c <PIOB_Handler+0x10>)
  400a34:	4b02      	ldr	r3, [pc, #8]	; (400a40 <PIOB_Handler+0x14>)
  400a36:	4798      	blx	r3
}
  400a38:	bf00      	nop
  400a3a:	bd80      	pop	{r7, pc}
  400a3c:	400e1000 	.word	0x400e1000
  400a40:	00400941 	.word	0x00400941

00400a44 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  400a44:	b480      	push	{r7}
  400a46:	b083      	sub	sp, #12
  400a48:	af00      	add	r7, sp, #0
  400a4a:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400a4c:	687b      	ldr	r3, [r7, #4]
  400a4e:	2208      	movs	r2, #8
  400a50:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400a52:	687b      	ldr	r3, [r7, #4]
  400a54:	2220      	movs	r2, #32
  400a56:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400a58:	687b      	ldr	r3, [r7, #4]
  400a5a:	2204      	movs	r2, #4
  400a5c:	601a      	str	r2, [r3, #0]
}
  400a5e:	bf00      	nop
  400a60:	370c      	adds	r7, #12
  400a62:	46bd      	mov	sp, r7
  400a64:	bc80      	pop	{r7}
  400a66:	4770      	bx	lr

00400a68 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400a68:	b580      	push	{r7, lr}
  400a6a:	b084      	sub	sp, #16
  400a6c:	af00      	add	r7, sp, #0
  400a6e:	6078      	str	r0, [r7, #4]
  400a70:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  400a72:	2300      	movs	r3, #0
  400a74:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400a76:	687b      	ldr	r3, [r7, #4]
  400a78:	f04f 32ff 	mov.w	r2, #4294967295
  400a7c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400a7e:	687b      	ldr	r3, [r7, #4]
  400a80:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  400a82:	6878      	ldr	r0, [r7, #4]
  400a84:	4b0e      	ldr	r3, [pc, #56]	; (400ac0 <twi_master_init+0x58>)
  400a86:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  400a88:	6878      	ldr	r0, [r7, #4]
  400a8a:	4b0e      	ldr	r3, [pc, #56]	; (400ac4 <twi_master_init+0x5c>)
  400a8c:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400a8e:	683b      	ldr	r3, [r7, #0]
  400a90:	6859      	ldr	r1, [r3, #4]
  400a92:	683b      	ldr	r3, [r7, #0]
  400a94:	681b      	ldr	r3, [r3, #0]
  400a96:	461a      	mov	r2, r3
  400a98:	6878      	ldr	r0, [r7, #4]
  400a9a:	4b0b      	ldr	r3, [pc, #44]	; (400ac8 <twi_master_init+0x60>)
  400a9c:	4798      	blx	r3
  400a9e:	4603      	mov	r3, r0
  400aa0:	2b01      	cmp	r3, #1
  400aa2:	d101      	bne.n	400aa8 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400aa4:	2301      	movs	r3, #1
  400aa6:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400aa8:	683b      	ldr	r3, [r7, #0]
  400aaa:	7a5b      	ldrb	r3, [r3, #9]
  400aac:	2b01      	cmp	r3, #1
  400aae:	d102      	bne.n	400ab6 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  400ab0:	687b      	ldr	r3, [r7, #4]
  400ab2:	2240      	movs	r2, #64	; 0x40
  400ab4:	601a      	str	r2, [r3, #0]
	}

	return status;
  400ab6:	68fb      	ldr	r3, [r7, #12]
}
  400ab8:	4618      	mov	r0, r3
  400aba:	3710      	adds	r7, #16
  400abc:	46bd      	mov	sp, r7
  400abe:	bd80      	pop	{r7, pc}
  400ac0:	00400bc1 	.word	0x00400bc1
  400ac4:	00400a45 	.word	0x00400a45
  400ac8:	00400acd 	.word	0x00400acd

00400acc <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400acc:	b480      	push	{r7}
  400ace:	b089      	sub	sp, #36	; 0x24
  400ad0:	af00      	add	r7, sp, #0
  400ad2:	60f8      	str	r0, [r7, #12]
  400ad4:	60b9      	str	r1, [r7, #8]
  400ad6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400ad8:	2300      	movs	r3, #0
  400ada:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400adc:	68bb      	ldr	r3, [r7, #8]
  400ade:	4a34      	ldr	r2, [pc, #208]	; (400bb0 <twi_set_speed+0xe4>)
  400ae0:	4293      	cmp	r3, r2
  400ae2:	d901      	bls.n	400ae8 <twi_set_speed+0x1c>
		return FAIL;
  400ae4:	2301      	movs	r3, #1
  400ae6:	e05d      	b.n	400ba4 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400ae8:	68bb      	ldr	r3, [r7, #8]
  400aea:	4a32      	ldr	r2, [pc, #200]	; (400bb4 <twi_set_speed+0xe8>)
  400aec:	4293      	cmp	r3, r2
  400aee:	d937      	bls.n	400b60 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400af0:	687b      	ldr	r3, [r7, #4]
  400af2:	4a31      	ldr	r2, [pc, #196]	; (400bb8 <twi_set_speed+0xec>)
  400af4:	fba2 2303 	umull	r2, r3, r2, r3
  400af8:	0b9b      	lsrs	r3, r3, #14
  400afa:	3b04      	subs	r3, #4
  400afc:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400afe:	68ba      	ldr	r2, [r7, #8]
  400b00:	4b2e      	ldr	r3, [pc, #184]	; (400bbc <twi_set_speed+0xf0>)
  400b02:	4413      	add	r3, r2
  400b04:	009b      	lsls	r3, r3, #2
  400b06:	687a      	ldr	r2, [r7, #4]
  400b08:	fbb2 f3f3 	udiv	r3, r2, r3
  400b0c:	3b04      	subs	r3, #4
  400b0e:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b10:	e005      	b.n	400b1e <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  400b12:	69fb      	ldr	r3, [r7, #28]
  400b14:	3301      	adds	r3, #1
  400b16:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400b18:	697b      	ldr	r3, [r7, #20]
  400b1a:	085b      	lsrs	r3, r3, #1
  400b1c:	617b      	str	r3, [r7, #20]
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b1e:	697b      	ldr	r3, [r7, #20]
  400b20:	2bff      	cmp	r3, #255	; 0xff
  400b22:	d909      	bls.n	400b38 <twi_set_speed+0x6c>
  400b24:	69fb      	ldr	r3, [r7, #28]
  400b26:	2b06      	cmp	r3, #6
  400b28:	d9f3      	bls.n	400b12 <twi_set_speed+0x46>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b2a:	e005      	b.n	400b38 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  400b2c:	69fb      	ldr	r3, [r7, #28]
  400b2e:	3301      	adds	r3, #1
  400b30:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  400b32:	693b      	ldr	r3, [r7, #16]
  400b34:	085b      	lsrs	r3, r3, #1
  400b36:	613b      	str	r3, [r7, #16]
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b38:	693b      	ldr	r3, [r7, #16]
  400b3a:	2bff      	cmp	r3, #255	; 0xff
  400b3c:	d902      	bls.n	400b44 <twi_set_speed+0x78>
  400b3e:	69fb      	ldr	r3, [r7, #28]
  400b40:	2b06      	cmp	r3, #6
  400b42:	d9f3      	bls.n	400b2c <twi_set_speed+0x60>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400b44:	697b      	ldr	r3, [r7, #20]
  400b46:	b2da      	uxtb	r2, r3
  400b48:	693b      	ldr	r3, [r7, #16]
  400b4a:	021b      	lsls	r3, r3, #8
  400b4c:	b29b      	uxth	r3, r3
  400b4e:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  400b50:	69fb      	ldr	r3, [r7, #28]
  400b52:	041b      	lsls	r3, r3, #16
  400b54:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400b58:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  400b5a:	68fb      	ldr	r3, [r7, #12]
  400b5c:	611a      	str	r2, [r3, #16]
  400b5e:	e020      	b.n	400ba2 <twi_set_speed+0xd6>
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400b60:	68bb      	ldr	r3, [r7, #8]
  400b62:	005b      	lsls	r3, r3, #1
  400b64:	687a      	ldr	r2, [r7, #4]
  400b66:	fbb2 f3f3 	udiv	r3, r2, r3
  400b6a:	3b04      	subs	r3, #4
  400b6c:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b6e:	e005      	b.n	400b7c <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  400b70:	69fb      	ldr	r3, [r7, #28]
  400b72:	3301      	adds	r3, #1
  400b74:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  400b76:	69bb      	ldr	r3, [r7, #24]
  400b78:	085b      	lsrs	r3, r3, #1
  400b7a:	61bb      	str	r3, [r7, #24]
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b7c:	69bb      	ldr	r3, [r7, #24]
  400b7e:	2bff      	cmp	r3, #255	; 0xff
  400b80:	d902      	bls.n	400b88 <twi_set_speed+0xbc>
  400b82:	69fb      	ldr	r3, [r7, #28]
  400b84:	2b06      	cmp	r3, #6
  400b86:	d9f3      	bls.n	400b70 <twi_set_speed+0xa4>
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400b88:	69bb      	ldr	r3, [r7, #24]
  400b8a:	b2da      	uxtb	r2, r3
  400b8c:	69bb      	ldr	r3, [r7, #24]
  400b8e:	021b      	lsls	r3, r3, #8
  400b90:	b29b      	uxth	r3, r3
  400b92:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  400b94:	69fb      	ldr	r3, [r7, #28]
  400b96:	041b      	lsls	r3, r3, #16
  400b98:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400b9c:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	611a      	str	r2, [r3, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400ba2:	2300      	movs	r3, #0
}
  400ba4:	4618      	mov	r0, r3
  400ba6:	3724      	adds	r7, #36	; 0x24
  400ba8:	46bd      	mov	sp, r7
  400baa:	bc80      	pop	{r7}
  400bac:	4770      	bx	lr
  400bae:	bf00      	nop
  400bb0:	00061a80 	.word	0x00061a80
  400bb4:	0005dc00 	.word	0x0005dc00
  400bb8:	057619f1 	.word	0x057619f1
  400bbc:	3ffd1200 	.word	0x3ffd1200

00400bc0 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  400bc0:	b480      	push	{r7}
  400bc2:	b083      	sub	sp, #12
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400bc8:	687b      	ldr	r3, [r7, #4]
  400bca:	2280      	movs	r2, #128	; 0x80
  400bcc:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  400bce:	687b      	ldr	r3, [r7, #4]
  400bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400bd2:	bf00      	nop
  400bd4:	370c      	adds	r7, #12
  400bd6:	46bd      	mov	sp, r7
  400bd8:	bc80      	pop	{r7}
  400bda:	4770      	bx	lr

00400bdc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400bdc:	b480      	push	{r7}
  400bde:	b085      	sub	sp, #20
  400be0:	af00      	add	r7, sp, #0
  400be2:	6078      	str	r0, [r7, #4]
  400be4:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400be6:	2300      	movs	r3, #0
  400be8:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400bea:	687b      	ldr	r3, [r7, #4]
  400bec:	22ac      	movs	r2, #172	; 0xac
  400bee:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400bf0:	683b      	ldr	r3, [r7, #0]
  400bf2:	681a      	ldr	r2, [r3, #0]
  400bf4:	683b      	ldr	r3, [r7, #0]
  400bf6:	685b      	ldr	r3, [r3, #4]
  400bf8:	fbb2 f3f3 	udiv	r3, r2, r3
  400bfc:	091b      	lsrs	r3, r3, #4
  400bfe:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400c00:	68fb      	ldr	r3, [r7, #12]
  400c02:	2b00      	cmp	r3, #0
  400c04:	d003      	beq.n	400c0e <uart_init+0x32>
  400c06:	68fb      	ldr	r3, [r7, #12]
  400c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400c0c:	d301      	bcc.n	400c12 <uart_init+0x36>
		return 1;
  400c0e:	2301      	movs	r3, #1
  400c10:	e00f      	b.n	400c32 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	68fa      	ldr	r2, [r7, #12]
  400c16:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400c18:	683b      	ldr	r3, [r7, #0]
  400c1a:	689a      	ldr	r2, [r3, #8]
  400c1c:	687b      	ldr	r3, [r7, #4]
  400c1e:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400c20:	687b      	ldr	r3, [r7, #4]
  400c22:	f240 2202 	movw	r2, #514	; 0x202
  400c26:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400c2a:	687b      	ldr	r3, [r7, #4]
  400c2c:	2250      	movs	r2, #80	; 0x50
  400c2e:	601a      	str	r2, [r3, #0]

	return 0;
  400c30:	2300      	movs	r3, #0
}
  400c32:	4618      	mov	r0, r3
  400c34:	3714      	adds	r7, #20
  400c36:	46bd      	mov	sp, r7
  400c38:	bc80      	pop	{r7}
  400c3a:	4770      	bx	lr

00400c3c <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  400c3c:	b480      	push	{r7}
  400c3e:	b083      	sub	sp, #12
  400c40:	af00      	add	r7, sp, #0
  400c42:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  400c44:	687b      	ldr	r3, [r7, #4]
  400c46:	2280      	movs	r2, #128	; 0x80
  400c48:	601a      	str	r2, [r3, #0]
}
  400c4a:	bf00      	nop
  400c4c:	370c      	adds	r7, #12
  400c4e:	46bd      	mov	sp, r7
  400c50:	bc80      	pop	{r7}
  400c52:	4770      	bx	lr

00400c54 <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  400c54:	b480      	push	{r7}
  400c56:	b083      	sub	sp, #12
  400c58:	af00      	add	r7, sp, #0
  400c5a:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  400c5c:	687b      	ldr	r3, [r7, #4]
  400c5e:	2210      	movs	r2, #16
  400c60:	601a      	str	r2, [r3, #0]
}
  400c62:	bf00      	nop
  400c64:	370c      	adds	r7, #12
  400c66:	46bd      	mov	sp, r7
  400c68:	bc80      	pop	{r7}
  400c6a:	4770      	bx	lr

00400c6c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400c6c:	b480      	push	{r7}
  400c6e:	b083      	sub	sp, #12
  400c70:	af00      	add	r7, sp, #0
  400c72:	6078      	str	r0, [r7, #4]
  400c74:	460b      	mov	r3, r1
  400c76:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400c78:	687b      	ldr	r3, [r7, #4]
  400c7a:	695b      	ldr	r3, [r3, #20]
  400c7c:	f003 0302 	and.w	r3, r3, #2
  400c80:	2b00      	cmp	r3, #0
  400c82:	d101      	bne.n	400c88 <uart_write+0x1c>
		return 1;
  400c84:	2301      	movs	r3, #1
  400c86:	e003      	b.n	400c90 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400c88:	78fa      	ldrb	r2, [r7, #3]
  400c8a:	687b      	ldr	r3, [r7, #4]
  400c8c:	61da      	str	r2, [r3, #28]
	return 0;
  400c8e:	2300      	movs	r3, #0
}
  400c90:	4618      	mov	r0, r3
  400c92:	370c      	adds	r7, #12
  400c94:	46bd      	mov	sp, r7
  400c96:	bc80      	pop	{r7}
  400c98:	4770      	bx	lr
  400c9a:	bf00      	nop

00400c9c <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400c9c:	b480      	push	{r7}
  400c9e:	b083      	sub	sp, #12
  400ca0:	af00      	add	r7, sp, #0
  400ca2:	6078      	str	r0, [r7, #4]
  400ca4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400ca6:	687b      	ldr	r3, [r7, #4]
  400ca8:	695b      	ldr	r3, [r3, #20]
  400caa:	f003 0301 	and.w	r3, r3, #1
  400cae:	2b00      	cmp	r3, #0
  400cb0:	d101      	bne.n	400cb6 <uart_read+0x1a>
		return 1;
  400cb2:	2301      	movs	r3, #1
  400cb4:	e005      	b.n	400cc2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400cb6:	687b      	ldr	r3, [r7, #4]
  400cb8:	699b      	ldr	r3, [r3, #24]
  400cba:	b2da      	uxtb	r2, r3
  400cbc:	683b      	ldr	r3, [r7, #0]
  400cbe:	701a      	strb	r2, [r3, #0]
	return 0;
  400cc0:	2300      	movs	r3, #0
}
  400cc2:	4618      	mov	r0, r3
  400cc4:	370c      	adds	r7, #12
  400cc6:	46bd      	mov	sp, r7
  400cc8:	bc80      	pop	{r7}
  400cca:	4770      	bx	lr

00400ccc <uart_get_pdc_base>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return UART PDC registers base for PDC driver to access.
 */
Pdc *uart_get_pdc_base(Uart *p_uart)
{
  400ccc:	b480      	push	{r7}
  400cce:	b085      	sub	sp, #20
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	if (p_uart == UART0)
  400cd4:	687b      	ldr	r3, [r7, #4]
  400cd6:	4a08      	ldr	r2, [pc, #32]	; (400cf8 <uart_get_pdc_base+0x2c>)
  400cd8:	4293      	cmp	r3, r2
  400cda:	d101      	bne.n	400ce0 <uart_get_pdc_base+0x14>
		p_pdc_base = PDC_UART0;
  400cdc:	4b07      	ldr	r3, [pc, #28]	; (400cfc <uart_get_pdc_base+0x30>)
  400cde:	60fb      	str	r3, [r7, #12]
#else
#error "Unsupported device"
#endif

#if (SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	if (p_uart == UART1)
  400ce0:	687b      	ldr	r3, [r7, #4]
  400ce2:	4a07      	ldr	r2, [pc, #28]	; (400d00 <uart_get_pdc_base+0x34>)
  400ce4:	4293      	cmp	r3, r2
  400ce6:	d101      	bne.n	400cec <uart_get_pdc_base+0x20>
		p_pdc_base = PDC_UART1;
  400ce8:	4b06      	ldr	r3, [pc, #24]	; (400d04 <uart_get_pdc_base+0x38>)
  400cea:	60fb      	str	r3, [r7, #12]
#if (SAM4N)
	if (p_uart == UART2)
		p_pdc_base = PDC_UART2;
#endif

	return p_pdc_base;
  400cec:	68fb      	ldr	r3, [r7, #12]
}
  400cee:	4618      	mov	r0, r3
  400cf0:	3714      	adds	r7, #20
  400cf2:	46bd      	mov	sp, r7
  400cf4:	bc80      	pop	{r7}
  400cf6:	4770      	bx	lr
  400cf8:	400e0600 	.word	0x400e0600
  400cfc:	400e0700 	.word	0x400e0700
  400d00:	400e0800 	.word	0x400e0800
  400d04:	400e0900 	.word	0x400e0900

00400d08 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400d08:	b480      	push	{r7}
  400d0a:	b089      	sub	sp, #36	; 0x24
  400d0c:	af00      	add	r7, sp, #0
  400d0e:	60f8      	str	r0, [r7, #12]
  400d10:	60b9      	str	r1, [r7, #8]
  400d12:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400d14:	68bb      	ldr	r3, [r7, #8]
  400d16:	011a      	lsls	r2, r3, #4
  400d18:	687b      	ldr	r3, [r7, #4]
  400d1a:	429a      	cmp	r2, r3
  400d1c:	d802      	bhi.n	400d24 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400d1e:	2310      	movs	r3, #16
  400d20:	61fb      	str	r3, [r7, #28]
  400d22:	e001      	b.n	400d28 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400d24:	2308      	movs	r3, #8
  400d26:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400d28:	687b      	ldr	r3, [r7, #4]
  400d2a:	00da      	lsls	r2, r3, #3
  400d2c:	69fb      	ldr	r3, [r7, #28]
  400d2e:	68b9      	ldr	r1, [r7, #8]
  400d30:	fb01 f303 	mul.w	r3, r1, r3
  400d34:	085b      	lsrs	r3, r3, #1
  400d36:	441a      	add	r2, r3
  400d38:	69fb      	ldr	r3, [r7, #28]
  400d3a:	68b9      	ldr	r1, [r7, #8]
  400d3c:	fb01 f303 	mul.w	r3, r1, r3
  400d40:	fbb2 f3f3 	udiv	r3, r2, r3
  400d44:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400d46:	69bb      	ldr	r3, [r7, #24]
  400d48:	08db      	lsrs	r3, r3, #3
  400d4a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400d4c:	69bb      	ldr	r3, [r7, #24]
  400d4e:	f003 0307 	and.w	r3, r3, #7
  400d52:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d54:	697b      	ldr	r3, [r7, #20]
  400d56:	2b00      	cmp	r3, #0
  400d58:	d003      	beq.n	400d62 <usart_set_async_baudrate+0x5a>
  400d5a:	697b      	ldr	r3, [r7, #20]
  400d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400d60:	d301      	bcc.n	400d66 <usart_set_async_baudrate+0x5e>
		return 1;
  400d62:	2301      	movs	r3, #1
  400d64:	e00f      	b.n	400d86 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400d66:	69fb      	ldr	r3, [r7, #28]
  400d68:	2b08      	cmp	r3, #8
  400d6a:	d105      	bne.n	400d78 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400d6c:	68fb      	ldr	r3, [r7, #12]
  400d6e:	685b      	ldr	r3, [r3, #4]
  400d70:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400d74:	68fb      	ldr	r3, [r7, #12]
  400d76:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400d78:	693b      	ldr	r3, [r7, #16]
  400d7a:	041a      	lsls	r2, r3, #16
  400d7c:	697b      	ldr	r3, [r7, #20]
  400d7e:	431a      	orrs	r2, r3
  400d80:	68fb      	ldr	r3, [r7, #12]
  400d82:	621a      	str	r2, [r3, #32]

	return 0;
  400d84:	2300      	movs	r3, #0
}
  400d86:	4618      	mov	r0, r3
  400d88:	3724      	adds	r7, #36	; 0x24
  400d8a:	46bd      	mov	sp, r7
  400d8c:	bc80      	pop	{r7}
  400d8e:	4770      	bx	lr

00400d90 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400d90:	b580      	push	{r7, lr}
  400d92:	b082      	sub	sp, #8
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400d98:	6878      	ldr	r0, [r7, #4]
  400d9a:	4b0f      	ldr	r3, [pc, #60]	; (400dd8 <usart_reset+0x48>)
  400d9c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400d9e:	687b      	ldr	r3, [r7, #4]
  400da0:	2200      	movs	r2, #0
  400da2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400da4:	687b      	ldr	r3, [r7, #4]
  400da6:	2200      	movs	r2, #0
  400da8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400daa:	687b      	ldr	r3, [r7, #4]
  400dac:	2200      	movs	r2, #0
  400dae:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400db0:	6878      	ldr	r0, [r7, #4]
  400db2:	4b0a      	ldr	r3, [pc, #40]	; (400ddc <usart_reset+0x4c>)
  400db4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400db6:	6878      	ldr	r0, [r7, #4]
  400db8:	4b09      	ldr	r3, [pc, #36]	; (400de0 <usart_reset+0x50>)
  400dba:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400dbc:	6878      	ldr	r0, [r7, #4]
  400dbe:	4b09      	ldr	r3, [pc, #36]	; (400de4 <usart_reset+0x54>)
  400dc0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400dc2:	6878      	ldr	r0, [r7, #4]
  400dc4:	4b08      	ldr	r3, [pc, #32]	; (400de8 <usart_reset+0x58>)
  400dc6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  400dc8:	6878      	ldr	r0, [r7, #4]
  400dca:	4b08      	ldr	r3, [pc, #32]	; (400dec <usart_reset+0x5c>)
  400dcc:	4798      	blx	r3
#endif
}
  400dce:	bf00      	nop
  400dd0:	3708      	adds	r7, #8
  400dd2:	46bd      	mov	sp, r7
  400dd4:	bd80      	pop	{r7, pc}
  400dd6:	bf00      	nop
  400dd8:	0040101d 	.word	0x0040101d
  400ddc:	00400ea5 	.word	0x00400ea5
  400de0:	00400eed 	.word	0x00400eed
  400de4:	00400f1d 	.word	0x00400f1d
  400de8:	00400f55 	.word	0x00400f55
  400dec:	00400f39 	.word	0x00400f39

00400df0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400df0:	b580      	push	{r7, lr}
  400df2:	b084      	sub	sp, #16
  400df4:	af00      	add	r7, sp, #0
  400df6:	60f8      	str	r0, [r7, #12]
  400df8:	60b9      	str	r1, [r7, #8]
  400dfa:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400dfc:	68f8      	ldr	r0, [r7, #12]
  400dfe:	4b1a      	ldr	r3, [pc, #104]	; (400e68 <usart_init_rs232+0x78>)
  400e00:	4798      	blx	r3

	ul_reg_val = 0;
  400e02:	4b1a      	ldr	r3, [pc, #104]	; (400e6c <usart_init_rs232+0x7c>)
  400e04:	2200      	movs	r2, #0
  400e06:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400e08:	68bb      	ldr	r3, [r7, #8]
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d009      	beq.n	400e22 <usart_init_rs232+0x32>
  400e0e:	68bb      	ldr	r3, [r7, #8]
  400e10:	681b      	ldr	r3, [r3, #0]
  400e12:	687a      	ldr	r2, [r7, #4]
  400e14:	4619      	mov	r1, r3
  400e16:	68f8      	ldr	r0, [r7, #12]
  400e18:	4b15      	ldr	r3, [pc, #84]	; (400e70 <usart_init_rs232+0x80>)
  400e1a:	4798      	blx	r3
  400e1c:	4603      	mov	r3, r0
  400e1e:	2b00      	cmp	r3, #0
  400e20:	d001      	beq.n	400e26 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400e22:	2301      	movs	r3, #1
  400e24:	e01b      	b.n	400e5e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e26:	68bb      	ldr	r3, [r7, #8]
  400e28:	685a      	ldr	r2, [r3, #4]
  400e2a:	68bb      	ldr	r3, [r7, #8]
  400e2c:	689b      	ldr	r3, [r3, #8]
  400e2e:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400e30:	68bb      	ldr	r3, [r7, #8]
  400e32:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e34:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400e36:	68bb      	ldr	r3, [r7, #8]
  400e38:	68db      	ldr	r3, [r3, #12]
  400e3a:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e3c:	4b0b      	ldr	r3, [pc, #44]	; (400e6c <usart_init_rs232+0x7c>)
  400e3e:	681b      	ldr	r3, [r3, #0]
  400e40:	4313      	orrs	r3, r2
  400e42:	4a0a      	ldr	r2, [pc, #40]	; (400e6c <usart_init_rs232+0x7c>)
  400e44:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400e46:	4b09      	ldr	r3, [pc, #36]	; (400e6c <usart_init_rs232+0x7c>)
  400e48:	681b      	ldr	r3, [r3, #0]
  400e4a:	4a08      	ldr	r2, [pc, #32]	; (400e6c <usart_init_rs232+0x7c>)
  400e4c:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400e4e:	68fb      	ldr	r3, [r7, #12]
  400e50:	685a      	ldr	r2, [r3, #4]
  400e52:	4b06      	ldr	r3, [pc, #24]	; (400e6c <usart_init_rs232+0x7c>)
  400e54:	681b      	ldr	r3, [r3, #0]
  400e56:	431a      	orrs	r2, r3
  400e58:	68fb      	ldr	r3, [r7, #12]
  400e5a:	605a      	str	r2, [r3, #4]

	return 0;
  400e5c:	2300      	movs	r3, #0
}
  400e5e:	4618      	mov	r0, r3
  400e60:	3710      	adds	r7, #16
  400e62:	46bd      	mov	sp, r7
  400e64:	bd80      	pop	{r7, pc}
  400e66:	bf00      	nop
  400e68:	00400d91 	.word	0x00400d91
  400e6c:	20000a74 	.word	0x20000a74
  400e70:	00400d09 	.word	0x00400d09

00400e74 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400e74:	b480      	push	{r7}
  400e76:	b083      	sub	sp, #12
  400e78:	af00      	add	r7, sp, #0
  400e7a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400e7c:	687b      	ldr	r3, [r7, #4]
  400e7e:	2240      	movs	r2, #64	; 0x40
  400e80:	601a      	str	r2, [r3, #0]
}
  400e82:	bf00      	nop
  400e84:	370c      	adds	r7, #12
  400e86:	46bd      	mov	sp, r7
  400e88:	bc80      	pop	{r7}
  400e8a:	4770      	bx	lr

00400e8c <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
  400e8c:	b480      	push	{r7}
  400e8e:	b083      	sub	sp, #12
  400e90:	af00      	add	r7, sp, #0
  400e92:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	2280      	movs	r2, #128	; 0x80
  400e98:	601a      	str	r2, [r3, #0]
}
  400e9a:	bf00      	nop
  400e9c:	370c      	adds	r7, #12
  400e9e:	46bd      	mov	sp, r7
  400ea0:	bc80      	pop	{r7}
  400ea2:	4770      	bx	lr

00400ea4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400ea4:	b480      	push	{r7}
  400ea6:	b083      	sub	sp, #12
  400ea8:	af00      	add	r7, sp, #0
  400eaa:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400eac:	687b      	ldr	r3, [r7, #4]
  400eae:	2288      	movs	r2, #136	; 0x88
  400eb0:	601a      	str	r2, [r3, #0]
}
  400eb2:	bf00      	nop
  400eb4:	370c      	adds	r7, #12
  400eb6:	46bd      	mov	sp, r7
  400eb8:	bc80      	pop	{r7}
  400eba:	4770      	bx	lr

00400ebc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400ebc:	b480      	push	{r7}
  400ebe:	b083      	sub	sp, #12
  400ec0:	af00      	add	r7, sp, #0
  400ec2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400ec4:	687b      	ldr	r3, [r7, #4]
  400ec6:	2210      	movs	r2, #16
  400ec8:	601a      	str	r2, [r3, #0]
}
  400eca:	bf00      	nop
  400ecc:	370c      	adds	r7, #12
  400ece:	46bd      	mov	sp, r7
  400ed0:	bc80      	pop	{r7}
  400ed2:	4770      	bx	lr

00400ed4 <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
  400ed4:	b480      	push	{r7}
  400ed6:	b083      	sub	sp, #12
  400ed8:	af00      	add	r7, sp, #0
  400eda:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
  400edc:	687b      	ldr	r3, [r7, #4]
  400ede:	2220      	movs	r2, #32
  400ee0:	601a      	str	r2, [r3, #0]
}
  400ee2:	bf00      	nop
  400ee4:	370c      	adds	r7, #12
  400ee6:	46bd      	mov	sp, r7
  400ee8:	bc80      	pop	{r7}
  400eea:	4770      	bx	lr

00400eec <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400eec:	b480      	push	{r7}
  400eee:	b083      	sub	sp, #12
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400ef4:	687b      	ldr	r3, [r7, #4]
  400ef6:	2224      	movs	r2, #36	; 0x24
  400ef8:	601a      	str	r2, [r3, #0]
}
  400efa:	bf00      	nop
  400efc:	370c      	adds	r7, #12
  400efe:	46bd      	mov	sp, r7
  400f00:	bc80      	pop	{r7}
  400f02:	4770      	bx	lr

00400f04 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400f04:	b480      	push	{r7}
  400f06:	b083      	sub	sp, #12
  400f08:	af00      	add	r7, sp, #0
  400f0a:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400f0c:	687b      	ldr	r3, [r7, #4]
  400f0e:	695b      	ldr	r3, [r3, #20]
}
  400f10:	4618      	mov	r0, r3
  400f12:	370c      	adds	r7, #12
  400f14:	46bd      	mov	sp, r7
  400f16:	bc80      	pop	{r7}
  400f18:	4770      	bx	lr
  400f1a:	bf00      	nop

00400f1c <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400f1c:	b480      	push	{r7}
  400f1e:	b083      	sub	sp, #12
  400f20:	af00      	add	r7, sp, #0
  400f22:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400f24:	687b      	ldr	r3, [r7, #4]
  400f26:	f44f 7280 	mov.w	r2, #256	; 0x100
  400f2a:	601a      	str	r2, [r3, #0]
}
  400f2c:	bf00      	nop
  400f2e:	370c      	adds	r7, #12
  400f30:	46bd      	mov	sp, r7
  400f32:	bc80      	pop	{r7}
  400f34:	4770      	bx	lr
  400f36:	bf00      	nop

00400f38 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  400f38:	b480      	push	{r7}
  400f3a:	b083      	sub	sp, #12
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  400f40:	687b      	ldr	r3, [r7, #4]
  400f42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400f46:	601a      	str	r2, [r3, #0]
}
  400f48:	bf00      	nop
  400f4a:	370c      	adds	r7, #12
  400f4c:	46bd      	mov	sp, r7
  400f4e:	bc80      	pop	{r7}
  400f50:	4770      	bx	lr
  400f52:	bf00      	nop

00400f54 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400f54:	b480      	push	{r7}
  400f56:	b083      	sub	sp, #12
  400f58:	af00      	add	r7, sp, #0
  400f5a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400f5c:	687b      	ldr	r3, [r7, #4]
  400f5e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400f62:	601a      	str	r2, [r3, #0]
}
  400f64:	bf00      	nop
  400f66:	370c      	adds	r7, #12
  400f68:	46bd      	mov	sp, r7
  400f6a:	bc80      	pop	{r7}
  400f6c:	4770      	bx	lr
  400f6e:	bf00      	nop

00400f70 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  400f70:	b480      	push	{r7}
  400f72:	b083      	sub	sp, #12
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
  400f78:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400f7a:	687b      	ldr	r3, [r7, #4]
  400f7c:	695b      	ldr	r3, [r3, #20]
  400f7e:	f003 0302 	and.w	r3, r3, #2
  400f82:	2b00      	cmp	r3, #0
  400f84:	d101      	bne.n	400f8a <usart_write+0x1a>
		return 1;
  400f86:	2301      	movs	r3, #1
  400f88:	e005      	b.n	400f96 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400f8a:	683b      	ldr	r3, [r7, #0]
  400f8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400f90:	687b      	ldr	r3, [r7, #4]
  400f92:	61da      	str	r2, [r3, #28]
	return 0;
  400f94:	2300      	movs	r3, #0
}
  400f96:	4618      	mov	r0, r3
  400f98:	370c      	adds	r7, #12
  400f9a:	46bd      	mov	sp, r7
  400f9c:	bc80      	pop	{r7}
  400f9e:	4770      	bx	lr

00400fa0 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400fa0:	b480      	push	{r7}
  400fa2:	b083      	sub	sp, #12
  400fa4:	af00      	add	r7, sp, #0
  400fa6:	6078      	str	r0, [r7, #4]
  400fa8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	695b      	ldr	r3, [r3, #20]
  400fae:	f003 0301 	and.w	r3, r3, #1
  400fb2:	2b00      	cmp	r3, #0
  400fb4:	d101      	bne.n	400fba <usart_read+0x1a>
		return 1;
  400fb6:	2301      	movs	r3, #1
  400fb8:	e006      	b.n	400fc8 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400fba:	687b      	ldr	r3, [r7, #4]
  400fbc:	699b      	ldr	r3, [r3, #24]
  400fbe:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400fc2:	683b      	ldr	r3, [r7, #0]
  400fc4:	601a      	str	r2, [r3, #0]

	return 0;
  400fc6:	2300      	movs	r3, #0
}
  400fc8:	4618      	mov	r0, r3
  400fca:	370c      	adds	r7, #12
  400fcc:	46bd      	mov	sp, r7
  400fce:	bc80      	pop	{r7}
  400fd0:	4770      	bx	lr
  400fd2:	bf00      	nop

00400fd4 <usart_get_pdc_base>:
 * \param p_usart Pointer to a UART instance.
 *
 * \return USART PDC registers base for PDC driver to access.
 */
Pdc *usart_get_pdc_base(Usart *p_usart)
{
  400fd4:	b480      	push	{r7}
  400fd6:	b085      	sub	sp, #20
  400fd8:	af00      	add	r7, sp, #0
  400fda:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

	p_pdc_base = (Pdc *)NULL;
  400fdc:	2300      	movs	r3, #0
  400fde:	60fb      	str	r3, [r7, #12]
		p_pdc_base = PDC_USART;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
  400fe0:	687b      	ldr	r3, [r7, #4]
  400fe2:	4a0a      	ldr	r2, [pc, #40]	; (40100c <usart_get_pdc_base+0x38>)
  400fe4:	4293      	cmp	r3, r2
  400fe6:	d103      	bne.n	400ff0 <usart_get_pdc_base+0x1c>
		p_pdc_base = PDC_USART0;
  400fe8:	4b09      	ldr	r3, [pc, #36]	; (401010 <usart_get_pdc_base+0x3c>)
  400fea:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  400fec:	68fb      	ldr	r3, [r7, #12]
  400fee:	e008      	b.n	401002 <usart_get_pdc_base+0x2e>
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
  400ff0:	687b      	ldr	r3, [r7, #4]
  400ff2:	4a08      	ldr	r2, [pc, #32]	; (401014 <usart_get_pdc_base+0x40>)
  400ff4:	4293      	cmp	r3, r2
  400ff6:	d103      	bne.n	401000 <usart_get_pdc_base+0x2c>
		p_pdc_base = PDC_USART1;
  400ff8:	4b07      	ldr	r3, [pc, #28]	; (401018 <usart_get_pdc_base+0x44>)
  400ffa:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  400ffc:	68fb      	ldr	r3, [r7, #12]
  400ffe:	e000      	b.n	401002 <usart_get_pdc_base+0x2e>
		p_pdc_base = PDC_USART7;
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
  401000:	68fb      	ldr	r3, [r7, #12]
}
  401002:	4618      	mov	r0, r3
  401004:	3714      	adds	r7, #20
  401006:	46bd      	mov	sp, r7
  401008:	bc80      	pop	{r7}
  40100a:	4770      	bx	lr
  40100c:	40024000 	.word	0x40024000
  401010:	40024100 	.word	0x40024100
  401014:	40028000 	.word	0x40028000
  401018:	40028100 	.word	0x40028100

0040101c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  40101c:	b480      	push	{r7}
  40101e:	b083      	sub	sp, #12
  401020:	af00      	add	r7, sp, #0
  401022:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401024:	687b      	ldr	r3, [r7, #4]
  401026:	4a04      	ldr	r2, [pc, #16]	; (401038 <usart_disable_writeprotect+0x1c>)
  401028:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  40102c:	bf00      	nop
  40102e:	370c      	adds	r7, #12
  401030:	46bd      	mov	sp, r7
  401032:	bc80      	pop	{r7}
  401034:	4770      	bx	lr
  401036:	bf00      	nop
  401038:	55534100 	.word	0x55534100

0040103c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40103c:	b580      	push	{r7, lr}
  40103e:	b082      	sub	sp, #8
  401040:	af00      	add	r7, sp, #0
  401042:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401044:	687b      	ldr	r3, [r7, #4]
  401046:	2b07      	cmp	r3, #7
  401048:	d831      	bhi.n	4010ae <osc_enable+0x72>
  40104a:	a201      	add	r2, pc, #4	; (adr r2, 401050 <osc_enable+0x14>)
  40104c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401050:	004010ad 	.word	0x004010ad
  401054:	00401071 	.word	0x00401071
  401058:	00401079 	.word	0x00401079
  40105c:	00401081 	.word	0x00401081
  401060:	00401089 	.word	0x00401089
  401064:	00401091 	.word	0x00401091
  401068:	00401099 	.word	0x00401099
  40106c:	004010a3 	.word	0x004010a3
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401070:	2000      	movs	r0, #0
  401072:	4b11      	ldr	r3, [pc, #68]	; (4010b8 <osc_enable+0x7c>)
  401074:	4798      	blx	r3
		break;
  401076:	e01a      	b.n	4010ae <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401078:	2001      	movs	r0, #1
  40107a:	4b0f      	ldr	r3, [pc, #60]	; (4010b8 <osc_enable+0x7c>)
  40107c:	4798      	blx	r3
		break;
  40107e:	e016      	b.n	4010ae <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401080:	2000      	movs	r0, #0
  401082:	4b0e      	ldr	r3, [pc, #56]	; (4010bc <osc_enable+0x80>)
  401084:	4798      	blx	r3
		break;
  401086:	e012      	b.n	4010ae <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401088:	2010      	movs	r0, #16
  40108a:	4b0c      	ldr	r3, [pc, #48]	; (4010bc <osc_enable+0x80>)
  40108c:	4798      	blx	r3
		break;
  40108e:	e00e      	b.n	4010ae <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401090:	2020      	movs	r0, #32
  401092:	4b0a      	ldr	r3, [pc, #40]	; (4010bc <osc_enable+0x80>)
  401094:	4798      	blx	r3
		break;
  401096:	e00a      	b.n	4010ae <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401098:	213e      	movs	r1, #62	; 0x3e
  40109a:	2000      	movs	r0, #0
  40109c:	4b08      	ldr	r3, [pc, #32]	; (4010c0 <osc_enable+0x84>)
  40109e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4010a0:	e005      	b.n	4010ae <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4010a2:	213e      	movs	r1, #62	; 0x3e
  4010a4:	2001      	movs	r0, #1
  4010a6:	4b06      	ldr	r3, [pc, #24]	; (4010c0 <osc_enable+0x84>)
  4010a8:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4010aa:	e000      	b.n	4010ae <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  4010ac:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  4010ae:	bf00      	nop
  4010b0:	3708      	adds	r7, #8
  4010b2:	46bd      	mov	sp, r7
  4010b4:	bd80      	pop	{r7, pc}
  4010b6:	bf00      	nop
  4010b8:	00401ab9 	.word	0x00401ab9
  4010bc:	00401b25 	.word	0x00401b25
  4010c0:	00401b95 	.word	0x00401b95

004010c4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4010c4:	b580      	push	{r7, lr}
  4010c6:	b082      	sub	sp, #8
  4010c8:	af00      	add	r7, sp, #0
  4010ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4010cc:	687b      	ldr	r3, [r7, #4]
  4010ce:	2b07      	cmp	r3, #7
  4010d0:	d826      	bhi.n	401120 <osc_is_ready+0x5c>
  4010d2:	a201      	add	r2, pc, #4	; (adr r2, 4010d8 <osc_is_ready+0x14>)
  4010d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010d8:	004010f9 	.word	0x004010f9
  4010dc:	004010fd 	.word	0x004010fd
  4010e0:	004010fd 	.word	0x004010fd
  4010e4:	0040110f 	.word	0x0040110f
  4010e8:	0040110f 	.word	0x0040110f
  4010ec:	0040110f 	.word	0x0040110f
  4010f0:	0040110f 	.word	0x0040110f
  4010f4:	0040110f 	.word	0x0040110f
	case OSC_SLCK_32K_RC:
		return 1;
  4010f8:	2301      	movs	r3, #1
  4010fa:	e012      	b.n	401122 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4010fc:	4b0b      	ldr	r3, [pc, #44]	; (40112c <osc_is_ready+0x68>)
  4010fe:	4798      	blx	r3
  401100:	4603      	mov	r3, r0
  401102:	2b00      	cmp	r3, #0
  401104:	bf14      	ite	ne
  401106:	2301      	movne	r3, #1
  401108:	2300      	moveq	r3, #0
  40110a:	b2db      	uxtb	r3, r3
  40110c:	e009      	b.n	401122 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40110e:	4b08      	ldr	r3, [pc, #32]	; (401130 <osc_is_ready+0x6c>)
  401110:	4798      	blx	r3
  401112:	4603      	mov	r3, r0
  401114:	2b00      	cmp	r3, #0
  401116:	bf14      	ite	ne
  401118:	2301      	movne	r3, #1
  40111a:	2300      	moveq	r3, #0
  40111c:	b2db      	uxtb	r3, r3
  40111e:	e000      	b.n	401122 <osc_is_ready+0x5e>
	}

	return 0;
  401120:	2300      	movs	r3, #0
}
  401122:	4618      	mov	r0, r3
  401124:	3708      	adds	r7, #8
  401126:	46bd      	mov	sp, r7
  401128:	bd80      	pop	{r7, pc}
  40112a:	bf00      	nop
  40112c:	00401af1 	.word	0x00401af1
  401130:	00401c0d 	.word	0x00401c0d

00401134 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401134:	b480      	push	{r7}
  401136:	b083      	sub	sp, #12
  401138:	af00      	add	r7, sp, #0
  40113a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40113c:	687b      	ldr	r3, [r7, #4]
  40113e:	2b07      	cmp	r3, #7
  401140:	d825      	bhi.n	40118e <osc_get_rate+0x5a>
  401142:	a201      	add	r2, pc, #4	; (adr r2, 401148 <osc_get_rate+0x14>)
  401144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401148:	00401169 	.word	0x00401169
  40114c:	0040116f 	.word	0x0040116f
  401150:	00401175 	.word	0x00401175
  401154:	0040117b 	.word	0x0040117b
  401158:	0040117f 	.word	0x0040117f
  40115c:	00401183 	.word	0x00401183
  401160:	00401187 	.word	0x00401187
  401164:	0040118b 	.word	0x0040118b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401168:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40116c:	e010      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40116e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401172:	e00d      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401174:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401178:	e00a      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40117a:	4b08      	ldr	r3, [pc, #32]	; (40119c <osc_get_rate+0x68>)
  40117c:	e008      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40117e:	4b08      	ldr	r3, [pc, #32]	; (4011a0 <osc_get_rate+0x6c>)
  401180:	e006      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401182:	4b08      	ldr	r3, [pc, #32]	; (4011a4 <osc_get_rate+0x70>)
  401184:	e004      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401186:	4b07      	ldr	r3, [pc, #28]	; (4011a4 <osc_get_rate+0x70>)
  401188:	e002      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40118a:	4b06      	ldr	r3, [pc, #24]	; (4011a4 <osc_get_rate+0x70>)
  40118c:	e000      	b.n	401190 <osc_get_rate+0x5c>
	}

	return 0;
  40118e:	2300      	movs	r3, #0
}
  401190:	4618      	mov	r0, r3
  401192:	370c      	adds	r7, #12
  401194:	46bd      	mov	sp, r7
  401196:	bc80      	pop	{r7}
  401198:	4770      	bx	lr
  40119a:	bf00      	nop
  40119c:	003d0900 	.word	0x003d0900
  4011a0:	007a1200 	.word	0x007a1200
  4011a4:	00b71b00 	.word	0x00b71b00

004011a8 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4011a8:	b580      	push	{r7, lr}
  4011aa:	b082      	sub	sp, #8
  4011ac:	af00      	add	r7, sp, #0
  4011ae:	4603      	mov	r3, r0
  4011b0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4011b2:	bf00      	nop
  4011b4:	79fb      	ldrb	r3, [r7, #7]
  4011b6:	4618      	mov	r0, r3
  4011b8:	4b05      	ldr	r3, [pc, #20]	; (4011d0 <osc_wait_ready+0x28>)
  4011ba:	4798      	blx	r3
  4011bc:	4603      	mov	r3, r0
  4011be:	f083 0301 	eor.w	r3, r3, #1
  4011c2:	b2db      	uxtb	r3, r3
  4011c4:	2b00      	cmp	r3, #0
  4011c6:	d1f5      	bne.n	4011b4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4011c8:	bf00      	nop
  4011ca:	3708      	adds	r7, #8
  4011cc:	46bd      	mov	sp, r7
  4011ce:	bd80      	pop	{r7, pc}
  4011d0:	004010c5 	.word	0x004010c5

004011d4 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4011d4:	b580      	push	{r7, lr}
  4011d6:	b086      	sub	sp, #24
  4011d8:	af00      	add	r7, sp, #0
  4011da:	60f8      	str	r0, [r7, #12]
  4011dc:	607a      	str	r2, [r7, #4]
  4011de:	603b      	str	r3, [r7, #0]
  4011e0:	460b      	mov	r3, r1
  4011e2:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4011e4:	7afb      	ldrb	r3, [r7, #11]
  4011e6:	4618      	mov	r0, r3
  4011e8:	4b0d      	ldr	r3, [pc, #52]	; (401220 <pll_config_init+0x4c>)
  4011ea:	4798      	blx	r3
  4011ec:	4602      	mov	r2, r0
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	fbb2 f3f3 	udiv	r3, r2, r3
  4011f4:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4011f6:	697b      	ldr	r3, [r7, #20]
  4011f8:	683a      	ldr	r2, [r7, #0]
  4011fa:	fb02 f303 	mul.w	r3, r2, r3
  4011fe:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401200:	683b      	ldr	r3, [r7, #0]
  401202:	3b01      	subs	r3, #1
  401204:	041a      	lsls	r2, r3, #16
  401206:	4b07      	ldr	r3, [pc, #28]	; (401224 <pll_config_init+0x50>)
  401208:	4013      	ands	r3, r2
  40120a:	687a      	ldr	r2, [r7, #4]
  40120c:	b2d2      	uxtb	r2, r2
  40120e:	4313      	orrs	r3, r2
  401210:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401214:	68fb      	ldr	r3, [r7, #12]
  401216:	601a      	str	r2, [r3, #0]
}
  401218:	bf00      	nop
  40121a:	3718      	adds	r7, #24
  40121c:	46bd      	mov	sp, r7
  40121e:	bd80      	pop	{r7, pc}
  401220:	00401135 	.word	0x00401135
  401224:	07ff0000 	.word	0x07ff0000

00401228 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401228:	b580      	push	{r7, lr}
  40122a:	b082      	sub	sp, #8
  40122c:	af00      	add	r7, sp, #0
  40122e:	6078      	str	r0, [r7, #4]
  401230:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401232:	683b      	ldr	r3, [r7, #0]
  401234:	2b00      	cmp	r3, #0
  401236:	d108      	bne.n	40124a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401238:	4b09      	ldr	r3, [pc, #36]	; (401260 <pll_enable+0x38>)
  40123a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40123c:	4a09      	ldr	r2, [pc, #36]	; (401264 <pll_enable+0x3c>)
  40123e:	687b      	ldr	r3, [r7, #4]
  401240:	681b      	ldr	r3, [r3, #0]
  401242:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401246:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  401248:	e005      	b.n	401256 <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  40124a:	4b07      	ldr	r3, [pc, #28]	; (401268 <pll_enable+0x40>)
  40124c:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40124e:	4a05      	ldr	r2, [pc, #20]	; (401264 <pll_enable+0x3c>)
  401250:	687b      	ldr	r3, [r7, #4]
  401252:	681b      	ldr	r3, [r3, #0]
  401254:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  401256:	bf00      	nop
  401258:	3708      	adds	r7, #8
  40125a:	46bd      	mov	sp, r7
  40125c:	bd80      	pop	{r7, pc}
  40125e:	bf00      	nop
  401260:	00401c25 	.word	0x00401c25
  401264:	400e0400 	.word	0x400e0400
  401268:	00401c55 	.word	0x00401c55

0040126c <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  40126c:	b580      	push	{r7, lr}
  40126e:	b082      	sub	sp, #8
  401270:	af00      	add	r7, sp, #0
  401272:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401274:	687b      	ldr	r3, [r7, #4]
  401276:	2b00      	cmp	r3, #0
  401278:	d103      	bne.n	401282 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40127a:	4b05      	ldr	r3, [pc, #20]	; (401290 <pll_is_locked+0x24>)
  40127c:	4798      	blx	r3
  40127e:	4603      	mov	r3, r0
  401280:	e002      	b.n	401288 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  401282:	4b04      	ldr	r3, [pc, #16]	; (401294 <pll_is_locked+0x28>)
  401284:	4798      	blx	r3
  401286:	4603      	mov	r3, r0
	}
}
  401288:	4618      	mov	r0, r3
  40128a:	3708      	adds	r7, #8
  40128c:	46bd      	mov	sp, r7
  40128e:	bd80      	pop	{r7, pc}
  401290:	00401c3d 	.word	0x00401c3d
  401294:	00401c6d 	.word	0x00401c6d

00401298 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401298:	b580      	push	{r7, lr}
  40129a:	b082      	sub	sp, #8
  40129c:	af00      	add	r7, sp, #0
  40129e:	4603      	mov	r3, r0
  4012a0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4012a2:	79fb      	ldrb	r3, [r7, #7]
  4012a4:	3b03      	subs	r3, #3
  4012a6:	2b04      	cmp	r3, #4
  4012a8:	d808      	bhi.n	4012bc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4012aa:	79fb      	ldrb	r3, [r7, #7]
  4012ac:	4618      	mov	r0, r3
  4012ae:	4b06      	ldr	r3, [pc, #24]	; (4012c8 <pll_enable_source+0x30>)
  4012b0:	4798      	blx	r3
		osc_wait_ready(e_src);
  4012b2:	79fb      	ldrb	r3, [r7, #7]
  4012b4:	4618      	mov	r0, r3
  4012b6:	4b05      	ldr	r3, [pc, #20]	; (4012cc <pll_enable_source+0x34>)
  4012b8:	4798      	blx	r3
		break;
  4012ba:	e000      	b.n	4012be <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4012bc:	bf00      	nop
	}
}
  4012be:	bf00      	nop
  4012c0:	3708      	adds	r7, #8
  4012c2:	46bd      	mov	sp, r7
  4012c4:	bd80      	pop	{r7, pc}
  4012c6:	bf00      	nop
  4012c8:	0040103d 	.word	0x0040103d
  4012cc:	004011a9 	.word	0x004011a9

004012d0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4012d0:	b580      	push	{r7, lr}
  4012d2:	b082      	sub	sp, #8
  4012d4:	af00      	add	r7, sp, #0
  4012d6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4012d8:	bf00      	nop
  4012da:	6878      	ldr	r0, [r7, #4]
  4012dc:	4b04      	ldr	r3, [pc, #16]	; (4012f0 <pll_wait_for_lock+0x20>)
  4012de:	4798      	blx	r3
  4012e0:	4603      	mov	r3, r0
  4012e2:	2b00      	cmp	r3, #0
  4012e4:	d0f9      	beq.n	4012da <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4012e6:	2300      	movs	r3, #0
}
  4012e8:	4618      	mov	r0, r3
  4012ea:	3708      	adds	r7, #8
  4012ec:	46bd      	mov	sp, r7
  4012ee:	bd80      	pop	{r7, pc}
  4012f0:	0040126d 	.word	0x0040126d

004012f4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4012f4:	b580      	push	{r7, lr}
  4012f6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4012f8:	2006      	movs	r0, #6
  4012fa:	4b04      	ldr	r3, [pc, #16]	; (40130c <sysclk_get_main_hz+0x18>)
  4012fc:	4798      	blx	r3
  4012fe:	4602      	mov	r2, r0
  401300:	4613      	mov	r3, r2
  401302:	009b      	lsls	r3, r3, #2
  401304:	4413      	add	r3, r2
  401306:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401308:	4618      	mov	r0, r3
  40130a:	bd80      	pop	{r7, pc}
  40130c:	00401135 	.word	0x00401135

00401310 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401310:	b580      	push	{r7, lr}
  401312:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401314:	4b02      	ldr	r3, [pc, #8]	; (401320 <sysclk_get_cpu_hz+0x10>)
  401316:	4798      	blx	r3
  401318:	4603      	mov	r3, r0
  40131a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40131c:	4618      	mov	r0, r3
  40131e:	bd80      	pop	{r7, pc}
  401320:	004012f5 	.word	0x004012f5

00401324 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401324:	b590      	push	{r4, r7, lr}
  401326:	b083      	sub	sp, #12
  401328:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40132a:	4811      	ldr	r0, [pc, #68]	; (401370 <sysclk_init+0x4c>)
  40132c:	4b11      	ldr	r3, [pc, #68]	; (401374 <sysclk_init+0x50>)
  40132e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  401330:	2006      	movs	r0, #6
  401332:	4b11      	ldr	r3, [pc, #68]	; (401378 <sysclk_init+0x54>)
  401334:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401336:	1d38      	adds	r0, r7, #4
  401338:	2314      	movs	r3, #20
  40133a:	2201      	movs	r2, #1
  40133c:	2106      	movs	r1, #6
  40133e:	4c0f      	ldr	r4, [pc, #60]	; (40137c <sysclk_init+0x58>)
  401340:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401342:	1d3b      	adds	r3, r7, #4
  401344:	2100      	movs	r1, #0
  401346:	4618      	mov	r0, r3
  401348:	4b0d      	ldr	r3, [pc, #52]	; (401380 <sysclk_init+0x5c>)
  40134a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40134c:	2000      	movs	r0, #0
  40134e:	4b0d      	ldr	r3, [pc, #52]	; (401384 <sysclk_init+0x60>)
  401350:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401352:	2010      	movs	r0, #16
  401354:	4b0c      	ldr	r3, [pc, #48]	; (401388 <sysclk_init+0x64>)
  401356:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401358:	4b0c      	ldr	r3, [pc, #48]	; (40138c <sysclk_init+0x68>)
  40135a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40135c:	4b0c      	ldr	r3, [pc, #48]	; (401390 <sysclk_init+0x6c>)
  40135e:	4798      	blx	r3
  401360:	4603      	mov	r3, r0
  401362:	4618      	mov	r0, r3
  401364:	4b03      	ldr	r3, [pc, #12]	; (401374 <sysclk_init+0x50>)
  401366:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401368:	bf00      	nop
  40136a:	370c      	adds	r7, #12
  40136c:	46bd      	mov	sp, r7
  40136e:	bd90      	pop	{r4, r7, pc}
  401370:	07270e00 	.word	0x07270e00
  401374:	00402039 	.word	0x00402039
  401378:	00401299 	.word	0x00401299
  40137c:	004011d5 	.word	0x004011d5
  401380:	00401229 	.word	0x00401229
  401384:	004012d1 	.word	0x004012d1
  401388:	00401a39 	.word	0x00401a39
  40138c:	00401e9d 	.word	0x00401e9d
  401390:	00401311 	.word	0x00401311

00401394 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  401394:	b480      	push	{r7}
  401396:	b085      	sub	sp, #20
  401398:	af00      	add	r7, sp, #0
  40139a:	60f8      	str	r0, [r7, #12]
  40139c:	60b9      	str	r1, [r7, #8]
  40139e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4013a0:	68bb      	ldr	r3, [r7, #8]
  4013a2:	2b00      	cmp	r3, #0
  4013a4:	d007      	beq.n	4013b6 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  4013a6:	68bb      	ldr	r3, [r7, #8]
  4013a8:	681a      	ldr	r2, [r3, #0]
  4013aa:	68fb      	ldr	r3, [r7, #12]
  4013ac:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  4013ae:	68bb      	ldr	r3, [r7, #8]
  4013b0:	685a      	ldr	r2, [r3, #4]
  4013b2:	68fb      	ldr	r3, [r7, #12]
  4013b4:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  4013b6:	687b      	ldr	r3, [r7, #4]
  4013b8:	2b00      	cmp	r3, #0
  4013ba:	d007      	beq.n	4013cc <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  4013bc:	687b      	ldr	r3, [r7, #4]
  4013be:	681a      	ldr	r2, [r3, #0]
  4013c0:	68fb      	ldr	r3, [r7, #12]
  4013c2:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  4013c4:	687b      	ldr	r3, [r7, #4]
  4013c6:	685a      	ldr	r2, [r3, #4]
  4013c8:	68fb      	ldr	r3, [r7, #12]
  4013ca:	61da      	str	r2, [r3, #28]
	}
}
  4013cc:	bf00      	nop
  4013ce:	3714      	adds	r7, #20
  4013d0:	46bd      	mov	sp, r7
  4013d2:	bc80      	pop	{r7}
  4013d4:	4770      	bx	lr
  4013d6:	bf00      	nop

004013d8 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4013d8:	b480      	push	{r7}
  4013da:	b085      	sub	sp, #20
  4013dc:	af00      	add	r7, sp, #0
  4013de:	60f8      	str	r0, [r7, #12]
  4013e0:	60b9      	str	r1, [r7, #8]
  4013e2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4013e4:	68bb      	ldr	r3, [r7, #8]
  4013e6:	2b00      	cmp	r3, #0
  4013e8:	d007      	beq.n	4013fa <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  4013ea:	68bb      	ldr	r3, [r7, #8]
  4013ec:	681a      	ldr	r2, [r3, #0]
  4013ee:	68fb      	ldr	r3, [r7, #12]
  4013f0:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  4013f2:	68bb      	ldr	r3, [r7, #8]
  4013f4:	685a      	ldr	r2, [r3, #4]
  4013f6:	68fb      	ldr	r3, [r7, #12]
  4013f8:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  4013fa:	687b      	ldr	r3, [r7, #4]
  4013fc:	2b00      	cmp	r3, #0
  4013fe:	d007      	beq.n	401410 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	681a      	ldr	r2, [r3, #0]
  401404:	68fb      	ldr	r3, [r7, #12]
  401406:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  401408:	687b      	ldr	r3, [r7, #4]
  40140a:	685a      	ldr	r2, [r3, #4]
  40140c:	68fb      	ldr	r3, [r7, #12]
  40140e:	615a      	str	r2, [r3, #20]
	}
}
  401410:	bf00      	nop
  401412:	3714      	adds	r7, #20
  401414:	46bd      	mov	sp, r7
  401416:	bc80      	pop	{r7}
  401418:	4770      	bx	lr
  40141a:	bf00      	nop

0040141c <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  40141c:	b480      	push	{r7}
  40141e:	b083      	sub	sp, #12
  401420:	af00      	add	r7, sp, #0
  401422:	6078      	str	r0, [r7, #4]
  401424:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  401426:	683a      	ldr	r2, [r7, #0]
  401428:	f240 1301 	movw	r3, #257	; 0x101
  40142c:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40142e:	687a      	ldr	r2, [r7, #4]
  401430:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  401432:	bf00      	nop
  401434:	370c      	adds	r7, #12
  401436:	46bd      	mov	sp, r7
  401438:	bc80      	pop	{r7}
  40143a:	4770      	bx	lr

0040143c <pdc_read_rx_counter>:
 *
 * \return Receive Counter Register value.
 */
uint32_t pdc_read_rx_counter(
		Pdc *p_pdc)
{
  40143c:	b480      	push	{r7}
  40143e:	b083      	sub	sp, #12
  401440:	af00      	add	r7, sp, #0
  401442:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RCR;
  401444:	687b      	ldr	r3, [r7, #4]
  401446:	685b      	ldr	r3, [r3, #4]
}
  401448:	4618      	mov	r0, r3
  40144a:	370c      	adds	r7, #12
  40144c:	46bd      	mov	sp, r7
  40144e:	bc80      	pop	{r7}
  401450:	4770      	bx	lr
  401452:	bf00      	nop

00401454 <pdc_read_rx_next_counter>:
 *
 * \return Receive Next Counter Register value.
 */
uint32_t pdc_read_rx_next_counter(
		Pdc *p_pdc)
{
  401454:	b480      	push	{r7}
  401456:	b083      	sub	sp, #12
  401458:	af00      	add	r7, sp, #0
  40145a:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RNCR;
  40145c:	687b      	ldr	r3, [r7, #4]
  40145e:	695b      	ldr	r3, [r3, #20]
}
  401460:	4618      	mov	r0, r3
  401462:	370c      	adds	r7, #12
  401464:	46bd      	mov	sp, r7
  401466:	bc80      	pop	{r7}
  401468:	4770      	bx	lr
  40146a:	bf00      	nop

0040146c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40146c:	b480      	push	{r7}
  40146e:	b085      	sub	sp, #20
  401470:	af00      	add	r7, sp, #0
  401472:	60f8      	str	r0, [r7, #12]
  401474:	60b9      	str	r1, [r7, #8]
  401476:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401478:	687b      	ldr	r3, [r7, #4]
  40147a:	2b00      	cmp	r3, #0
  40147c:	d003      	beq.n	401486 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40147e:	68fb      	ldr	r3, [r7, #12]
  401480:	68ba      	ldr	r2, [r7, #8]
  401482:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401484:	e002      	b.n	40148c <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401486:	68fb      	ldr	r3, [r7, #12]
  401488:	68ba      	ldr	r2, [r7, #8]
  40148a:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  40148c:	bf00      	nop
  40148e:	3714      	adds	r7, #20
  401490:	46bd      	mov	sp, r7
  401492:	bc80      	pop	{r7}
  401494:	4770      	bx	lr
  401496:	bf00      	nop

00401498 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401498:	b480      	push	{r7}
  40149a:	b087      	sub	sp, #28
  40149c:	af00      	add	r7, sp, #0
  40149e:	60f8      	str	r0, [r7, #12]
  4014a0:	60b9      	str	r1, [r7, #8]
  4014a2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4014a4:	68fb      	ldr	r3, [r7, #12]
  4014a6:	687a      	ldr	r2, [r7, #4]
  4014a8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4014aa:	68bb      	ldr	r3, [r7, #8]
  4014ac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4014b0:	d04a      	beq.n	401548 <pio_set_peripheral+0xb0>
  4014b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4014b6:	d808      	bhi.n	4014ca <pio_set_peripheral+0x32>
  4014b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4014bc:	d016      	beq.n	4014ec <pio_set_peripheral+0x54>
  4014be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4014c2:	d02c      	beq.n	40151e <pio_set_peripheral+0x86>
  4014c4:	2b00      	cmp	r3, #0
  4014c6:	d069      	beq.n	40159c <pio_set_peripheral+0x104>
  4014c8:	e064      	b.n	401594 <pio_set_peripheral+0xfc>
  4014ca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4014ce:	d065      	beq.n	40159c <pio_set_peripheral+0x104>
  4014d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4014d4:	d803      	bhi.n	4014de <pio_set_peripheral+0x46>
  4014d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4014da:	d04a      	beq.n	401572 <pio_set_peripheral+0xda>
  4014dc:	e05a      	b.n	401594 <pio_set_peripheral+0xfc>
  4014de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4014e2:	d05b      	beq.n	40159c <pio_set_peripheral+0x104>
  4014e4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4014e8:	d058      	beq.n	40159c <pio_set_peripheral+0x104>
  4014ea:	e053      	b.n	401594 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4014ec:	68fb      	ldr	r3, [r7, #12]
  4014ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4014f0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4014f6:	687b      	ldr	r3, [r7, #4]
  4014f8:	43d9      	mvns	r1, r3
  4014fa:	697b      	ldr	r3, [r7, #20]
  4014fc:	400b      	ands	r3, r1
  4014fe:	401a      	ands	r2, r3
  401500:	68fb      	ldr	r3, [r7, #12]
  401502:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401504:	68fb      	ldr	r3, [r7, #12]
  401506:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401508:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40150a:	68fb      	ldr	r3, [r7, #12]
  40150c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40150e:	687b      	ldr	r3, [r7, #4]
  401510:	43d9      	mvns	r1, r3
  401512:	697b      	ldr	r3, [r7, #20]
  401514:	400b      	ands	r3, r1
  401516:	401a      	ands	r2, r3
  401518:	68fb      	ldr	r3, [r7, #12]
  40151a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40151c:	e03a      	b.n	401594 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40151e:	68fb      	ldr	r3, [r7, #12]
  401520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401522:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401524:	687a      	ldr	r2, [r7, #4]
  401526:	697b      	ldr	r3, [r7, #20]
  401528:	431a      	orrs	r2, r3
  40152a:	68fb      	ldr	r3, [r7, #12]
  40152c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40152e:	68fb      	ldr	r3, [r7, #12]
  401530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401532:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401534:	68fb      	ldr	r3, [r7, #12]
  401536:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401538:	687b      	ldr	r3, [r7, #4]
  40153a:	43d9      	mvns	r1, r3
  40153c:	697b      	ldr	r3, [r7, #20]
  40153e:	400b      	ands	r3, r1
  401540:	401a      	ands	r2, r3
  401542:	68fb      	ldr	r3, [r7, #12]
  401544:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401546:	e025      	b.n	401594 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401548:	68fb      	ldr	r3, [r7, #12]
  40154a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40154c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40154e:	68fb      	ldr	r3, [r7, #12]
  401550:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401552:	687b      	ldr	r3, [r7, #4]
  401554:	43d9      	mvns	r1, r3
  401556:	697b      	ldr	r3, [r7, #20]
  401558:	400b      	ands	r3, r1
  40155a:	401a      	ands	r2, r3
  40155c:	68fb      	ldr	r3, [r7, #12]
  40155e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401560:	68fb      	ldr	r3, [r7, #12]
  401562:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401564:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401566:	687a      	ldr	r2, [r7, #4]
  401568:	697b      	ldr	r3, [r7, #20]
  40156a:	431a      	orrs	r2, r3
  40156c:	68fb      	ldr	r3, [r7, #12]
  40156e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401570:	e010      	b.n	401594 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401572:	68fb      	ldr	r3, [r7, #12]
  401574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401576:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401578:	687a      	ldr	r2, [r7, #4]
  40157a:	697b      	ldr	r3, [r7, #20]
  40157c:	431a      	orrs	r2, r3
  40157e:	68fb      	ldr	r3, [r7, #12]
  401580:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401582:	68fb      	ldr	r3, [r7, #12]
  401584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401586:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401588:	687a      	ldr	r2, [r7, #4]
  40158a:	697b      	ldr	r3, [r7, #20]
  40158c:	431a      	orrs	r2, r3
  40158e:	68fb      	ldr	r3, [r7, #12]
  401590:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401592:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401594:	68fb      	ldr	r3, [r7, #12]
  401596:	687a      	ldr	r2, [r7, #4]
  401598:	605a      	str	r2, [r3, #4]
  40159a:	e000      	b.n	40159e <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  40159c:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40159e:	371c      	adds	r7, #28
  4015a0:	46bd      	mov	sp, r7
  4015a2:	bc80      	pop	{r7}
  4015a4:	4770      	bx	lr
  4015a6:	bf00      	nop

004015a8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4015a8:	b580      	push	{r7, lr}
  4015aa:	b084      	sub	sp, #16
  4015ac:	af00      	add	r7, sp, #0
  4015ae:	60f8      	str	r0, [r7, #12]
  4015b0:	60b9      	str	r1, [r7, #8]
  4015b2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4015b4:	68b9      	ldr	r1, [r7, #8]
  4015b6:	68f8      	ldr	r0, [r7, #12]
  4015b8:	4b19      	ldr	r3, [pc, #100]	; (401620 <pio_set_input+0x78>)
  4015ba:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4015bc:	687b      	ldr	r3, [r7, #4]
  4015be:	f003 0301 	and.w	r3, r3, #1
  4015c2:	461a      	mov	r2, r3
  4015c4:	68b9      	ldr	r1, [r7, #8]
  4015c6:	68f8      	ldr	r0, [r7, #12]
  4015c8:	4b16      	ldr	r3, [pc, #88]	; (401624 <pio_set_input+0x7c>)
  4015ca:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4015cc:	687b      	ldr	r3, [r7, #4]
  4015ce:	f003 030a 	and.w	r3, r3, #10
  4015d2:	2b00      	cmp	r3, #0
  4015d4:	d003      	beq.n	4015de <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4015d6:	68fb      	ldr	r3, [r7, #12]
  4015d8:	68ba      	ldr	r2, [r7, #8]
  4015da:	621a      	str	r2, [r3, #32]
  4015dc:	e002      	b.n	4015e4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4015de:	68fb      	ldr	r3, [r7, #12]
  4015e0:	68ba      	ldr	r2, [r7, #8]
  4015e2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4015e4:	687b      	ldr	r3, [r7, #4]
  4015e6:	f003 0302 	and.w	r3, r3, #2
  4015ea:	2b00      	cmp	r3, #0
  4015ec:	d004      	beq.n	4015f8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4015ee:	68fb      	ldr	r3, [r7, #12]
  4015f0:	68ba      	ldr	r2, [r7, #8]
  4015f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4015f6:	e008      	b.n	40160a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4015f8:	687b      	ldr	r3, [r7, #4]
  4015fa:	f003 0308 	and.w	r3, r3, #8
  4015fe:	2b00      	cmp	r3, #0
  401600:	d003      	beq.n	40160a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401602:	68fb      	ldr	r3, [r7, #12]
  401604:	68ba      	ldr	r2, [r7, #8]
  401606:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40160a:	68fb      	ldr	r3, [r7, #12]
  40160c:	68ba      	ldr	r2, [r7, #8]
  40160e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401610:	68fb      	ldr	r3, [r7, #12]
  401612:	68ba      	ldr	r2, [r7, #8]
  401614:	601a      	str	r2, [r3, #0]
}
  401616:	bf00      	nop
  401618:	3710      	adds	r7, #16
  40161a:	46bd      	mov	sp, r7
  40161c:	bd80      	pop	{r7, pc}
  40161e:	bf00      	nop
  401620:	0040168d 	.word	0x0040168d
  401624:	0040146d 	.word	0x0040146d

00401628 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401628:	b580      	push	{r7, lr}
  40162a:	b084      	sub	sp, #16
  40162c:	af00      	add	r7, sp, #0
  40162e:	60f8      	str	r0, [r7, #12]
  401630:	60b9      	str	r1, [r7, #8]
  401632:	607a      	str	r2, [r7, #4]
  401634:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401636:	68b9      	ldr	r1, [r7, #8]
  401638:	68f8      	ldr	r0, [r7, #12]
  40163a:	4b12      	ldr	r3, [pc, #72]	; (401684 <pio_set_output+0x5c>)
  40163c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40163e:	69ba      	ldr	r2, [r7, #24]
  401640:	68b9      	ldr	r1, [r7, #8]
  401642:	68f8      	ldr	r0, [r7, #12]
  401644:	4b10      	ldr	r3, [pc, #64]	; (401688 <pio_set_output+0x60>)
  401646:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401648:	683b      	ldr	r3, [r7, #0]
  40164a:	2b00      	cmp	r3, #0
  40164c:	d003      	beq.n	401656 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40164e:	68fb      	ldr	r3, [r7, #12]
  401650:	68ba      	ldr	r2, [r7, #8]
  401652:	651a      	str	r2, [r3, #80]	; 0x50
  401654:	e002      	b.n	40165c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	68ba      	ldr	r2, [r7, #8]
  40165a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40165c:	687b      	ldr	r3, [r7, #4]
  40165e:	2b00      	cmp	r3, #0
  401660:	d003      	beq.n	40166a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401662:	68fb      	ldr	r3, [r7, #12]
  401664:	68ba      	ldr	r2, [r7, #8]
  401666:	631a      	str	r2, [r3, #48]	; 0x30
  401668:	e002      	b.n	401670 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40166a:	68fb      	ldr	r3, [r7, #12]
  40166c:	68ba      	ldr	r2, [r7, #8]
  40166e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401670:	68fb      	ldr	r3, [r7, #12]
  401672:	68ba      	ldr	r2, [r7, #8]
  401674:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401676:	68fb      	ldr	r3, [r7, #12]
  401678:	68ba      	ldr	r2, [r7, #8]
  40167a:	601a      	str	r2, [r3, #0]
}
  40167c:	bf00      	nop
  40167e:	3710      	adds	r7, #16
  401680:	46bd      	mov	sp, r7
  401682:	bd80      	pop	{r7, pc}
  401684:	0040168d 	.word	0x0040168d
  401688:	0040146d 	.word	0x0040146d

0040168c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40168c:	b480      	push	{r7}
  40168e:	b083      	sub	sp, #12
  401690:	af00      	add	r7, sp, #0
  401692:	6078      	str	r0, [r7, #4]
  401694:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401696:	687b      	ldr	r3, [r7, #4]
  401698:	683a      	ldr	r2, [r7, #0]
  40169a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40169c:	bf00      	nop
  40169e:	370c      	adds	r7, #12
  4016a0:	46bd      	mov	sp, r7
  4016a2:	bc80      	pop	{r7}
  4016a4:	4770      	bx	lr
  4016a6:	bf00      	nop

004016a8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4016a8:	b480      	push	{r7}
  4016aa:	b083      	sub	sp, #12
  4016ac:	af00      	add	r7, sp, #0
  4016ae:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4016b0:	687b      	ldr	r3, [r7, #4]
  4016b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4016b4:	4618      	mov	r0, r3
  4016b6:	370c      	adds	r7, #12
  4016b8:	46bd      	mov	sp, r7
  4016ba:	bc80      	pop	{r7}
  4016bc:	4770      	bx	lr
  4016be:	bf00      	nop

004016c0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4016c0:	b480      	push	{r7}
  4016c2:	b083      	sub	sp, #12
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4016c8:	687b      	ldr	r3, [r7, #4]
  4016ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4016cc:	4618      	mov	r0, r3
  4016ce:	370c      	adds	r7, #12
  4016d0:	46bd      	mov	sp, r7
  4016d2:	bc80      	pop	{r7}
  4016d4:	4770      	bx	lr
  4016d6:	bf00      	nop

004016d8 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  4016d8:	b580      	push	{r7, lr}
  4016da:	b084      	sub	sp, #16
  4016dc:	af00      	add	r7, sp, #0
  4016de:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4016e0:	6878      	ldr	r0, [r7, #4]
  4016e2:	4b08      	ldr	r3, [pc, #32]	; (401704 <pio_set_pin_high+0x2c>)
  4016e4:	4798      	blx	r3
  4016e6:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4016e8:	687b      	ldr	r3, [r7, #4]
  4016ea:	f003 031f 	and.w	r3, r3, #31
  4016ee:	2201      	movs	r2, #1
  4016f0:	fa02 f303 	lsl.w	r3, r2, r3
  4016f4:	461a      	mov	r2, r3
  4016f6:	68fb      	ldr	r3, [r7, #12]
  4016f8:	631a      	str	r2, [r3, #48]	; 0x30
}
  4016fa:	bf00      	nop
  4016fc:	3710      	adds	r7, #16
  4016fe:	46bd      	mov	sp, r7
  401700:	bd80      	pop	{r7, pc}
  401702:	bf00      	nop
  401704:	00401a15 	.word	0x00401a15

00401708 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  401708:	b580      	push	{r7, lr}
  40170a:	b084      	sub	sp, #16
  40170c:	af00      	add	r7, sp, #0
  40170e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401710:	6878      	ldr	r0, [r7, #4]
  401712:	4b08      	ldr	r3, [pc, #32]	; (401734 <pio_set_pin_low+0x2c>)
  401714:	4798      	blx	r3
  401716:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401718:	687b      	ldr	r3, [r7, #4]
  40171a:	f003 031f 	and.w	r3, r3, #31
  40171e:	2201      	movs	r2, #1
  401720:	fa02 f303 	lsl.w	r3, r2, r3
  401724:	461a      	mov	r2, r3
  401726:	68fb      	ldr	r3, [r7, #12]
  401728:	635a      	str	r2, [r3, #52]	; 0x34
}
  40172a:	bf00      	nop
  40172c:	3710      	adds	r7, #16
  40172e:	46bd      	mov	sp, r7
  401730:	bd80      	pop	{r7, pc}
  401732:	bf00      	nop
  401734:	00401a15 	.word	0x00401a15

00401738 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401738:	b590      	push	{r4, r7, lr}
  40173a:	b087      	sub	sp, #28
  40173c:	af02      	add	r7, sp, #8
  40173e:	6078      	str	r0, [r7, #4]
  401740:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401742:	6878      	ldr	r0, [r7, #4]
  401744:	4b63      	ldr	r3, [pc, #396]	; (4018d4 <pio_configure_pin+0x19c>)
  401746:	4798      	blx	r3
  401748:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40174a:	683b      	ldr	r3, [r7, #0]
  40174c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401754:	d067      	beq.n	401826 <pio_configure_pin+0xee>
  401756:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40175a:	d809      	bhi.n	401770 <pio_configure_pin+0x38>
  40175c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401760:	d02b      	beq.n	4017ba <pio_configure_pin+0x82>
  401762:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401766:	d043      	beq.n	4017f0 <pio_configure_pin+0xb8>
  401768:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40176c:	d00a      	beq.n	401784 <pio_configure_pin+0x4c>
  40176e:	e0a9      	b.n	4018c4 <pio_configure_pin+0x18c>
  401770:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401774:	d07e      	beq.n	401874 <pio_configure_pin+0x13c>
  401776:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40177a:	d07b      	beq.n	401874 <pio_configure_pin+0x13c>
  40177c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401780:	d06c      	beq.n	40185c <pio_configure_pin+0x124>
  401782:	e09f      	b.n	4018c4 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401784:	687b      	ldr	r3, [r7, #4]
  401786:	f003 031f 	and.w	r3, r3, #31
  40178a:	2201      	movs	r2, #1
  40178c:	fa02 f303 	lsl.w	r3, r2, r3
  401790:	461a      	mov	r2, r3
  401792:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401796:	68f8      	ldr	r0, [r7, #12]
  401798:	4b4f      	ldr	r3, [pc, #316]	; (4018d8 <pio_configure_pin+0x1a0>)
  40179a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40179c:	687b      	ldr	r3, [r7, #4]
  40179e:	f003 031f 	and.w	r3, r3, #31
  4017a2:	2201      	movs	r2, #1
  4017a4:	fa02 f303 	lsl.w	r3, r2, r3
  4017a8:	4619      	mov	r1, r3
  4017aa:	683b      	ldr	r3, [r7, #0]
  4017ac:	f003 0301 	and.w	r3, r3, #1
  4017b0:	461a      	mov	r2, r3
  4017b2:	68f8      	ldr	r0, [r7, #12]
  4017b4:	4b49      	ldr	r3, [pc, #292]	; (4018dc <pio_configure_pin+0x1a4>)
  4017b6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4017b8:	e086      	b.n	4018c8 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4017ba:	687b      	ldr	r3, [r7, #4]
  4017bc:	f003 031f 	and.w	r3, r3, #31
  4017c0:	2201      	movs	r2, #1
  4017c2:	fa02 f303 	lsl.w	r3, r2, r3
  4017c6:	461a      	mov	r2, r3
  4017c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017cc:	68f8      	ldr	r0, [r7, #12]
  4017ce:	4b42      	ldr	r3, [pc, #264]	; (4018d8 <pio_configure_pin+0x1a0>)
  4017d0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4017d2:	687b      	ldr	r3, [r7, #4]
  4017d4:	f003 031f 	and.w	r3, r3, #31
  4017d8:	2201      	movs	r2, #1
  4017da:	fa02 f303 	lsl.w	r3, r2, r3
  4017de:	4619      	mov	r1, r3
  4017e0:	683b      	ldr	r3, [r7, #0]
  4017e2:	f003 0301 	and.w	r3, r3, #1
  4017e6:	461a      	mov	r2, r3
  4017e8:	68f8      	ldr	r0, [r7, #12]
  4017ea:	4b3c      	ldr	r3, [pc, #240]	; (4018dc <pio_configure_pin+0x1a4>)
  4017ec:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4017ee:	e06b      	b.n	4018c8 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4017f0:	687b      	ldr	r3, [r7, #4]
  4017f2:	f003 031f 	and.w	r3, r3, #31
  4017f6:	2201      	movs	r2, #1
  4017f8:	fa02 f303 	lsl.w	r3, r2, r3
  4017fc:	461a      	mov	r2, r3
  4017fe:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401802:	68f8      	ldr	r0, [r7, #12]
  401804:	4b34      	ldr	r3, [pc, #208]	; (4018d8 <pio_configure_pin+0x1a0>)
  401806:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	f003 031f 	and.w	r3, r3, #31
  40180e:	2201      	movs	r2, #1
  401810:	fa02 f303 	lsl.w	r3, r2, r3
  401814:	4619      	mov	r1, r3
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	f003 0301 	and.w	r3, r3, #1
  40181c:	461a      	mov	r2, r3
  40181e:	68f8      	ldr	r0, [r7, #12]
  401820:	4b2e      	ldr	r3, [pc, #184]	; (4018dc <pio_configure_pin+0x1a4>)
  401822:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401824:	e050      	b.n	4018c8 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401826:	687b      	ldr	r3, [r7, #4]
  401828:	f003 031f 	and.w	r3, r3, #31
  40182c:	2201      	movs	r2, #1
  40182e:	fa02 f303 	lsl.w	r3, r2, r3
  401832:	461a      	mov	r2, r3
  401834:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401838:	68f8      	ldr	r0, [r7, #12]
  40183a:	4b27      	ldr	r3, [pc, #156]	; (4018d8 <pio_configure_pin+0x1a0>)
  40183c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40183e:	687b      	ldr	r3, [r7, #4]
  401840:	f003 031f 	and.w	r3, r3, #31
  401844:	2201      	movs	r2, #1
  401846:	fa02 f303 	lsl.w	r3, r2, r3
  40184a:	4619      	mov	r1, r3
  40184c:	683b      	ldr	r3, [r7, #0]
  40184e:	f003 0301 	and.w	r3, r3, #1
  401852:	461a      	mov	r2, r3
  401854:	68f8      	ldr	r0, [r7, #12]
  401856:	4b21      	ldr	r3, [pc, #132]	; (4018dc <pio_configure_pin+0x1a4>)
  401858:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40185a:	e035      	b.n	4018c8 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40185c:	687b      	ldr	r3, [r7, #4]
  40185e:	f003 031f 	and.w	r3, r3, #31
  401862:	2201      	movs	r2, #1
  401864:	fa02 f303 	lsl.w	r3, r2, r3
  401868:	683a      	ldr	r2, [r7, #0]
  40186a:	4619      	mov	r1, r3
  40186c:	68f8      	ldr	r0, [r7, #12]
  40186e:	4b1c      	ldr	r3, [pc, #112]	; (4018e0 <pio_configure_pin+0x1a8>)
  401870:	4798      	blx	r3
		break;
  401872:	e029      	b.n	4018c8 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401874:	687b      	ldr	r3, [r7, #4]
  401876:	f003 031f 	and.w	r3, r3, #31
  40187a:	2201      	movs	r2, #1
  40187c:	fa02 f303 	lsl.w	r3, r2, r3
  401880:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401882:	683b      	ldr	r3, [r7, #0]
  401884:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401888:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40188c:	bf0c      	ite	eq
  40188e:	2301      	moveq	r3, #1
  401890:	2300      	movne	r3, #0
  401892:	b2db      	uxtb	r3, r3
  401894:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401896:	683b      	ldr	r3, [r7, #0]
  401898:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40189c:	2b00      	cmp	r3, #0
  40189e:	bf14      	ite	ne
  4018a0:	2301      	movne	r3, #1
  4018a2:	2300      	moveq	r3, #0
  4018a4:	b2db      	uxtb	r3, r3
  4018a6:	4618      	mov	r0, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4018a8:	683b      	ldr	r3, [r7, #0]
  4018aa:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	bf14      	ite	ne
  4018b2:	2301      	movne	r3, #1
  4018b4:	2300      	moveq	r3, #0
  4018b6:	b2db      	uxtb	r3, r3
  4018b8:	9300      	str	r3, [sp, #0]
  4018ba:	4603      	mov	r3, r0
  4018bc:	68f8      	ldr	r0, [r7, #12]
  4018be:	4c09      	ldr	r4, [pc, #36]	; (4018e4 <pio_configure_pin+0x1ac>)
  4018c0:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4018c2:	e001      	b.n	4018c8 <pio_configure_pin+0x190>

	default:
		return 0;
  4018c4:	2300      	movs	r3, #0
  4018c6:	e000      	b.n	4018ca <pio_configure_pin+0x192>
	}

	return 1;
  4018c8:	2301      	movs	r3, #1
}
  4018ca:	4618      	mov	r0, r3
  4018cc:	3714      	adds	r7, #20
  4018ce:	46bd      	mov	sp, r7
  4018d0:	bd90      	pop	{r4, r7, pc}
  4018d2:	bf00      	nop
  4018d4:	00401a15 	.word	0x00401a15
  4018d8:	00401499 	.word	0x00401499
  4018dc:	0040146d 	.word	0x0040146d
  4018e0:	004015a9 	.word	0x004015a9
  4018e4:	00401629 	.word	0x00401629

004018e8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4018e8:	b590      	push	{r4, r7, lr}
  4018ea:	b087      	sub	sp, #28
  4018ec:	af02      	add	r7, sp, #8
  4018ee:	60f8      	str	r0, [r7, #12]
  4018f0:	60b9      	str	r1, [r7, #8]
  4018f2:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4018f4:	687b      	ldr	r3, [r7, #4]
  4018f6:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4018fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018fe:	d043      	beq.n	401988 <pio_configure_pin_group+0xa0>
  401900:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401904:	d809      	bhi.n	40191a <pio_configure_pin_group+0x32>
  401906:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40190a:	d01f      	beq.n	40194c <pio_configure_pin_group+0x64>
  40190c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401910:	d02b      	beq.n	40196a <pio_configure_pin_group+0x82>
  401912:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401916:	d00a      	beq.n	40192e <pio_configure_pin_group+0x46>
  401918:	e06d      	b.n	4019f6 <pio_configure_pin_group+0x10e>
  40191a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40191e:	d048      	beq.n	4019b2 <pio_configure_pin_group+0xca>
  401920:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401924:	d045      	beq.n	4019b2 <pio_configure_pin_group+0xca>
  401926:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40192a:	d03c      	beq.n	4019a6 <pio_configure_pin_group+0xbe>
  40192c:	e063      	b.n	4019f6 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40192e:	68ba      	ldr	r2, [r7, #8]
  401930:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401934:	68f8      	ldr	r0, [r7, #12]
  401936:	4b33      	ldr	r3, [pc, #204]	; (401a04 <pio_configure_pin_group+0x11c>)
  401938:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  40193a:	687b      	ldr	r3, [r7, #4]
  40193c:	f003 0301 	and.w	r3, r3, #1
  401940:	461a      	mov	r2, r3
  401942:	68b9      	ldr	r1, [r7, #8]
  401944:	68f8      	ldr	r0, [r7, #12]
  401946:	4b30      	ldr	r3, [pc, #192]	; (401a08 <pio_configure_pin_group+0x120>)
  401948:	4798      	blx	r3
		break;
  40194a:	e056      	b.n	4019fa <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40194c:	68ba      	ldr	r2, [r7, #8]
  40194e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401952:	68f8      	ldr	r0, [r7, #12]
  401954:	4b2b      	ldr	r3, [pc, #172]	; (401a04 <pio_configure_pin_group+0x11c>)
  401956:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401958:	687b      	ldr	r3, [r7, #4]
  40195a:	f003 0301 	and.w	r3, r3, #1
  40195e:	461a      	mov	r2, r3
  401960:	68b9      	ldr	r1, [r7, #8]
  401962:	68f8      	ldr	r0, [r7, #12]
  401964:	4b28      	ldr	r3, [pc, #160]	; (401a08 <pio_configure_pin_group+0x120>)
  401966:	4798      	blx	r3
		break;
  401968:	e047      	b.n	4019fa <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40196a:	68ba      	ldr	r2, [r7, #8]
  40196c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401970:	68f8      	ldr	r0, [r7, #12]
  401972:	4b24      	ldr	r3, [pc, #144]	; (401a04 <pio_configure_pin_group+0x11c>)
  401974:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401976:	687b      	ldr	r3, [r7, #4]
  401978:	f003 0301 	and.w	r3, r3, #1
  40197c:	461a      	mov	r2, r3
  40197e:	68b9      	ldr	r1, [r7, #8]
  401980:	68f8      	ldr	r0, [r7, #12]
  401982:	4b21      	ldr	r3, [pc, #132]	; (401a08 <pio_configure_pin_group+0x120>)
  401984:	4798      	blx	r3
		break;
  401986:	e038      	b.n	4019fa <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401988:	68ba      	ldr	r2, [r7, #8]
  40198a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40198e:	68f8      	ldr	r0, [r7, #12]
  401990:	4b1c      	ldr	r3, [pc, #112]	; (401a04 <pio_configure_pin_group+0x11c>)
  401992:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401994:	687b      	ldr	r3, [r7, #4]
  401996:	f003 0301 	and.w	r3, r3, #1
  40199a:	461a      	mov	r2, r3
  40199c:	68b9      	ldr	r1, [r7, #8]
  40199e:	68f8      	ldr	r0, [r7, #12]
  4019a0:	4b19      	ldr	r3, [pc, #100]	; (401a08 <pio_configure_pin_group+0x120>)
  4019a2:	4798      	blx	r3
		break;
  4019a4:	e029      	b.n	4019fa <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4019a6:	687a      	ldr	r2, [r7, #4]
  4019a8:	68b9      	ldr	r1, [r7, #8]
  4019aa:	68f8      	ldr	r0, [r7, #12]
  4019ac:	4b17      	ldr	r3, [pc, #92]	; (401a0c <pio_configure_pin_group+0x124>)
  4019ae:	4798      	blx	r3
		break;
  4019b0:	e023      	b.n	4019fa <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4019b2:	687b      	ldr	r3, [r7, #4]
  4019b4:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4019b8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4019bc:	bf0c      	ite	eq
  4019be:	2301      	moveq	r3, #1
  4019c0:	2300      	movne	r3, #0
  4019c2:	b2db      	uxtb	r3, r3
  4019c4:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4019c6:	687b      	ldr	r3, [r7, #4]
  4019c8:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4019cc:	2b00      	cmp	r3, #0
  4019ce:	bf14      	ite	ne
  4019d0:	2301      	movne	r3, #1
  4019d2:	2300      	moveq	r3, #0
  4019d4:	b2db      	uxtb	r3, r3
  4019d6:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4019d8:	687b      	ldr	r3, [r7, #4]
  4019da:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4019de:	2b00      	cmp	r3, #0
  4019e0:	bf14      	ite	ne
  4019e2:	2301      	movne	r3, #1
  4019e4:	2300      	moveq	r3, #0
  4019e6:	b2db      	uxtb	r3, r3
  4019e8:	9300      	str	r3, [sp, #0]
  4019ea:	460b      	mov	r3, r1
  4019ec:	68b9      	ldr	r1, [r7, #8]
  4019ee:	68f8      	ldr	r0, [r7, #12]
  4019f0:	4c07      	ldr	r4, [pc, #28]	; (401a10 <pio_configure_pin_group+0x128>)
  4019f2:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4019f4:	e001      	b.n	4019fa <pio_configure_pin_group+0x112>

	default:
		return 0;
  4019f6:	2300      	movs	r3, #0
  4019f8:	e000      	b.n	4019fc <pio_configure_pin_group+0x114>
	}

	return 1;
  4019fa:	2301      	movs	r3, #1
}
  4019fc:	4618      	mov	r0, r3
  4019fe:	3714      	adds	r7, #20
  401a00:	46bd      	mov	sp, r7
  401a02:	bd90      	pop	{r4, r7, pc}
  401a04:	00401499 	.word	0x00401499
  401a08:	0040146d 	.word	0x0040146d
  401a0c:	004015a9 	.word	0x004015a9
  401a10:	00401629 	.word	0x00401629

00401a14 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401a14:	b480      	push	{r7}
  401a16:	b085      	sub	sp, #20
  401a18:	af00      	add	r7, sp, #0
  401a1a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a1c:	687b      	ldr	r3, [r7, #4]
  401a1e:	095b      	lsrs	r3, r3, #5
  401a20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401a24:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401a28:	025b      	lsls	r3, r3, #9
  401a2a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401a2c:	68fb      	ldr	r3, [r7, #12]
}
  401a2e:	4618      	mov	r0, r3
  401a30:	3714      	adds	r7, #20
  401a32:	46bd      	mov	sp, r7
  401a34:	bc80      	pop	{r7}
  401a36:	4770      	bx	lr

00401a38 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401a38:	b480      	push	{r7}
  401a3a:	b085      	sub	sp, #20
  401a3c:	af00      	add	r7, sp, #0
  401a3e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401a40:	491c      	ldr	r1, [pc, #112]	; (401ab4 <pmc_switch_mck_to_pllack+0x7c>)
  401a42:	4b1c      	ldr	r3, [pc, #112]	; (401ab4 <pmc_switch_mck_to_pllack+0x7c>)
  401a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401a4a:	687b      	ldr	r3, [r7, #4]
  401a4c:	4313      	orrs	r3, r2
  401a4e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a50:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a54:	60fb      	str	r3, [r7, #12]
  401a56:	e007      	b.n	401a68 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401a58:	68fb      	ldr	r3, [r7, #12]
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	d101      	bne.n	401a62 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401a5e:	2301      	movs	r3, #1
  401a60:	e023      	b.n	401aaa <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401a62:	68fb      	ldr	r3, [r7, #12]
  401a64:	3b01      	subs	r3, #1
  401a66:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a68:	4b12      	ldr	r3, [pc, #72]	; (401ab4 <pmc_switch_mck_to_pllack+0x7c>)
  401a6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a6c:	f003 0308 	and.w	r3, r3, #8
  401a70:	2b00      	cmp	r3, #0
  401a72:	d0f1      	beq.n	401a58 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401a74:	4a0f      	ldr	r2, [pc, #60]	; (401ab4 <pmc_switch_mck_to_pllack+0x7c>)
  401a76:	4b0f      	ldr	r3, [pc, #60]	; (401ab4 <pmc_switch_mck_to_pllack+0x7c>)
  401a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a7a:	f023 0303 	bic.w	r3, r3, #3
  401a7e:	f043 0302 	orr.w	r3, r3, #2
  401a82:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a84:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a88:	60fb      	str	r3, [r7, #12]
  401a8a:	e007      	b.n	401a9c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401a8c:	68fb      	ldr	r3, [r7, #12]
  401a8e:	2b00      	cmp	r3, #0
  401a90:	d101      	bne.n	401a96 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401a92:	2301      	movs	r3, #1
  401a94:	e009      	b.n	401aaa <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401a96:	68fb      	ldr	r3, [r7, #12]
  401a98:	3b01      	subs	r3, #1
  401a9a:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a9c:	4b05      	ldr	r3, [pc, #20]	; (401ab4 <pmc_switch_mck_to_pllack+0x7c>)
  401a9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401aa0:	f003 0308 	and.w	r3, r3, #8
  401aa4:	2b00      	cmp	r3, #0
  401aa6:	d0f1      	beq.n	401a8c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401aa8:	2300      	movs	r3, #0
}
  401aaa:	4618      	mov	r0, r3
  401aac:	3714      	adds	r7, #20
  401aae:	46bd      	mov	sp, r7
  401ab0:	bc80      	pop	{r7}
  401ab2:	4770      	bx	lr
  401ab4:	400e0400 	.word	0x400e0400

00401ab8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401ab8:	b480      	push	{r7}
  401aba:	b083      	sub	sp, #12
  401abc:	af00      	add	r7, sp, #0
  401abe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401ac0:	687b      	ldr	r3, [r7, #4]
  401ac2:	2b01      	cmp	r3, #1
  401ac4:	d107      	bne.n	401ad6 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401ac6:	4a08      	ldr	r2, [pc, #32]	; (401ae8 <pmc_switch_sclk_to_32kxtal+0x30>)
  401ac8:	4b07      	ldr	r3, [pc, #28]	; (401ae8 <pmc_switch_sclk_to_32kxtal+0x30>)
  401aca:	689b      	ldr	r3, [r3, #8]
  401acc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401ad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401ad4:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401ad6:	4b04      	ldr	r3, [pc, #16]	; (401ae8 <pmc_switch_sclk_to_32kxtal+0x30>)
  401ad8:	4a04      	ldr	r2, [pc, #16]	; (401aec <pmc_switch_sclk_to_32kxtal+0x34>)
  401ada:	601a      	str	r2, [r3, #0]
}
  401adc:	bf00      	nop
  401ade:	370c      	adds	r7, #12
  401ae0:	46bd      	mov	sp, r7
  401ae2:	bc80      	pop	{r7}
  401ae4:	4770      	bx	lr
  401ae6:	bf00      	nop
  401ae8:	400e1410 	.word	0x400e1410
  401aec:	a5000008 	.word	0xa5000008

00401af0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401af0:	b480      	push	{r7}
  401af2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401af4:	4b09      	ldr	r3, [pc, #36]	; (401b1c <pmc_osc_is_ready_32kxtal+0x2c>)
  401af6:	695b      	ldr	r3, [r3, #20]
  401af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401afc:	2b00      	cmp	r3, #0
  401afe:	d007      	beq.n	401b10 <pmc_osc_is_ready_32kxtal+0x20>
  401b00:	4b07      	ldr	r3, [pc, #28]	; (401b20 <pmc_osc_is_ready_32kxtal+0x30>)
  401b02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401b08:	2b00      	cmp	r3, #0
  401b0a:	d001      	beq.n	401b10 <pmc_osc_is_ready_32kxtal+0x20>
  401b0c:	2301      	movs	r3, #1
  401b0e:	e000      	b.n	401b12 <pmc_osc_is_ready_32kxtal+0x22>
  401b10:	2300      	movs	r3, #0
}
  401b12:	4618      	mov	r0, r3
  401b14:	46bd      	mov	sp, r7
  401b16:	bc80      	pop	{r7}
  401b18:	4770      	bx	lr
  401b1a:	bf00      	nop
  401b1c:	400e1410 	.word	0x400e1410
  401b20:	400e0400 	.word	0x400e0400

00401b24 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401b24:	b480      	push	{r7}
  401b26:	b083      	sub	sp, #12
  401b28:	af00      	add	r7, sp, #0
  401b2a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401b2c:	4a18      	ldr	r2, [pc, #96]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b2e:	4b18      	ldr	r3, [pc, #96]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b30:	6a1b      	ldr	r3, [r3, #32]
  401b32:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401b36:	f043 0308 	orr.w	r3, r3, #8
  401b3a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401b3c:	bf00      	nop
  401b3e:	4b14      	ldr	r3, [pc, #80]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401b46:	2b00      	cmp	r3, #0
  401b48:	d0f9      	beq.n	401b3e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401b4a:	4911      	ldr	r1, [pc, #68]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b4c:	4b10      	ldr	r3, [pc, #64]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b4e:	6a1b      	ldr	r3, [r3, #32]
  401b50:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401b58:	687a      	ldr	r2, [r7, #4]
  401b5a:	4313      	orrs	r3, r2
  401b5c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401b60:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401b62:	bf00      	nop
  401b64:	4b0a      	ldr	r3, [pc, #40]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401b6c:	2b00      	cmp	r3, #0
  401b6e:	d0f9      	beq.n	401b64 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401b70:	4a07      	ldr	r2, [pc, #28]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b72:	4b07      	ldr	r3, [pc, #28]	; (401b90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401b74:	6a1b      	ldr	r3, [r3, #32]
  401b76:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401b7e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401b82:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401b84:	bf00      	nop
  401b86:	370c      	adds	r7, #12
  401b88:	46bd      	mov	sp, r7
  401b8a:	bc80      	pop	{r7}
  401b8c:	4770      	bx	lr
  401b8e:	bf00      	nop
  401b90:	400e0400 	.word	0x400e0400

00401b94 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401b94:	b480      	push	{r7}
  401b96:	b083      	sub	sp, #12
  401b98:	af00      	add	r7, sp, #0
  401b9a:	6078      	str	r0, [r7, #4]
  401b9c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401b9e:	687b      	ldr	r3, [r7, #4]
  401ba0:	2b00      	cmp	r3, #0
  401ba2:	d008      	beq.n	401bb6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ba4:	4916      	ldr	r1, [pc, #88]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401ba6:	4b16      	ldr	r3, [pc, #88]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401ba8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401baa:	4a16      	ldr	r2, [pc, #88]	; (401c04 <pmc_switch_mainck_to_xtal+0x70>)
  401bac:	401a      	ands	r2, r3
  401bae:	4b16      	ldr	r3, [pc, #88]	; (401c08 <pmc_switch_mainck_to_xtal+0x74>)
  401bb0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401bb2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401bb4:	e01e      	b.n	401bf4 <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401bb6:	4912      	ldr	r1, [pc, #72]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401bb8:	4b11      	ldr	r3, [pc, #68]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401bba:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401bbc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401bc0:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401bc4:	683a      	ldr	r2, [r7, #0]
  401bc6:	0212      	lsls	r2, r2, #8
  401bc8:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401bca:	4313      	orrs	r3, r2
  401bcc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401bd0:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401bd4:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401bd6:	bf00      	nop
  401bd8:	4b09      	ldr	r3, [pc, #36]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401bdc:	f003 0301 	and.w	r3, r3, #1
  401be0:	2b00      	cmp	r3, #0
  401be2:	d0f9      	beq.n	401bd8 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401be4:	4a06      	ldr	r2, [pc, #24]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401be6:	4b06      	ldr	r3, [pc, #24]	; (401c00 <pmc_switch_mainck_to_xtal+0x6c>)
  401be8:	6a1b      	ldr	r3, [r3, #32]
  401bea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401bf2:	6213      	str	r3, [r2, #32]
	}
}
  401bf4:	bf00      	nop
  401bf6:	370c      	adds	r7, #12
  401bf8:	46bd      	mov	sp, r7
  401bfa:	bc80      	pop	{r7}
  401bfc:	4770      	bx	lr
  401bfe:	bf00      	nop
  401c00:	400e0400 	.word	0x400e0400
  401c04:	fec8fffc 	.word	0xfec8fffc
  401c08:	01370002 	.word	0x01370002

00401c0c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401c0c:	b480      	push	{r7}
  401c0e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401c10:	4b03      	ldr	r3, [pc, #12]	; (401c20 <pmc_osc_is_ready_mainck+0x14>)
  401c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401c18:	4618      	mov	r0, r3
  401c1a:	46bd      	mov	sp, r7
  401c1c:	bc80      	pop	{r7}
  401c1e:	4770      	bx	lr
  401c20:	400e0400 	.word	0x400e0400

00401c24 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401c24:	b480      	push	{r7}
  401c26:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401c28:	4b03      	ldr	r3, [pc, #12]	; (401c38 <pmc_disable_pllack+0x14>)
  401c2a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401c2e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401c30:	bf00      	nop
  401c32:	46bd      	mov	sp, r7
  401c34:	bc80      	pop	{r7}
  401c36:	4770      	bx	lr
  401c38:	400e0400 	.word	0x400e0400

00401c3c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401c3c:	b480      	push	{r7}
  401c3e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401c40:	4b03      	ldr	r3, [pc, #12]	; (401c50 <pmc_is_locked_pllack+0x14>)
  401c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c44:	f003 0302 	and.w	r3, r3, #2
}
  401c48:	4618      	mov	r0, r3
  401c4a:	46bd      	mov	sp, r7
  401c4c:	bc80      	pop	{r7}
  401c4e:	4770      	bx	lr
  401c50:	400e0400 	.word	0x400e0400

00401c54 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  401c54:	b480      	push	{r7}
  401c56:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401c58:	4b03      	ldr	r3, [pc, #12]	; (401c68 <pmc_disable_pllbck+0x14>)
  401c5a:	2200      	movs	r2, #0
  401c5c:	62da      	str	r2, [r3, #44]	; 0x2c
}
  401c5e:	bf00      	nop
  401c60:	46bd      	mov	sp, r7
  401c62:	bc80      	pop	{r7}
  401c64:	4770      	bx	lr
  401c66:	bf00      	nop
  401c68:	400e0400 	.word	0x400e0400

00401c6c <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  401c6c:	b480      	push	{r7}
  401c6e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401c70:	4b03      	ldr	r3, [pc, #12]	; (401c80 <pmc_is_locked_pllbck+0x14>)
  401c72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c74:	f003 0304 	and.w	r3, r3, #4
}
  401c78:	4618      	mov	r0, r3
  401c7a:	46bd      	mov	sp, r7
  401c7c:	bc80      	pop	{r7}
  401c7e:	4770      	bx	lr
  401c80:	400e0400 	.word	0x400e0400

00401c84 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401c84:	b480      	push	{r7}
  401c86:	b083      	sub	sp, #12
  401c88:	af00      	add	r7, sp, #0
  401c8a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401c8c:	687b      	ldr	r3, [r7, #4]
  401c8e:	2b22      	cmp	r3, #34	; 0x22
  401c90:	d901      	bls.n	401c96 <pmc_enable_periph_clk+0x12>
		return 1;
  401c92:	2301      	movs	r3, #1
  401c94:	e02f      	b.n	401cf6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401c96:	687b      	ldr	r3, [r7, #4]
  401c98:	2b1f      	cmp	r3, #31
  401c9a:	d813      	bhi.n	401cc4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401c9c:	4b18      	ldr	r3, [pc, #96]	; (401d00 <pmc_enable_periph_clk+0x7c>)
  401c9e:	699a      	ldr	r2, [r3, #24]
  401ca0:	2101      	movs	r1, #1
  401ca2:	687b      	ldr	r3, [r7, #4]
  401ca4:	fa01 f303 	lsl.w	r3, r1, r3
  401ca8:	401a      	ands	r2, r3
  401caa:	2101      	movs	r1, #1
  401cac:	687b      	ldr	r3, [r7, #4]
  401cae:	fa01 f303 	lsl.w	r3, r1, r3
  401cb2:	429a      	cmp	r2, r3
  401cb4:	d01e      	beq.n	401cf4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401cb6:	4a12      	ldr	r2, [pc, #72]	; (401d00 <pmc_enable_periph_clk+0x7c>)
  401cb8:	2101      	movs	r1, #1
  401cba:	687b      	ldr	r3, [r7, #4]
  401cbc:	fa01 f303 	lsl.w	r3, r1, r3
  401cc0:	6113      	str	r3, [r2, #16]
  401cc2:	e017      	b.n	401cf4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401cc4:	687b      	ldr	r3, [r7, #4]
  401cc6:	3b20      	subs	r3, #32
  401cc8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401cca:	4b0d      	ldr	r3, [pc, #52]	; (401d00 <pmc_enable_periph_clk+0x7c>)
  401ccc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401cd0:	2101      	movs	r1, #1
  401cd2:	687b      	ldr	r3, [r7, #4]
  401cd4:	fa01 f303 	lsl.w	r3, r1, r3
  401cd8:	401a      	ands	r2, r3
  401cda:	2101      	movs	r1, #1
  401cdc:	687b      	ldr	r3, [r7, #4]
  401cde:	fa01 f303 	lsl.w	r3, r1, r3
  401ce2:	429a      	cmp	r2, r3
  401ce4:	d006      	beq.n	401cf4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401ce6:	4a06      	ldr	r2, [pc, #24]	; (401d00 <pmc_enable_periph_clk+0x7c>)
  401ce8:	2101      	movs	r1, #1
  401cea:	687b      	ldr	r3, [r7, #4]
  401cec:	fa01 f303 	lsl.w	r3, r1, r3
  401cf0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401cf4:	2300      	movs	r3, #0
}
  401cf6:	4618      	mov	r0, r3
  401cf8:	370c      	adds	r7, #12
  401cfa:	46bd      	mov	sp, r7
  401cfc:	bc80      	pop	{r7}
  401cfe:	4770      	bx	lr
  401d00:	400e0400 	.word	0x400e0400

00401d04 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401d04:	b580      	push	{r7, lr}
  401d06:	b082      	sub	sp, #8
  401d08:	af00      	add	r7, sp, #0
  401d0a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401d0c:	6878      	ldr	r0, [r7, #4]
  401d0e:	4b03      	ldr	r3, [pc, #12]	; (401d1c <sysclk_enable_peripheral_clock+0x18>)
  401d10:	4798      	blx	r3
}
  401d12:	bf00      	nop
  401d14:	3708      	adds	r7, #8
  401d16:	46bd      	mov	sp, r7
  401d18:	bd80      	pop	{r7, pc}
  401d1a:	bf00      	nop
  401d1c:	00401c85 	.word	0x00401c85

00401d20 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  401d20:	b580      	push	{r7, lr}
  401d22:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  401d24:	200b      	movs	r0, #11
  401d26:	4b03      	ldr	r3, [pc, #12]	; (401d34 <ioport_init+0x14>)
  401d28:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  401d2a:	200c      	movs	r0, #12
  401d2c:	4b01      	ldr	r3, [pc, #4]	; (401d34 <ioport_init+0x14>)
  401d2e:	4798      	blx	r3
	arch_ioport_init();
}
  401d30:	bf00      	nop
  401d32:	bd80      	pop	{r7, pc}
  401d34:	00401d05 	.word	0x00401d05

00401d38 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  401d38:	b580      	push	{r7, lr}
  401d3a:	af00      	add	r7, sp, #0
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401d3c:	4b1d      	ldr	r3, [pc, #116]	; (401db4 <board_init+0x7c>)
  401d3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d42:	605a      	str	r2, [r3, #4]

	/* Init IO Port service to enable configuring pins */
	ioport_init();
  401d44:	4b1c      	ldr	r3, [pc, #112]	; (401db8 <board_init+0x80>)
  401d46:	4798      	blx	r3

	/* Configure UART0 pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401d48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d4c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401d50:	481a      	ldr	r0, [pc, #104]	; (401dbc <board_init+0x84>)
  401d52:	4b1b      	ldr	r3, [pc, #108]	; (401dc0 <board_init+0x88>)
  401d54:	4798      	blx	r3

	/* Configure UART1 pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  401d56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d5a:	210c      	movs	r1, #12
  401d5c:	4819      	ldr	r0, [pc, #100]	; (401dc4 <board_init+0x8c>)
  401d5e:	4b18      	ldr	r3, [pc, #96]	; (401dc0 <board_init+0x88>)
  401d60:	4798      	blx	r3

	/* Configure USART0 pins */
	gpio_configure_group(PINS_USART0_PIO, PINS_USART0, PINS_USART0_FLAGS);
  401d62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d66:	2160      	movs	r1, #96	; 0x60
  401d68:	4814      	ldr	r0, [pc, #80]	; (401dbc <board_init+0x84>)
  401d6a:	4b15      	ldr	r3, [pc, #84]	; (401dc0 <board_init+0x88>)
  401d6c:	4798      	blx	r3

	/* Configure USART1 pins */
	gpio_configure_group(PINS_USART1_PIO, PINS_USART1, PINS_USART1_FLAGS);
  401d6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d72:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
  401d76:	4811      	ldr	r0, [pc, #68]	; (401dbc <board_init+0x84>)
  401d78:	4b11      	ldr	r3, [pc, #68]	; (401dc0 <board_init+0x88>)
  401d7a:	4798      	blx	r3

	//Configure TWI0 Pins
	gpio_configure_group(PINS_TWI0_PIO, PINS_TWI0, PINS_TWI0_FLAGS);
  401d7c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d80:	2118      	movs	r1, #24
  401d82:	480e      	ldr	r0, [pc, #56]	; (401dbc <board_init+0x84>)
  401d84:	4b0e      	ldr	r3, [pc, #56]	; (401dc0 <board_init+0x88>)
  401d86:	4798      	blx	r3

	//Configure Solenoid Pins
	gpio_configure_pin(PIN_INAVALVE1_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  401d88:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401d8c:	200d      	movs	r0, #13
  401d8e:	4b0e      	ldr	r3, [pc, #56]	; (401dc8 <board_init+0x90>)
  401d90:	4798      	blx	r3
	gpio_configure_pin(PIN_INAVALVE2_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  401d92:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401d96:	200e      	movs	r0, #14
  401d98:	4b0b      	ldr	r3, [pc, #44]	; (401dc8 <board_init+0x90>)
  401d9a:	4798      	blx	r3

	//Configure Air Pump SSRly
	gpio_configure_pin(PIN_AIR_PUMP_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  401d9c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401da0:	2018      	movs	r0, #24
  401da2:	4b09      	ldr	r3, [pc, #36]	; (401dc8 <board_init+0x90>)
  401da4:	4798      	blx	r3

	//Configure LED Pins
	gpio_configure_pin(PIN_DEBUGLED_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  401da6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401daa:	2010      	movs	r0, #16
  401dac:	4b06      	ldr	r3, [pc, #24]	; (401dc8 <board_init+0x90>)
  401dae:	4798      	blx	r3
}
  401db0:	bf00      	nop
  401db2:	bd80      	pop	{r7, pc}
  401db4:	400e1450 	.word	0x400e1450
  401db8:	00401d21 	.word	0x00401d21
  401dbc:	400e0e00 	.word	0x400e0e00
  401dc0:	004018e9 	.word	0x004018e9
  401dc4:	400e1000 	.word	0x400e1000
  401dc8:	00401739 	.word	0x00401739

00401dcc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401dcc:	b580      	push	{r7, lr}
  401dce:	b084      	sub	sp, #16
  401dd0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  401dd2:	4b27      	ldr	r3, [pc, #156]	; (401e70 <Reset_Handler+0xa4>)
  401dd4:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  401dd6:	4b27      	ldr	r3, [pc, #156]	; (401e74 <Reset_Handler+0xa8>)
  401dd8:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  401dda:	68fa      	ldr	r2, [r7, #12]
  401ddc:	68bb      	ldr	r3, [r7, #8]
  401dde:	429a      	cmp	r2, r3
  401de0:	d90d      	bls.n	401dfe <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  401de2:	e007      	b.n	401df4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  401de4:	68bb      	ldr	r3, [r7, #8]
  401de6:	1d1a      	adds	r2, r3, #4
  401de8:	60ba      	str	r2, [r7, #8]
  401dea:	68fa      	ldr	r2, [r7, #12]
  401dec:	1d11      	adds	r1, r2, #4
  401dee:	60f9      	str	r1, [r7, #12]
  401df0:	6812      	ldr	r2, [r2, #0]
  401df2:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401df4:	68bb      	ldr	r3, [r7, #8]
  401df6:	4a20      	ldr	r2, [pc, #128]	; (401e78 <Reset_Handler+0xac>)
  401df8:	4293      	cmp	r3, r2
  401dfa:	d3f3      	bcc.n	401de4 <Reset_Handler+0x18>
  401dfc:	e020      	b.n	401e40 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401dfe:	68fa      	ldr	r2, [r7, #12]
  401e00:	68bb      	ldr	r3, [r7, #8]
  401e02:	429a      	cmp	r2, r3
  401e04:	d21c      	bcs.n	401e40 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401e06:	4a1c      	ldr	r2, [pc, #112]	; (401e78 <Reset_Handler+0xac>)
  401e08:	4b1a      	ldr	r3, [pc, #104]	; (401e74 <Reset_Handler+0xa8>)
  401e0a:	1ad3      	subs	r3, r2, r3
  401e0c:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401e0e:	68fa      	ldr	r2, [r7, #12]
  401e10:	687b      	ldr	r3, [r7, #4]
  401e12:	4413      	add	r3, r2
  401e14:	3b04      	subs	r3, #4
  401e16:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  401e18:	68ba      	ldr	r2, [r7, #8]
  401e1a:	687b      	ldr	r3, [r7, #4]
  401e1c:	4413      	add	r3, r2
  401e1e:	3b04      	subs	r3, #4
  401e20:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  401e22:	e00a      	b.n	401e3a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  401e24:	68bb      	ldr	r3, [r7, #8]
  401e26:	1f1a      	subs	r2, r3, #4
  401e28:	60ba      	str	r2, [r7, #8]
  401e2a:	68fa      	ldr	r2, [r7, #12]
  401e2c:	1f11      	subs	r1, r2, #4
  401e2e:	60f9      	str	r1, [r7, #12]
  401e30:	6812      	ldr	r2, [r2, #0]
  401e32:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401e34:	687b      	ldr	r3, [r7, #4]
  401e36:	3b04      	subs	r3, #4
  401e38:	607b      	str	r3, [r7, #4]
  401e3a:	687b      	ldr	r3, [r7, #4]
  401e3c:	2b00      	cmp	r3, #0
  401e3e:	d1f1      	bne.n	401e24 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401e40:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401e42:	4b0e      	ldr	r3, [pc, #56]	; (401e7c <Reset_Handler+0xb0>)
  401e44:	60bb      	str	r3, [r7, #8]
  401e46:	e004      	b.n	401e52 <Reset_Handler+0x86>
		*pDest++ = 0;
  401e48:	68bb      	ldr	r3, [r7, #8]
  401e4a:	1d1a      	adds	r2, r3, #4
  401e4c:	60ba      	str	r2, [r7, #8]
  401e4e:	2200      	movs	r2, #0
  401e50:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401e52:	68bb      	ldr	r3, [r7, #8]
  401e54:	4a0a      	ldr	r2, [pc, #40]	; (401e80 <Reset_Handler+0xb4>)
  401e56:	4293      	cmp	r3, r2
  401e58:	d3f6      	bcc.n	401e48 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  401e5a:	4b0a      	ldr	r3, [pc, #40]	; (401e84 <Reset_Handler+0xb8>)
  401e5c:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  401e5e:	4a0a      	ldr	r2, [pc, #40]	; (401e88 <Reset_Handler+0xbc>)
  401e60:	68fb      	ldr	r3, [r7, #12]
  401e62:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  401e64:	4b09      	ldr	r3, [pc, #36]	; (401e8c <Reset_Handler+0xc0>)
  401e66:	4798      	blx	r3

	/* Branch to main function */
	main();
  401e68:	4b09      	ldr	r3, [pc, #36]	; (401e90 <Reset_Handler+0xc4>)
  401e6a:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401e6c:	e7fe      	b.n	401e6c <Reset_Handler+0xa0>
  401e6e:	bf00      	nop
  401e70:	004044f4 	.word	0x004044f4
  401e74:	20000000 	.word	0x20000000
  401e78:	2000084c 	.word	0x2000084c
  401e7c:	2000084c 	.word	0x2000084c
  401e80:	20000cd0 	.word	0x20000cd0
  401e84:	00400000 	.word	0x00400000
  401e88:	e000ed00 	.word	0xe000ed00
  401e8c:	00403435 	.word	0x00403435
  401e90:	004022e5 	.word	0x004022e5

00401e94 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401e94:	b480      	push	{r7}
  401e96:	af00      	add	r7, sp, #0
	while (1) {
	}
  401e98:	e7fe      	b.n	401e98 <Dummy_Handler+0x4>
  401e9a:	bf00      	nop

00401e9c <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  401e9c:	b480      	push	{r7}
  401e9e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401ea0:	4b5d      	ldr	r3, [pc, #372]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ea4:	f003 0303 	and.w	r3, r3, #3
  401ea8:	2b03      	cmp	r3, #3
  401eaa:	f200 8096 	bhi.w	401fda <SystemCoreClockUpdate+0x13e>
  401eae:	a201      	add	r2, pc, #4	; (adr r2, 401eb4 <SystemCoreClockUpdate+0x18>)
  401eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401eb4:	00401ec5 	.word	0x00401ec5
  401eb8:	00401ee5 	.word	0x00401ee5
  401ebc:	00401f2f 	.word	0x00401f2f
  401ec0:	00401f2f 	.word	0x00401f2f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401ec4:	4b55      	ldr	r3, [pc, #340]	; (40201c <SystemCoreClockUpdate+0x180>)
  401ec6:	695b      	ldr	r3, [r3, #20]
  401ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ecc:	2b00      	cmp	r3, #0
  401ece:	d004      	beq.n	401eda <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401ed0:	4b53      	ldr	r3, [pc, #332]	; (402020 <SystemCoreClockUpdate+0x184>)
  401ed2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ed6:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  401ed8:	e080      	b.n	401fdc <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401eda:	4b51      	ldr	r3, [pc, #324]	; (402020 <SystemCoreClockUpdate+0x184>)
  401edc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401ee0:	601a      	str	r2, [r3, #0]
			}
		break;
  401ee2:	e07b      	b.n	401fdc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401ee4:	4b4c      	ldr	r3, [pc, #304]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401ee6:	6a1b      	ldr	r3, [r3, #32]
  401ee8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401eec:	2b00      	cmp	r3, #0
  401eee:	d003      	beq.n	401ef8 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401ef0:	4b4b      	ldr	r3, [pc, #300]	; (402020 <SystemCoreClockUpdate+0x184>)
  401ef2:	4a4c      	ldr	r2, [pc, #304]	; (402024 <SystemCoreClockUpdate+0x188>)
  401ef4:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  401ef6:	e071      	b.n	401fdc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
			SystemCoreClock = CHIP_FREQ_XTAL;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401ef8:	4b49      	ldr	r3, [pc, #292]	; (402020 <SystemCoreClockUpdate+0x184>)
  401efa:	4a4b      	ldr	r2, [pc, #300]	; (402028 <SystemCoreClockUpdate+0x18c>)
  401efc:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401efe:	4b46      	ldr	r3, [pc, #280]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401f00:	6a1b      	ldr	r3, [r3, #32]
  401f02:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f06:	2b10      	cmp	r3, #16
  401f08:	d008      	beq.n	401f1c <SystemCoreClockUpdate+0x80>
  401f0a:	2b20      	cmp	r3, #32
  401f0c:	d00a      	beq.n	401f24 <SystemCoreClockUpdate+0x88>
  401f0e:	2b00      	cmp	r3, #0
  401f10:	d000      	beq.n	401f14 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  401f12:	e00b      	b.n	401f2c <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f14:	4b42      	ldr	r3, [pc, #264]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f16:	4a44      	ldr	r2, [pc, #272]	; (402028 <SystemCoreClockUpdate+0x18c>)
  401f18:	601a      	str	r2, [r3, #0]
			break;
  401f1a:	e007      	b.n	401f2c <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401f1c:	4b40      	ldr	r3, [pc, #256]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f1e:	4a43      	ldr	r2, [pc, #268]	; (40202c <SystemCoreClockUpdate+0x190>)
  401f20:	601a      	str	r2, [r3, #0]
			break;
  401f22:	e003      	b.n	401f2c <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401f24:	4b3e      	ldr	r3, [pc, #248]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f26:	4a3f      	ldr	r2, [pc, #252]	; (402024 <SystemCoreClockUpdate+0x188>)
  401f28:	601a      	str	r2, [r3, #0]
			break;
  401f2a:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  401f2c:	e056      	b.n	401fdc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401f2e:	4b3a      	ldr	r3, [pc, #232]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401f30:	6a1b      	ldr	r3, [r3, #32]
  401f32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401f36:	2b00      	cmp	r3, #0
  401f38:	d003      	beq.n	401f42 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401f3a:	4b39      	ldr	r3, [pc, #228]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f3c:	4a39      	ldr	r2, [pc, #228]	; (402024 <SystemCoreClockUpdate+0x188>)
  401f3e:	601a      	str	r2, [r3, #0]
  401f40:	e019      	b.n	401f76 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f42:	4b37      	ldr	r3, [pc, #220]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f44:	4a38      	ldr	r2, [pc, #224]	; (402028 <SystemCoreClockUpdate+0x18c>)
  401f46:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401f48:	4b33      	ldr	r3, [pc, #204]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401f4a:	6a1b      	ldr	r3, [r3, #32]
  401f4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f50:	2b10      	cmp	r3, #16
  401f52:	d008      	beq.n	401f66 <SystemCoreClockUpdate+0xca>
  401f54:	2b20      	cmp	r3, #32
  401f56:	d00a      	beq.n	401f6e <SystemCoreClockUpdate+0xd2>
  401f58:	2b00      	cmp	r3, #0
  401f5a:	d000      	beq.n	401f5e <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  401f5c:	e00b      	b.n	401f76 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f5e:	4b30      	ldr	r3, [pc, #192]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f60:	4a31      	ldr	r2, [pc, #196]	; (402028 <SystemCoreClockUpdate+0x18c>)
  401f62:	601a      	str	r2, [r3, #0]
					break;
  401f64:	e007      	b.n	401f76 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401f66:	4b2e      	ldr	r3, [pc, #184]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f68:	4a30      	ldr	r2, [pc, #192]	; (40202c <SystemCoreClockUpdate+0x190>)
  401f6a:	601a      	str	r2, [r3, #0]
					break;
  401f6c:	e003      	b.n	401f76 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401f6e:	4b2c      	ldr	r3, [pc, #176]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f70:	4a2c      	ldr	r2, [pc, #176]	; (402024 <SystemCoreClockUpdate+0x188>)
  401f72:	601a      	str	r2, [r3, #0]
					break;
  401f74:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401f76:	4b28      	ldr	r3, [pc, #160]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f7a:	f003 0303 	and.w	r3, r3, #3
  401f7e:	2b02      	cmp	r3, #2
  401f80:	d115      	bne.n	401fae <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401f82:	4b25      	ldr	r3, [pc, #148]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401f84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401f86:	4b2a      	ldr	r3, [pc, #168]	; (402030 <SystemCoreClockUpdate+0x194>)
  401f88:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  401f8a:	0c1b      	lsrs	r3, r3, #16
  401f8c:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401f8e:	4a24      	ldr	r2, [pc, #144]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f90:	6812      	ldr	r2, [r2, #0]
  401f92:	fb02 f303 	mul.w	r3, r2, r3
  401f96:	4a22      	ldr	r2, [pc, #136]	; (402020 <SystemCoreClockUpdate+0x184>)
  401f98:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401f9a:	4b1f      	ldr	r3, [pc, #124]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  401f9e:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401fa0:	4a1f      	ldr	r2, [pc, #124]	; (402020 <SystemCoreClockUpdate+0x184>)
  401fa2:	6812      	ldr	r2, [r2, #0]
  401fa4:	fbb2 f3f3 	udiv	r3, r2, r3
  401fa8:	4a1d      	ldr	r2, [pc, #116]	; (402020 <SystemCoreClockUpdate+0x184>)
  401faa:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401fac:	e016      	b.n	401fdc <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401fae:	4b1a      	ldr	r3, [pc, #104]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401fb2:	4b1f      	ldr	r3, [pc, #124]	; (402030 <SystemCoreClockUpdate+0x194>)
  401fb4:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401fb6:	0c1b      	lsrs	r3, r3, #16
  401fb8:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401fba:	4a19      	ldr	r2, [pc, #100]	; (402020 <SystemCoreClockUpdate+0x184>)
  401fbc:	6812      	ldr	r2, [r2, #0]
  401fbe:	fb02 f303 	mul.w	r3, r2, r3
  401fc2:	4a17      	ldr	r2, [pc, #92]	; (402020 <SystemCoreClockUpdate+0x184>)
  401fc4:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401fc6:	4b14      	ldr	r3, [pc, #80]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  401fca:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401fcc:	4a14      	ldr	r2, [pc, #80]	; (402020 <SystemCoreClockUpdate+0x184>)
  401fce:	6812      	ldr	r2, [r2, #0]
  401fd0:	fbb2 f3f3 	udiv	r3, r2, r3
  401fd4:	4a12      	ldr	r2, [pc, #72]	; (402020 <SystemCoreClockUpdate+0x184>)
  401fd6:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401fd8:	e000      	b.n	401fdc <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  401fda:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401fdc:	4b0e      	ldr	r3, [pc, #56]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fe0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401fe4:	2b70      	cmp	r3, #112	; 0x70
  401fe6:	d108      	bne.n	401ffa <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  401fe8:	4b0d      	ldr	r3, [pc, #52]	; (402020 <SystemCoreClockUpdate+0x184>)
  401fea:	681b      	ldr	r3, [r3, #0]
  401fec:	4a11      	ldr	r2, [pc, #68]	; (402034 <SystemCoreClockUpdate+0x198>)
  401fee:	fba2 2303 	umull	r2, r3, r2, r3
  401ff2:	085b      	lsrs	r3, r3, #1
  401ff4:	4a0a      	ldr	r2, [pc, #40]	; (402020 <SystemCoreClockUpdate+0x184>)
  401ff6:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  401ff8:	e00a      	b.n	402010 <SystemCoreClockUpdate+0x174>

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401ffa:	4b07      	ldr	r3, [pc, #28]	; (402018 <SystemCoreClockUpdate+0x17c>)
  401ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ffe:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402002:	091b      	lsrs	r3, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  402004:	4a06      	ldr	r2, [pc, #24]	; (402020 <SystemCoreClockUpdate+0x184>)
  402006:	6812      	ldr	r2, [r2, #0]
  402008:	fa22 f303 	lsr.w	r3, r2, r3
  40200c:	4a04      	ldr	r2, [pc, #16]	; (402020 <SystemCoreClockUpdate+0x184>)
  40200e:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402010:	bf00      	nop
  402012:	46bd      	mov	sp, r7
  402014:	bc80      	pop	{r7}
  402016:	4770      	bx	lr
  402018:	400e0400 	.word	0x400e0400
  40201c:	400e1410 	.word	0x400e1410
  402020:	20000000 	.word	0x20000000
  402024:	00b71b00 	.word	0x00b71b00
  402028:	003d0900 	.word	0x003d0900
  40202c:	007a1200 	.word	0x007a1200
  402030:	07ff0000 	.word	0x07ff0000
  402034:	aaaaaaab 	.word	0xaaaaaaab

00402038 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402038:	b480      	push	{r7}
  40203a:	b083      	sub	sp, #12
  40203c:	af00      	add	r7, sp, #0
  40203e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402040:	687b      	ldr	r3, [r7, #4]
  402042:	4a18      	ldr	r2, [pc, #96]	; (4020a4 <system_init_flash+0x6c>)
  402044:	4293      	cmp	r3, r2
  402046:	d804      	bhi.n	402052 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402048:	4b17      	ldr	r3, [pc, #92]	; (4020a8 <system_init_flash+0x70>)
  40204a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40204e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402050:	e023      	b.n	40209a <system_init_flash+0x62>
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402052:	687b      	ldr	r3, [r7, #4]
  402054:	4a15      	ldr	r2, [pc, #84]	; (4020ac <system_init_flash+0x74>)
  402056:	4293      	cmp	r3, r2
  402058:	d803      	bhi.n	402062 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40205a:	4b13      	ldr	r3, [pc, #76]	; (4020a8 <system_init_flash+0x70>)
  40205c:	4a14      	ldr	r2, [pc, #80]	; (4020b0 <system_init_flash+0x78>)
  40205e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402060:	e01b      	b.n	40209a <system_init_flash+0x62>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402062:	687b      	ldr	r3, [r7, #4]
  402064:	4a13      	ldr	r2, [pc, #76]	; (4020b4 <system_init_flash+0x7c>)
  402066:	4293      	cmp	r3, r2
  402068:	d803      	bhi.n	402072 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40206a:	4b0f      	ldr	r3, [pc, #60]	; (4020a8 <system_init_flash+0x70>)
  40206c:	4a12      	ldr	r2, [pc, #72]	; (4020b8 <system_init_flash+0x80>)
  40206e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402070:	e013      	b.n	40209a <system_init_flash+0x62>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402072:	687b      	ldr	r3, [r7, #4]
  402074:	4a11      	ldr	r2, [pc, #68]	; (4020bc <system_init_flash+0x84>)
  402076:	4293      	cmp	r3, r2
  402078:	d803      	bhi.n	402082 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40207a:	4b0b      	ldr	r3, [pc, #44]	; (4020a8 <system_init_flash+0x70>)
  40207c:	4a10      	ldr	r2, [pc, #64]	; (4020c0 <system_init_flash+0x88>)
  40207e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402080:	e00b      	b.n	40209a <system_init_flash+0x62>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402082:	687b      	ldr	r3, [r7, #4]
  402084:	4a0f      	ldr	r2, [pc, #60]	; (4020c4 <system_init_flash+0x8c>)
  402086:	4293      	cmp	r3, r2
  402088:	d804      	bhi.n	402094 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40208a:	4b07      	ldr	r3, [pc, #28]	; (4020a8 <system_init_flash+0x70>)
  40208c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402090:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402092:	e002      	b.n	40209a <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402094:	4b04      	ldr	r3, [pc, #16]	; (4020a8 <system_init_flash+0x70>)
  402096:	4a0c      	ldr	r2, [pc, #48]	; (4020c8 <system_init_flash+0x90>)
  402098:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40209a:	bf00      	nop
  40209c:	370c      	adds	r7, #12
  40209e:	46bd      	mov	sp, r7
  4020a0:	bc80      	pop	{r7}
  4020a2:	4770      	bx	lr
  4020a4:	01312cff 	.word	0x01312cff
  4020a8:	400e0a00 	.word	0x400e0a00
  4020ac:	026259ff 	.word	0x026259ff
  4020b0:	04000100 	.word	0x04000100
  4020b4:	039386ff 	.word	0x039386ff
  4020b8:	04000200 	.word	0x04000200
  4020bc:	04c4b3ff 	.word	0x04c4b3ff
  4020c0:	04000300 	.word	0x04000300
  4020c4:	05f5e0ff 	.word	0x05f5e0ff
  4020c8:	04000500 	.word	0x04000500

004020cc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4020cc:	b480      	push	{r7}
  4020ce:	b085      	sub	sp, #20
  4020d0:	af00      	add	r7, sp, #0
  4020d2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4020d4:	4b10      	ldr	r3, [pc, #64]	; (402118 <_sbrk+0x4c>)
  4020d6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4020d8:	4b10      	ldr	r3, [pc, #64]	; (40211c <_sbrk+0x50>)
  4020da:	681b      	ldr	r3, [r3, #0]
  4020dc:	2b00      	cmp	r3, #0
  4020de:	d102      	bne.n	4020e6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4020e0:	4b0e      	ldr	r3, [pc, #56]	; (40211c <_sbrk+0x50>)
  4020e2:	4a0f      	ldr	r2, [pc, #60]	; (402120 <_sbrk+0x54>)
  4020e4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4020e6:	4b0d      	ldr	r3, [pc, #52]	; (40211c <_sbrk+0x50>)
  4020e8:	681b      	ldr	r3, [r3, #0]
  4020ea:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4020ec:	68ba      	ldr	r2, [r7, #8]
  4020ee:	687b      	ldr	r3, [r7, #4]
  4020f0:	441a      	add	r2, r3
  4020f2:	68fb      	ldr	r3, [r7, #12]
  4020f4:	429a      	cmp	r2, r3
  4020f6:	dd02      	ble.n	4020fe <_sbrk+0x32>
		return (caddr_t) -1;	
  4020f8:	f04f 33ff 	mov.w	r3, #4294967295
  4020fc:	e006      	b.n	40210c <_sbrk+0x40>
	}

	heap += incr;
  4020fe:	4b07      	ldr	r3, [pc, #28]	; (40211c <_sbrk+0x50>)
  402100:	681a      	ldr	r2, [r3, #0]
  402102:	687b      	ldr	r3, [r7, #4]
  402104:	4413      	add	r3, r2
  402106:	4a05      	ldr	r2, [pc, #20]	; (40211c <_sbrk+0x50>)
  402108:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40210a:	68bb      	ldr	r3, [r7, #8]
}
  40210c:	4618      	mov	r0, r3
  40210e:	3714      	adds	r7, #20
  402110:	46bd      	mov	sp, r7
  402112:	bc80      	pop	{r7}
  402114:	4770      	bx	lr
  402116:	bf00      	nop
  402118:	20027ffc 	.word	0x20027ffc
  40211c:	20000a78 	.word	0x20000a78
  402120:	20003cd0 	.word	0x20003cd0

00402124 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402124:	b480      	push	{r7}
  402126:	b083      	sub	sp, #12
  402128:	af00      	add	r7, sp, #0
  40212a:	6078      	str	r0, [r7, #4]
	return -1;
  40212c:	f04f 33ff 	mov.w	r3, #4294967295
}
  402130:	4618      	mov	r0, r3
  402132:	370c      	adds	r7, #12
  402134:	46bd      	mov	sp, r7
  402136:	bc80      	pop	{r7}
  402138:	4770      	bx	lr
  40213a:	bf00      	nop

0040213c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40213c:	b480      	push	{r7}
  40213e:	b083      	sub	sp, #12
  402140:	af00      	add	r7, sp, #0
  402142:	6078      	str	r0, [r7, #4]
  402144:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402146:	683b      	ldr	r3, [r7, #0]
  402148:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40214c:	605a      	str	r2, [r3, #4]

	return 0;
  40214e:	2300      	movs	r3, #0
}
  402150:	4618      	mov	r0, r3
  402152:	370c      	adds	r7, #12
  402154:	46bd      	mov	sp, r7
  402156:	bc80      	pop	{r7}
  402158:	4770      	bx	lr
  40215a:	bf00      	nop

0040215c <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  40215c:	b480      	push	{r7}
  40215e:	b085      	sub	sp, #20
  402160:	af00      	add	r7, sp, #0
  402162:	60f8      	str	r0, [r7, #12]
  402164:	60b9      	str	r1, [r7, #8]
  402166:	607a      	str	r2, [r7, #4]
	return 0;
  402168:	2300      	movs	r3, #0
}
  40216a:	4618      	mov	r0, r3
  40216c:	3714      	adds	r7, #20
  40216e:	46bd      	mov	sp, r7
  402170:	bc80      	pop	{r7}
  402172:	4770      	bx	lr

00402174 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402174:	b480      	push	{r7}
  402176:	b083      	sub	sp, #12
  402178:	af00      	add	r7, sp, #0
  40217a:	4603      	mov	r3, r0
  40217c:	6039      	str	r1, [r7, #0]
  40217e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402180:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402184:	2b00      	cmp	r3, #0
  402186:	da0b      	bge.n	4021a0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402188:	490d      	ldr	r1, [pc, #52]	; (4021c0 <NVIC_SetPriority+0x4c>)
  40218a:	79fb      	ldrb	r3, [r7, #7]
  40218c:	f003 030f 	and.w	r3, r3, #15
  402190:	3b04      	subs	r3, #4
  402192:	683a      	ldr	r2, [r7, #0]
  402194:	b2d2      	uxtb	r2, r2
  402196:	0112      	lsls	r2, r2, #4
  402198:	b2d2      	uxtb	r2, r2
  40219a:	440b      	add	r3, r1
  40219c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40219e:	e009      	b.n	4021b4 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4021a0:	4908      	ldr	r1, [pc, #32]	; (4021c4 <NVIC_SetPriority+0x50>)
  4021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4021a6:	683a      	ldr	r2, [r7, #0]
  4021a8:	b2d2      	uxtb	r2, r2
  4021aa:	0112      	lsls	r2, r2, #4
  4021ac:	b2d2      	uxtb	r2, r2
  4021ae:	440b      	add	r3, r1
  4021b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4021b4:	bf00      	nop
  4021b6:	370c      	adds	r7, #12
  4021b8:	46bd      	mov	sp, r7
  4021ba:	bc80      	pop	{r7}
  4021bc:	4770      	bx	lr
  4021be:	bf00      	nop
  4021c0:	e000ed00 	.word	0xe000ed00
  4021c4:	e000e100 	.word	0xe000e100

004021c8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  4021c8:	b580      	push	{r7, lr}
  4021ca:	b082      	sub	sp, #8
  4021cc:	af00      	add	r7, sp, #0
  4021ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  4021d0:	687b      	ldr	r3, [r7, #4]
  4021d2:	3b01      	subs	r3, #1
  4021d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4021d8:	d301      	bcc.n	4021de <SysTick_Config+0x16>
  4021da:	2301      	movs	r3, #1
  4021dc:	e00f      	b.n	4021fe <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4021de:	4a0a      	ldr	r2, [pc, #40]	; (402208 <SysTick_Config+0x40>)
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	3b01      	subs	r3, #1
  4021e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  4021e6:	210f      	movs	r1, #15
  4021e8:	f04f 30ff 	mov.w	r0, #4294967295
  4021ec:	4b07      	ldr	r3, [pc, #28]	; (40220c <SysTick_Config+0x44>)
  4021ee:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4021f0:	4b05      	ldr	r3, [pc, #20]	; (402208 <SysTick_Config+0x40>)
  4021f2:	2200      	movs	r2, #0
  4021f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4021f6:	4b04      	ldr	r3, [pc, #16]	; (402208 <SysTick_Config+0x40>)
  4021f8:	2207      	movs	r2, #7
  4021fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  4021fc:	2300      	movs	r3, #0
}
  4021fe:	4618      	mov	r0, r3
  402200:	3708      	adds	r7, #8
  402202:	46bd      	mov	sp, r7
  402204:	bd80      	pop	{r7, pc}
  402206:	bf00      	nop
  402208:	e000e010 	.word	0xe000e010
  40220c:	00402175 	.word	0x00402175

00402210 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402210:	b480      	push	{r7}
  402212:	b083      	sub	sp, #12
  402214:	af00      	add	r7, sp, #0
  402216:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402218:	687b      	ldr	r3, [r7, #4]
  40221a:	2b07      	cmp	r3, #7
  40221c:	d825      	bhi.n	40226a <osc_get_rate+0x5a>
  40221e:	a201      	add	r2, pc, #4	; (adr r2, 402224 <osc_get_rate+0x14>)
  402220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402224:	00402245 	.word	0x00402245
  402228:	0040224b 	.word	0x0040224b
  40222c:	00402251 	.word	0x00402251
  402230:	00402257 	.word	0x00402257
  402234:	0040225b 	.word	0x0040225b
  402238:	0040225f 	.word	0x0040225f
  40223c:	00402263 	.word	0x00402263
  402240:	00402267 	.word	0x00402267
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402244:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402248:	e010      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40224a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40224e:	e00d      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402250:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402254:	e00a      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402256:	4b08      	ldr	r3, [pc, #32]	; (402278 <osc_get_rate+0x68>)
  402258:	e008      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40225a:	4b08      	ldr	r3, [pc, #32]	; (40227c <osc_get_rate+0x6c>)
  40225c:	e006      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40225e:	4b08      	ldr	r3, [pc, #32]	; (402280 <osc_get_rate+0x70>)
  402260:	e004      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402262:	4b07      	ldr	r3, [pc, #28]	; (402280 <osc_get_rate+0x70>)
  402264:	e002      	b.n	40226c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402266:	4b06      	ldr	r3, [pc, #24]	; (402280 <osc_get_rate+0x70>)
  402268:	e000      	b.n	40226c <osc_get_rate+0x5c>
	}

	return 0;
  40226a:	2300      	movs	r3, #0
}
  40226c:	4618      	mov	r0, r3
  40226e:	370c      	adds	r7, #12
  402270:	46bd      	mov	sp, r7
  402272:	bc80      	pop	{r7}
  402274:	4770      	bx	lr
  402276:	bf00      	nop
  402278:	003d0900 	.word	0x003d0900
  40227c:	007a1200 	.word	0x007a1200
  402280:	00b71b00 	.word	0x00b71b00

00402284 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402284:	b580      	push	{r7, lr}
  402286:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402288:	2006      	movs	r0, #6
  40228a:	4b04      	ldr	r3, [pc, #16]	; (40229c <sysclk_get_main_hz+0x18>)
  40228c:	4798      	blx	r3
  40228e:	4602      	mov	r2, r0
  402290:	4613      	mov	r3, r2
  402292:	009b      	lsls	r3, r3, #2
  402294:	4413      	add	r3, r2
  402296:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402298:	4618      	mov	r0, r3
  40229a:	bd80      	pop	{r7, pc}
  40229c:	00402211 	.word	0x00402211

004022a0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4022a0:	b580      	push	{r7, lr}
  4022a2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4022a4:	4b02      	ldr	r3, [pc, #8]	; (4022b0 <sysclk_get_cpu_hz+0x10>)
  4022a6:	4798      	blx	r3
  4022a8:	4603      	mov	r3, r0
  4022aa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4022ac:	4618      	mov	r0, r3
  4022ae:	bd80      	pop	{r7, pc}
  4022b0:	00402285 	.word	0x00402285

004022b4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4022b4:	b580      	push	{r7, lr}
  4022b6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4022b8:	4b02      	ldr	r3, [pc, #8]	; (4022c4 <sysclk_get_peripheral_hz+0x10>)
  4022ba:	4798      	blx	r3
  4022bc:	4603      	mov	r3, r0
  4022be:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4022c0:	4618      	mov	r0, r3
  4022c2:	bd80      	pop	{r7, pc}
  4022c4:	00402285 	.word	0x00402285

004022c8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4022c8:	b580      	push	{r7, lr}
  4022ca:	b082      	sub	sp, #8
  4022cc:	af00      	add	r7, sp, #0
  4022ce:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4022d0:	6878      	ldr	r0, [r7, #4]
  4022d2:	4b03      	ldr	r3, [pc, #12]	; (4022e0 <sysclk_enable_peripheral_clock+0x18>)
  4022d4:	4798      	blx	r3
}
  4022d6:	bf00      	nop
  4022d8:	3708      	adds	r7, #8
  4022da:	46bd      	mov	sp, r7
  4022dc:	bd80      	pop	{r7, pc}
  4022de:	bf00      	nop
  4022e0:	00401c85 	.word	0x00401c85

004022e4 <main>:
pdc_packet_t dispPdcPkt;

uint32_t fillDur = 100, holdDur = 100, dummyDur = 600; 

int main (void)
{
  4022e4:	b580      	push	{r7, lr}
  4022e6:	af00      	add	r7, sp, #0
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  4022e8:	4b27      	ldr	r3, [pc, #156]	; (402388 <main+0xa4>)
  4022ea:	4798      	blx	r3
	/* Initialize all peripherals */
	board_init();
  4022ec:	4b27      	ldr	r3, [pc, #156]	; (40238c <main+0xa8>)
  4022ee:	4798      	blx	r3
	delay_init(sysclk_get_cpu_hz());

	InitPeripherals();
  4022f0:	4b27      	ldr	r3, [pc, #156]	; (402390 <main+0xac>)
  4022f2:	4798      	blx	r3

	SetValveState(s1CloseS2Close);
  4022f4:	2000      	movs	r0, #0
  4022f6:	4b27      	ldr	r3, [pc, #156]	; (402394 <main+0xb0>)
  4022f8:	4798      	blx	r3

	/* Initialize pressure in reservoir */
	tickCount = 0;
  4022fa:	4b27      	ldr	r3, [pc, #156]	; (402398 <main+0xb4>)
  4022fc:	2200      	movs	r2, #0
  4022fe:	601a      	str	r2, [r3, #0]
	gpio_set_pin_high(PIN_AIR_PUMP_IDX);
  402300:	2018      	movs	r0, #24
  402302:	4b26      	ldr	r3, [pc, #152]	; (40239c <main+0xb8>)
  402304:	4798      	blx	r3
	while (tickCount<=60000);
  402306:	bf00      	nop
  402308:	4b23      	ldr	r3, [pc, #140]	; (402398 <main+0xb4>)
  40230a:	681b      	ldr	r3, [r3, #0]
  40230c:	f64e 2260 	movw	r2, #60000	; 0xea60
  402310:	4293      	cmp	r3, r2
  402312:	d9f9      	bls.n	402308 <main+0x24>
		gpio_set_pin_low(PIO_PA16_IDX);
		delay_ms(5000);
	}*/

	/* Init. variables */
	memset(&sen1Data, 0, sizeof(struct senData));
  402314:	2269      	movs	r2, #105	; 0x69
  402316:	2100      	movs	r1, #0
  402318:	4821      	ldr	r0, [pc, #132]	; (4023a0 <main+0xbc>)
  40231a:	4b22      	ldr	r3, [pc, #136]	; (4023a4 <main+0xc0>)
  40231c:	4798      	blx	r3
	memset(&sen2Data, 0, sizeof(struct senData));
  40231e:	2269      	movs	r2, #105	; 0x69
  402320:	2100      	movs	r1, #0
  402322:	4821      	ldr	r0, [pc, #132]	; (4023a8 <main+0xc4>)
  402324:	4b1f      	ldr	r3, [pc, #124]	; (4023a4 <main+0xc0>)
  402326:	4798      	blx	r3
	memset(&trigBuff, 0, sizeof(struct cBuff_t));
  402328:	2266      	movs	r2, #102	; 0x66
  40232a:	2100      	movs	r1, #0
  40232c:	481f      	ldr	r0, [pc, #124]	; (4023ac <main+0xc8>)
  40232e:	4b1d      	ldr	r3, [pc, #116]	; (4023a4 <main+0xc0>)
  402330:	4798      	blx	r3
	sen1State.state = q0;
  402332:	4b1f      	ldr	r3, [pc, #124]	; (4023b0 <main+0xcc>)
  402334:	2200      	movs	r2, #0
  402336:	701a      	strb	r2, [r3, #0]
	sen1State.sum = 0;
  402338:	4b1d      	ldr	r3, [pc, #116]	; (4023b0 <main+0xcc>)
  40233a:	2200      	movs	r2, #0
  40233c:	705a      	strb	r2, [r3, #1]
	sen1State.ctr = 0;
  40233e:	4b1c      	ldr	r3, [pc, #112]	; (4023b0 <main+0xcc>)
  402340:	2200      	movs	r2, #0
  402342:	709a      	strb	r2, [r3, #2]
	sen2State.state = q0;
  402344:	4b1b      	ldr	r3, [pc, #108]	; (4023b4 <main+0xd0>)
  402346:	2200      	movs	r2, #0
  402348:	701a      	strb	r2, [r3, #0]
	sen2State.sum = 0;
  40234a:	4b1a      	ldr	r3, [pc, #104]	; (4023b4 <main+0xd0>)
  40234c:	2200      	movs	r2, #0
  40234e:	705a      	strb	r2, [r3, #1]
	sen2State.ctr = 0;
  402350:	4b18      	ldr	r3, [pc, #96]	; (4023b4 <main+0xd0>)
  402352:	2200      	movs	r2, #0
  402354:	709a      	strb	r2, [r3, #2]
		//gpio_toggle_pin(PIO_PC23_IDX);

		/* Emergency switch action */
		
		/* Call frequently to update next pointer in PDC */
		SenPdcManageBuff();
  402356:	4b18      	ldr	r3, [pc, #96]	; (4023b8 <main+0xd4>)
  402358:	4798      	blx	r3

		/* Poll switches */

		/* Collect sensor 1 data and run trigger calculation */
		if(SenGetRxBytes(1)>5)
  40235a:	2001      	movs	r0, #1
  40235c:	4b17      	ldr	r3, [pc, #92]	; (4023bc <main+0xd8>)
  40235e:	4798      	blx	r3
  402360:	4603      	mov	r3, r0
  402362:	2b05      	cmp	r3, #5
  402364:	d902      	bls.n	40236c <main+0x88>
		{
			SenProcessData(1);
  402366:	2001      	movs	r0, #1
  402368:	4b15      	ldr	r3, [pc, #84]	; (4023c0 <main+0xdc>)
  40236a:	4798      	blx	r3
		}

		/* Collect sensor 2 data */
		if(SenGetRxBytes(2)>5)
  40236c:	2002      	movs	r0, #2
  40236e:	4b13      	ldr	r3, [pc, #76]	; (4023bc <main+0xd8>)
  402370:	4798      	blx	r3
  402372:	4603      	mov	r3, r0
  402374:	2b05      	cmp	r3, #5
  402376:	d902      	bls.n	40237e <main+0x9a>
		{
			SenProcessData(2);
  402378:	2002      	movs	r0, #2
  40237a:	4b11      	ldr	r3, [pc, #68]	; (4023c0 <main+0xdc>)
  40237c:	4798      	blx	r3
		}

		/* Activate valves */
		ActivateValves();
  40237e:	4b11      	ldr	r3, [pc, #68]	; (4023c4 <main+0xe0>)
  402380:	4798      	blx	r3

		/* Send data collected from sensors to display */
		SendDispData();
  402382:	4b11      	ldr	r3, [pc, #68]	; (4023c8 <main+0xe4>)
  402384:	4798      	blx	r3

		/* Clear WDT */
	}
  402386:	e7e6      	b.n	402356 <main+0x72>
  402388:	00401325 	.word	0x00401325
  40238c:	00401d39 	.word	0x00401d39
  402390:	004023e9 	.word	0x004023e9
  402394:	004028dd 	.word	0x004028dd
  402398:	20000a80 	.word	0x20000a80
  40239c:	004016d9 	.word	0x004016d9
  4023a0:	20000b4c 	.word	0x20000b4c
  4023a4:	00403485 	.word	0x00403485
  4023a8:	20000ae0 	.word	0x20000ae0
  4023ac:	20000c50 	.word	0x20000c50
  4023b0:	20000cc4 	.word	0x20000cc4
  4023b4:	20000cc0 	.word	0x20000cc0
  4023b8:	004006ad 	.word	0x004006ad
  4023bc:	00400761 	.word	0x00400761
  4023c0:	0040251d 	.word	0x0040251d
  4023c4:	00402805 	.word	0x00402805
  4023c8:	0040294d 	.word	0x0040294d

004023cc <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  4023cc:	b480      	push	{r7}
  4023ce:	af00      	add	r7, sp, #0
	tickCount++;
  4023d0:	4b04      	ldr	r3, [pc, #16]	; (4023e4 <SysTick_Handler+0x18>)
  4023d2:	681b      	ldr	r3, [r3, #0]
  4023d4:	3301      	adds	r3, #1
  4023d6:	4a03      	ldr	r2, [pc, #12]	; (4023e4 <SysTick_Handler+0x18>)
  4023d8:	6013      	str	r3, [r2, #0]
}
  4023da:	bf00      	nop
  4023dc:	46bd      	mov	sp, r7
  4023de:	bc80      	pop	{r7}
  4023e0:	4770      	bx	lr
  4023e2:	bf00      	nop
  4023e4:	20000a80 	.word	0x20000a80

004023e8 <InitPeripherals>:

void InitPeripherals(void)
{
  4023e8:	b580      	push	{r7, lr}
  4023ea:	af00      	add	r7, sp, #0

	/* Initialize Display UART */
	InitDispUart();
  4023ec:	4b04      	ldr	r3, [pc, #16]	; (402400 <InitPeripherals+0x18>)
  4023ee:	4798      	blx	r3

	/* Initialize sensor USARTs */
	SenInitUsart();
  4023f0:	4b04      	ldr	r3, [pc, #16]	; (402404 <InitPeripherals+0x1c>)
  4023f2:	4798      	blx	r3

	/* Init TWI */
	InitTWI();
  4023f4:	4b04      	ldr	r3, [pc, #16]	; (402408 <InitPeripherals+0x20>)
  4023f6:	4798      	blx	r3

	/* Initialize Systick timer to generate interrupts every 10 ms */
	InitSystick();
  4023f8:	4b04      	ldr	r3, [pc, #16]	; (40240c <InitPeripherals+0x24>)
  4023fa:	4798      	blx	r3

	/* Enable WDT */

}
  4023fc:	bf00      	nop
  4023fe:	bd80      	pop	{r7, pc}
  402400:	00402499 	.word	0x00402499
  402404:	0040057d 	.word	0x0040057d
  402408:	00402411 	.word	0x00402411
  40240c:	00402461 	.word	0x00402461

00402410 <InitTWI>:

void InitTWI(void)
{
  402410:	b580      	push	{r7, lr}
  402412:	b084      	sub	sp, #16
  402414:	af00      	add	r7, sp, #0
	twi_options_t twiSettings = {
		sysclk_get_peripheral_hz(),
  402416:	4b0c      	ldr	r3, [pc, #48]	; (402448 <InitTWI+0x38>)
  402418:	4798      	blx	r3
  40241a:	4603      	mov	r3, r0

}

void InitTWI(void)
{
	twi_options_t twiSettings = {
  40241c:	607b      	str	r3, [r7, #4]
  40241e:	4b0b      	ldr	r3, [pc, #44]	; (40244c <InitTWI+0x3c>)
  402420:	60bb      	str	r3, [r7, #8]
  402422:	2300      	movs	r3, #0
  402424:	733b      	strb	r3, [r7, #12]
  402426:	2300      	movs	r3, #0
  402428:	737b      	strb	r3, [r7, #13]
		100000,
		0,
		0
	};
	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_TWI_ID);
  40242a:	2013      	movs	r0, #19
  40242c:	4b08      	ldr	r3, [pc, #32]	; (402450 <InitTWI+0x40>)
  40242e:	4798      	blx	r3

	/* Enable TWI master mode */
	twi_enable_master_mode(BOARD_TWI);
  402430:	4808      	ldr	r0, [pc, #32]	; (402454 <InitTWI+0x44>)
  402432:	4b09      	ldr	r3, [pc, #36]	; (402458 <InitTWI+0x48>)
  402434:	4798      	blx	r3

	/* Initialize TWI peripheral */
	twi_master_init(BOARD_TWI, &twiSettings);
  402436:	1d3b      	adds	r3, r7, #4
  402438:	4619      	mov	r1, r3
  40243a:	4806      	ldr	r0, [pc, #24]	; (402454 <InitTWI+0x44>)
  40243c:	4b07      	ldr	r3, [pc, #28]	; (40245c <InitTWI+0x4c>)
  40243e:	4798      	blx	r3
}
  402440:	bf00      	nop
  402442:	3710      	adds	r7, #16
  402444:	46bd      	mov	sp, r7
  402446:	bd80      	pop	{r7, pc}
  402448:	004022b5 	.word	0x004022b5
  40244c:	000186a0 	.word	0x000186a0
  402450:	004022c9 	.word	0x004022c9
  402454:	40018000 	.word	0x40018000
  402458:	00400a45 	.word	0x00400a45
  40245c:	00400a69 	.word	0x00400a69

00402460 <InitSystick>:
/**
 *  Configure system tick to generate an interrupt every 10 ms.
 */

void InitSystick(void)
{
  402460:	b580      	push	{r7, lr}
  402462:	b082      	sub	sp, #8
  402464:	af00      	add	r7, sp, #0
	uint32_t ul_flag;
	ul_flag = SysTick_Config(sysclk_get_cpu_hz() / SYS_TICK_FREQ);
  402466:	4b09      	ldr	r3, [pc, #36]	; (40248c <InitSystick+0x2c>)
  402468:	4798      	blx	r3
  40246a:	4602      	mov	r2, r0
  40246c:	4b08      	ldr	r3, [pc, #32]	; (402490 <InitSystick+0x30>)
  40246e:	fba3 2302 	umull	r2, r3, r3, r2
  402472:	099b      	lsrs	r3, r3, #6
  402474:	4618      	mov	r0, r3
  402476:	4b07      	ldr	r3, [pc, #28]	; (402494 <InitSystick+0x34>)
  402478:	4798      	blx	r3
  40247a:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  40247c:	687b      	ldr	r3, [r7, #4]
  40247e:	2b00      	cmp	r3, #0
  402480:	d000      	beq.n	402484 <InitSystick+0x24>
		/* Systick configuration error */
		while (1) {
		}
  402482:	e7fe      	b.n	402482 <InitSystick+0x22>
	}
}
  402484:	bf00      	nop
  402486:	3708      	adds	r7, #8
  402488:	46bd      	mov	sp, r7
  40248a:	bd80      	pop	{r7, pc}
  40248c:	004022a1 	.word	0x004022a1
  402490:	10624dd3 	.word	0x10624dd3
  402494:	004021c9 	.word	0x004021c9

00402498 <InitDispUart>:

/**
 *  Configure display UART for output.
 */
void InitDispUart(void)
{
  402498:	b5b0      	push	{r4, r5, r7, lr}
  40249a:	b086      	sub	sp, #24
  40249c:	af00      	add	r7, sp, #0
		uart_disable_rx(DISP_UART);

		dispUartPdcBase = uart_get_pdc_base(DISP_UART);
		pdc_enable_transfer(dispUartPdcBase, PERIPH_PTCR_TXTEN);
	#elif defined(BOARD_NIRA91)
		const sam_usart_opt_t usart_console_settings = {
  40249e:	4b15      	ldr	r3, [pc, #84]	; (4024f4 <InitDispUart+0x5c>)
  4024a0:	463c      	mov	r4, r7
  4024a2:	461d      	mov	r5, r3
  4024a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4024a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4024a8:	e895 0003 	ldmia.w	r5, {r0, r1}
  4024ac:	e884 0003 	stmia.w	r4, {r0, r1}
			/* This field is only used in IrDA mode. */
			0
		};

		/* Enable the peripheral clock in the PMC. */
		sysclk_enable_peripheral_clock(DISP_USART_ID);
  4024b0:	200f      	movs	r0, #15
  4024b2:	4b11      	ldr	r3, [pc, #68]	; (4024f8 <InitDispUart+0x60>)
  4024b4:	4798      	blx	r3

		/* Configure USART in RS485 mode. */
		usart_init_rs232(DISP_USART, &usart_console_settings,
  4024b6:	4b11      	ldr	r3, [pc, #68]	; (4024fc <InitDispUart+0x64>)
  4024b8:	4798      	blx	r3
  4024ba:	4602      	mov	r2, r0
  4024bc:	463b      	mov	r3, r7
  4024be:	4619      	mov	r1, r3
  4024c0:	480f      	ldr	r0, [pc, #60]	; (402500 <InitDispUart+0x68>)
  4024c2:	4b10      	ldr	r3, [pc, #64]	; (402504 <InitDispUart+0x6c>)
  4024c4:	4798      	blx	r3
		sysclk_get_peripheral_hz());

		/* Enable TX function. */
		usart_disable_rx(DISP_USART);
  4024c6:	480e      	ldr	r0, [pc, #56]	; (402500 <InitDispUart+0x68>)
  4024c8:	4b0f      	ldr	r3, [pc, #60]	; (402508 <InitDispUart+0x70>)
  4024ca:	4798      	blx	r3
		usart_enable_tx(DISP_USART);
  4024cc:	480c      	ldr	r0, [pc, #48]	; (402500 <InitDispUart+0x68>)
  4024ce:	4b0f      	ldr	r3, [pc, #60]	; (40250c <InitDispUart+0x74>)
  4024d0:	4798      	blx	r3

		/* Get board USART PDC base address and enable receiver and transmitter. */
		dispUartPdcBase = usart_get_pdc_base(DISP_USART);
  4024d2:	480b      	ldr	r0, [pc, #44]	; (402500 <InitDispUart+0x68>)
  4024d4:	4b0e      	ldr	r3, [pc, #56]	; (402510 <InitDispUart+0x78>)
  4024d6:	4798      	blx	r3
  4024d8:	4602      	mov	r2, r0
  4024da:	4b0e      	ldr	r3, [pc, #56]	; (402514 <InitDispUart+0x7c>)
  4024dc:	601a      	str	r2, [r3, #0]
		pdc_enable_transfer(dispUartPdcBase, PERIPH_PTCR_TXTEN);
  4024de:	4b0d      	ldr	r3, [pc, #52]	; (402514 <InitDispUart+0x7c>)
  4024e0:	681b      	ldr	r3, [r3, #0]
  4024e2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4024e6:	4618      	mov	r0, r3
  4024e8:	4b0b      	ldr	r3, [pc, #44]	; (402518 <InitDispUart+0x80>)
  4024ea:	4798      	blx	r3

	#endif

}
  4024ec:	bf00      	nop
  4024ee:	3718      	adds	r7, #24
  4024f0:	46bd      	mov	sp, r7
  4024f2:	bdb0      	pop	{r4, r5, r7, pc}
  4024f4:	004044b0 	.word	0x004044b0
  4024f8:	004022c9 	.word	0x004022c9
  4024fc:	004022b5 	.word	0x004022b5
  402500:	40028000 	.word	0x40028000
  402504:	00400df1 	.word	0x00400df1
  402508:	00400ed5 	.word	0x00400ed5
  40250c:	00400e75 	.word	0x00400e75
  402510:	00400fd5 	.word	0x00400fd5
  402514:	20000cc8 	.word	0x20000cc8
  402518:	0040141d 	.word	0x0040141d

0040251c <SenProcessData>:

void SenProcessData(uint8_t senNo)
{
  40251c:	b580      	push	{r7, lr}
  40251e:	b084      	sub	sp, #16
  402520:	af00      	add	r7, sp, #0
  402522:	4603      	mov	r3, r0
  402524:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	/* Process only 1 frame at a time i.e. 5B */
	for ( i = 0; i < 5; i++)
  402526:	2300      	movs	r3, #0
  402528:	73fb      	strb	r3, [r7, #15]
  40252a:	e014      	b.n	402556 <SenProcessData+0x3a>
	{
		if(SenGetRxBytes(senNo))
  40252c:	79fb      	ldrb	r3, [r7, #7]
  40252e:	4618      	mov	r0, r3
  402530:	4b0c      	ldr	r3, [pc, #48]	; (402564 <SenProcessData+0x48>)
  402532:	4798      	blx	r3
  402534:	4603      	mov	r3, r0
  402536:	2b00      	cmp	r3, #0
  402538:	d00a      	beq.n	402550 <SenProcessData+0x34>
		{
			SenParseFrame(senNo, SenGetByte(senNo));
  40253a:	79fb      	ldrb	r3, [r7, #7]
  40253c:	4618      	mov	r0, r3
  40253e:	4b0a      	ldr	r3, [pc, #40]	; (402568 <SenProcessData+0x4c>)
  402540:	4798      	blx	r3
  402542:	4603      	mov	r3, r0
  402544:	461a      	mov	r2, r3
  402546:	79fb      	ldrb	r3, [r7, #7]
  402548:	4611      	mov	r1, r2
  40254a:	4618      	mov	r0, r3
  40254c:	4b07      	ldr	r3, [pc, #28]	; (40256c <SenProcessData+0x50>)
  40254e:	4798      	blx	r3

void SenProcessData(uint8_t senNo)
{
	uint8_t i;
	/* Process only 1 frame at a time i.e. 5B */
	for ( i = 0; i < 5; i++)
  402550:	7bfb      	ldrb	r3, [r7, #15]
  402552:	3301      	adds	r3, #1
  402554:	73fb      	strb	r3, [r7, #15]
  402556:	7bfb      	ldrb	r3, [r7, #15]
  402558:	2b04      	cmp	r3, #4
  40255a:	d9e7      	bls.n	40252c <SenProcessData+0x10>
		if(SenGetRxBytes(senNo))
		{
			SenParseFrame(senNo, SenGetByte(senNo));
		}
	}
}
  40255c:	bf00      	nop
  40255e:	3710      	adds	r7, #16
  402560:	46bd      	mov	sp, r7
  402562:	bd80      	pop	{r7, pc}
  402564:	00400761 	.word	0x00400761
  402568:	0040080d 	.word	0x0040080d
  40256c:	00402571 	.word	0x00402571

00402570 <SenParseFrame>:

void SenParseFrame(uint8_t senNo, uint8_t data)
{
  402570:	b580      	push	{r7, lr}
  402572:	b082      	sub	sp, #8
  402574:	af00      	add	r7, sp, #0
  402576:	4603      	mov	r3, r0
  402578:	460a      	mov	r2, r1
  40257a:	71fb      	strb	r3, [r7, #7]
  40257c:	4613      	mov	r3, r2
  40257e:	71bb      	strb	r3, [r7, #6]
	if(senNo == 1)
  402580:	79fb      	ldrb	r3, [r7, #7]
  402582:	2b01      	cmp	r3, #1
  402584:	f040 80d6 	bne.w	402734 <SenParseFrame+0x1c4>
	{
		switch(sen1State.state)
  402588:	4b6c      	ldr	r3, [pc, #432]	; (40273c <SenParseFrame+0x1cc>)
  40258a:	781b      	ldrb	r3, [r3, #0]
  40258c:	2b05      	cmp	r3, #5
  40258e:	f200 80d1 	bhi.w	402734 <SenParseFrame+0x1c4>
  402592:	a201      	add	r2, pc, #4	; (adr r2, 402598 <SenParseFrame+0x28>)
  402594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402598:	004025b1 	.word	0x004025b1
  40259c:	004025c7 	.word	0x004025c7
  4025a0:	004025f7 	.word	0x004025f7
  4025a4:	00402619 	.word	0x00402619
  4025a8:	00402643 	.word	0x00402643
  4025ac:	004026a3 	.word	0x004026a3
		{
			case q0:
				if(data==0x01)
  4025b0:	79bb      	ldrb	r3, [r7, #6]
  4025b2:	2b01      	cmp	r3, #1
  4025b4:	f040 80bb 	bne.w	40272e <SenParseFrame+0x1be>
				{
					sen1State.state = q1;
  4025b8:	4b60      	ldr	r3, [pc, #384]	; (40273c <SenParseFrame+0x1cc>)
  4025ba:	2201      	movs	r2, #1
  4025bc:	701a      	strb	r2, [r3, #0]
					sen1State.sum = 0x01;
  4025be:	4b5f      	ldr	r3, [pc, #380]	; (40273c <SenParseFrame+0x1cc>)
  4025c0:	2201      	movs	r2, #1
  4025c2:	705a      	strb	r2, [r3, #1]
				}
				break;
  4025c4:	e0b3      	b.n	40272e <SenParseFrame+0x1be>
			case q1:
				if((data>127)&&BIT_IS_SET(data,0))
  4025c6:	f997 3006 	ldrsb.w	r3, [r7, #6]
  4025ca:	2b00      	cmp	r3, #0
  4025cc:	da0f      	bge.n	4025ee <SenParseFrame+0x7e>
  4025ce:	79bb      	ldrb	r3, [r7, #6]
  4025d0:	f003 0301 	and.w	r3, r3, #1
  4025d4:	2b00      	cmp	r3, #0
  4025d6:	d00a      	beq.n	4025ee <SenParseFrame+0x7e>
				{
					sen1State.state = q2;
  4025d8:	4b58      	ldr	r3, [pc, #352]	; (40273c <SenParseFrame+0x1cc>)
  4025da:	2202      	movs	r2, #2
  4025dc:	701a      	strb	r2, [r3, #0]
					sen1State.sum += data;
  4025de:	4b57      	ldr	r3, [pc, #348]	; (40273c <SenParseFrame+0x1cc>)
  4025e0:	785a      	ldrb	r2, [r3, #1]
  4025e2:	79bb      	ldrb	r3, [r7, #6]
  4025e4:	4413      	add	r3, r2
  4025e6:	b2da      	uxtb	r2, r3
  4025e8:	4b54      	ldr	r3, [pc, #336]	; (40273c <SenParseFrame+0x1cc>)
  4025ea:	705a      	strb	r2, [r3, #1]
				}
				else
				{
					sen1State.state = q0;
				}
				break;
  4025ec:	e0a2      	b.n	402734 <SenParseFrame+0x1c4>
					sen1State.state = q2;
					sen1State.sum += data;
				}
				else
				{
					sen1State.state = q0;
  4025ee:	4b53      	ldr	r3, [pc, #332]	; (40273c <SenParseFrame+0x1cc>)
  4025f0:	2200      	movs	r2, #0
  4025f2:	701a      	strb	r2, [r3, #0]
				}
				break;
  4025f4:	e09e      	b.n	402734 <SenParseFrame+0x1c4>
			case q2:
				//Pleath Reading
				tempPleath = data;
  4025f6:	4a52      	ldr	r2, [pc, #328]	; (402740 <SenParseFrame+0x1d0>)
  4025f8:	79bb      	ldrb	r3, [r7, #6]
  4025fa:	7013      	strb	r3, [r2, #0]
				sen1State.state = q3;
  4025fc:	4b4f      	ldr	r3, [pc, #316]	; (40273c <SenParseFrame+0x1cc>)
  4025fe:	2203      	movs	r2, #3
  402600:	701a      	strb	r2, [r3, #0]
				sen1State.sum += data;
  402602:	4b4e      	ldr	r3, [pc, #312]	; (40273c <SenParseFrame+0x1cc>)
  402604:	785a      	ldrb	r2, [r3, #1]
  402606:	79bb      	ldrb	r3, [r7, #6]
  402608:	4413      	add	r3, r2
  40260a:	b2da      	uxtb	r2, r3
  40260c:	4b4b      	ldr	r3, [pc, #300]	; (40273c <SenParseFrame+0x1cc>)
  40260e:	705a      	strb	r2, [r3, #1]
				sen1State.pIndex = 3;
  402610:	4b4a      	ldr	r3, [pc, #296]	; (40273c <SenParseFrame+0x1cc>)
  402612:	2203      	movs	r2, #3
  402614:	70da      	strb	r2, [r3, #3]
				break;
  402616:	e08d      	b.n	402734 <SenParseFrame+0x1c4>
			case q3:
				if(data<127)
  402618:	79bb      	ldrb	r3, [r7, #6]
  40261a:	2b7e      	cmp	r3, #126	; 0x7e
  40261c:	d80d      	bhi.n	40263a <SenParseFrame+0xca>
				{
					//HRMSB
					//hrtRate = ((uint16_t)(data&0x03))<<8;
					sen1Data.hrMsb = data;
  40261e:	4a49      	ldr	r2, [pc, #292]	; (402744 <SenParseFrame+0x1d4>)
  402620:	79bb      	ldrb	r3, [r7, #6]
  402622:	7013      	strb	r3, [r2, #0]
					sen1State.state = q4;
  402624:	4b45      	ldr	r3, [pc, #276]	; (40273c <SenParseFrame+0x1cc>)
  402626:	2204      	movs	r2, #4
  402628:	701a      	strb	r2, [r3, #0]
					sen1State.sum += data;
  40262a:	4b44      	ldr	r3, [pc, #272]	; (40273c <SenParseFrame+0x1cc>)
  40262c:	785a      	ldrb	r2, [r3, #1]
  40262e:	79bb      	ldrb	r3, [r7, #6]
  402630:	4413      	add	r3, r2
  402632:	b2da      	uxtb	r2, r3
  402634:	4b41      	ldr	r3, [pc, #260]	; (40273c <SenParseFrame+0x1cc>)
  402636:	705a      	strb	r2, [r3, #1]
				}
				else
				{
					sen1State.state = q0;
				}
				break;
  402638:	e07c      	b.n	402734 <SenParseFrame+0x1c4>
					sen1State.state = q4;
					sen1State.sum += data;
				}
				else
				{
					sen1State.state = q0;
  40263a:	4b40      	ldr	r3, [pc, #256]	; (40273c <SenParseFrame+0x1cc>)
  40263c:	2200      	movs	r2, #0
  40263e:	701a      	strb	r2, [r3, #0]
				}
				break;
  402640:	e078      	b.n	402734 <SenParseFrame+0x1c4>
			case q4:
				/* If Checksum matched */
				if(data==sen1State.sum)
  402642:	4b3e      	ldr	r3, [pc, #248]	; (40273c <SenParseFrame+0x1cc>)
  402644:	785b      	ldrb	r3, [r3, #1]
  402646:	79ba      	ldrb	r2, [r7, #6]
  402648:	429a      	cmp	r2, r3
  40264a:	d126      	bne.n	40269a <SenParseFrame+0x12a>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen1Data.pleathBuff, tempPleath);
  40264c:	4b3c      	ldr	r3, [pc, #240]	; (402740 <SenParseFrame+0x1d0>)
  40264e:	781b      	ldrb	r3, [r3, #0]
  402650:	4619      	mov	r1, r3
  402652:	483d      	ldr	r0, [pc, #244]	; (402748 <SenParseFrame+0x1d8>)
  402654:	4b3d      	ldr	r3, [pc, #244]	; (40274c <SenParseFrame+0x1dc>)
  402656:	4798      	blx	r3
					//CBuffWriteByte(&trigBuff, tempPleath);

					if ((!trigFound) && (GetTrigger(tempPleath)))
  402658:	4b3d      	ldr	r3, [pc, #244]	; (402750 <SenParseFrame+0x1e0>)
  40265a:	781b      	ldrb	r3, [r3, #0]
  40265c:	2b00      	cmp	r3, #0
  40265e:	d111      	bne.n	402684 <SenParseFrame+0x114>
  402660:	4b37      	ldr	r3, [pc, #220]	; (402740 <SenParseFrame+0x1d0>)
  402662:	781b      	ldrb	r3, [r3, #0]
  402664:	4618      	mov	r0, r3
  402666:	4b3b      	ldr	r3, [pc, #236]	; (402754 <SenParseFrame+0x1e4>)
  402668:	4798      	blx	r3
  40266a:	4603      	mov	r3, r0
  40266c:	2b00      	cmp	r3, #0
  40266e:	d009      	beq.n	402684 <SenParseFrame+0x114>
					{
						/* Write data value to trigger circular buffer */
						CBuffWriteByte(&trigBuff, tempPleath);
  402670:	4b33      	ldr	r3, [pc, #204]	; (402740 <SenParseFrame+0x1d0>)
  402672:	781b      	ldrb	r3, [r3, #0]
  402674:	4619      	mov	r1, r3
  402676:	4838      	ldr	r0, [pc, #224]	; (402758 <SenParseFrame+0x1e8>)
  402678:	4b34      	ldr	r3, [pc, #208]	; (40274c <SenParseFrame+0x1dc>)
  40267a:	4798      	blx	r3
						/* This flag will be reset in the pressure control loop */
						trigFound = 1;
  40267c:	4b34      	ldr	r3, [pc, #208]	; (402750 <SenParseFrame+0x1e0>)
  40267e:	2201      	movs	r2, #1
  402680:	701a      	strb	r2, [r3, #0]
  402682:	e003      	b.n	40268c <SenParseFrame+0x11c>
					}
					else
					{
						/* Write 0 to trigger circular buffer */
						CBuffWriteByte(&trigBuff, 0);
  402684:	2100      	movs	r1, #0
  402686:	4834      	ldr	r0, [pc, #208]	; (402758 <SenParseFrame+0x1e8>)
  402688:	4b30      	ldr	r3, [pc, #192]	; (40274c <SenParseFrame+0x1dc>)
  40268a:	4798      	blx	r3
					}
					sen1State.state = q5;
  40268c:	4b2b      	ldr	r3, [pc, #172]	; (40273c <SenParseFrame+0x1cc>)
  40268e:	2205      	movs	r2, #5
  402690:	701a      	strb	r2, [r3, #0]
					sen1State.ctr = 0;
  402692:	4b2a      	ldr	r3, [pc, #168]	; (40273c <SenParseFrame+0x1cc>)
  402694:	2200      	movs	r2, #0
  402696:	709a      	strb	r2, [r3, #2]
				}
				else
				{
					sen1State.state = q0;
				}
				break;
  402698:	e04c      	b.n	402734 <SenParseFrame+0x1c4>
					sen1State.state = q5;
					sen1State.ctr = 0;
				}
				else
				{
					sen1State.state = q0;
  40269a:	4b28      	ldr	r3, [pc, #160]	; (40273c <SenParseFrame+0x1cc>)
  40269c:	2200      	movs	r2, #0
  40269e:	701a      	strb	r2, [r3, #0]
				}
				break;
  4026a0:	e048      	b.n	402734 <SenParseFrame+0x1c4>
			case q5:
				sen1State.ctr++;
  4026a2:	4b26      	ldr	r3, [pc, #152]	; (40273c <SenParseFrame+0x1cc>)
  4026a4:	789b      	ldrb	r3, [r3, #2]
  4026a6:	3301      	adds	r3, #1
  4026a8:	b2da      	uxtb	r2, r3
  4026aa:	4b24      	ldr	r3, [pc, #144]	; (40273c <SenParseFrame+0x1cc>)
  4026ac:	709a      	strb	r2, [r3, #2]
				if(sen1State.ctr == sen1State.pIndex)
  4026ae:	4b23      	ldr	r3, [pc, #140]	; (40273c <SenParseFrame+0x1cc>)
  4026b0:	789a      	ldrb	r2, [r3, #2]
  4026b2:	4b22      	ldr	r3, [pc, #136]	; (40273c <SenParseFrame+0x1cc>)
  4026b4:	78db      	ldrb	r3, [r3, #3]
  4026b6:	429a      	cmp	r2, r3
  4026b8:	d120      	bne.n	4026fc <SenParseFrame+0x18c>
				{
					/* Write data value to pleath circular buffer */
					CBuffWriteByte(&sen1Data.pleathBuff, data);
  4026ba:	79bb      	ldrb	r3, [r7, #6]
  4026bc:	4619      	mov	r1, r3
  4026be:	4822      	ldr	r0, [pc, #136]	; (402748 <SenParseFrame+0x1d8>)
  4026c0:	4b22      	ldr	r3, [pc, #136]	; (40274c <SenParseFrame+0x1dc>)
  4026c2:	4798      	blx	r3
					//CBuffWriteByte(&trigBuff, data);

					if ((!trigFound) && (GetTrigger(data)))
  4026c4:	4b22      	ldr	r3, [pc, #136]	; (402750 <SenParseFrame+0x1e0>)
  4026c6:	781b      	ldrb	r3, [r3, #0]
  4026c8:	2b00      	cmp	r3, #0
  4026ca:	d10c      	bne.n	4026e6 <SenParseFrame+0x176>
  4026cc:	79bb      	ldrb	r3, [r7, #6]
  4026ce:	4618      	mov	r0, r3
  4026d0:	4b20      	ldr	r3, [pc, #128]	; (402754 <SenParseFrame+0x1e4>)
  4026d2:	4798      	blx	r3
  4026d4:	4603      	mov	r3, r0
  4026d6:	2b00      	cmp	r3, #0
  4026d8:	d005      	beq.n	4026e6 <SenParseFrame+0x176>
					{
						/* Write data value to trigger circular buffer */
						CBuffWriteByte(&trigBuff, data);
  4026da:	79bb      	ldrb	r3, [r7, #6]
  4026dc:	4619      	mov	r1, r3
  4026de:	481e      	ldr	r0, [pc, #120]	; (402758 <SenParseFrame+0x1e8>)
  4026e0:	4b1a      	ldr	r3, [pc, #104]	; (40274c <SenParseFrame+0x1dc>)
  4026e2:	4798      	blx	r3
  4026e4:	e003      	b.n	4026ee <SenParseFrame+0x17e>
					}
					else
					{
						/* Write 0 to trigger circular buffer */
						CBuffWriteByte(&trigBuff, 0);
  4026e6:	2100      	movs	r1, #0
  4026e8:	481b      	ldr	r0, [pc, #108]	; (402758 <SenParseFrame+0x1e8>)
  4026ea:	4b18      	ldr	r3, [pc, #96]	; (40274c <SenParseFrame+0x1dc>)
  4026ec:	4798      	blx	r3
					}
					sen1State.pIndex += 5;
  4026ee:	4b13      	ldr	r3, [pc, #76]	; (40273c <SenParseFrame+0x1cc>)
  4026f0:	78db      	ldrb	r3, [r3, #3]
  4026f2:	3305      	adds	r3, #5
  4026f4:	b2da      	uxtb	r2, r3
  4026f6:	4b11      	ldr	r3, [pc, #68]	; (40273c <SenParseFrame+0x1cc>)
  4026f8:	70da      	strb	r2, [r3, #3]
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  4026fa:	e01a      	b.n	402732 <SenParseFrame+0x1c2>
						/* Write 0 to trigger circular buffer */
						CBuffWriteByte(&trigBuff, 0);
					}
					sen1State.pIndex += 5;
				}
				else if(sen1State.ctr == 4)
  4026fc:	4b0f      	ldr	r3, [pc, #60]	; (40273c <SenParseFrame+0x1cc>)
  4026fe:	789b      	ldrb	r3, [r3, #2]
  402700:	2b04      	cmp	r3, #4
  402702:	d103      	bne.n	40270c <SenParseFrame+0x19c>
				{
					sen1Data.hrLsb = data;
  402704:	4a0f      	ldr	r2, [pc, #60]	; (402744 <SenParseFrame+0x1d4>)
  402706:	79bb      	ldrb	r3, [r7, #6]
  402708:	7053      	strb	r3, [r2, #1]
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  40270a:	e012      	b.n	402732 <SenParseFrame+0x1c2>
				else if(sen1State.ctr == 4)
				{
					sen1Data.hrLsb = data;
					//hrtRate |= data;
				}
				else if(sen1State.ctr == 9)
  40270c:	4b0b      	ldr	r3, [pc, #44]	; (40273c <SenParseFrame+0x1cc>)
  40270e:	789b      	ldrb	r3, [r3, #2]
  402710:	2b09      	cmp	r3, #9
  402712:	d103      	bne.n	40271c <SenParseFrame+0x1ac>
				{
					sen1Data.spo2 = data;
  402714:	4a0b      	ldr	r2, [pc, #44]	; (402744 <SenParseFrame+0x1d4>)
  402716:	79bb      	ldrb	r3, [r7, #6]
  402718:	7093      	strb	r3, [r2, #2]
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  40271a:	e00a      	b.n	402732 <SenParseFrame+0x1c2>
				{
					sen1Data.spo2 = data;
					//spo2 = data;
					//disp = 1;
				}
				else if(sen1State.ctr==120)
  40271c:	4b07      	ldr	r3, [pc, #28]	; (40273c <SenParseFrame+0x1cc>)
  40271e:	789b      	ldrb	r3, [r3, #2]
  402720:	2b78      	cmp	r3, #120	; 0x78
  402722:	d106      	bne.n	402732 <SenParseFrame+0x1c2>
				{
					sen1State.state = q0;					
  402724:	4b05      	ldr	r3, [pc, #20]	; (40273c <SenParseFrame+0x1cc>)
  402726:	2200      	movs	r2, #0
  402728:	701a      	strb	r2, [r3, #0]
				}
				break;
  40272a:	bf00      	nop
  40272c:	e001      	b.n	402732 <SenParseFrame+0x1c2>
				if(data==0x01)
				{
					sen1State.state = q1;
					sen1State.sum = 0x01;
				}
				break;
  40272e:	bf00      	nop
  402730:	e000      	b.n	402734 <SenParseFrame+0x1c4>
				}
				else if(sen1State.ctr==120)
				{
					sen1State.state = q0;					
				}
				break;
  402732:	bf00      	nop
	}
	else
	{
		
	}
}
  402734:	bf00      	nop
  402736:	3708      	adds	r7, #8
  402738:	46bd      	mov	sp, r7
  40273a:	bd80      	pop	{r7, pc}
  40273c:	20000cc4 	.word	0x20000cc4
  402740:	20000a7e 	.word	0x20000a7e
  402744:	20000b4c 	.word	0x20000b4c
  402748:	20000b4f 	.word	0x20000b4f
  40274c:	004001cd 	.word	0x004001cd
  402750:	20000a7c 	.word	0x20000a7c
  402754:	0040275d 	.word	0x0040275d
  402758:	20000c50 	.word	0x20000c50

0040275c <GetTrigger>:

uint8_t GetTrigger(uint8_t currPleath)
{
  40275c:	b480      	push	{r7}
  40275e:	b085      	sub	sp, #20
  402760:	af00      	add	r7, sp, #0
  402762:	4603      	mov	r3, r0
  402764:	71fb      	strb	r3, [r7, #7]
	int8_t diff = (int8_t)prevPleath - (int8_t)currPleath;
  402766:	4b23      	ldr	r3, [pc, #140]	; (4027f4 <GetTrigger+0x98>)
  402768:	781a      	ldrb	r2, [r3, #0]
  40276a:	79fb      	ldrb	r3, [r7, #7]
  40276c:	1ad3      	subs	r3, r2, r3
  40276e:	b2db      	uxtb	r3, r3
  402770:	73fb      	strb	r3, [r7, #15]
	static uint8_t ctr = 0;
	
	//if (!trigFound)
	{
		/* Find trigger during rising ppg signal */
		if(rising)
  402772:	4b21      	ldr	r3, [pc, #132]	; (4027f8 <GetTrigger+0x9c>)
  402774:	781b      	ldrb	r3, [r3, #0]
  402776:	2b00      	cmp	r3, #0
  402778:	d024      	beq.n	4027c4 <GetTrigger+0x68>
		{
			if ((diff <= -PLEATH_DIFF_THRESHOLD) && (!trigFound))
  40277a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40277e:	f113 0f02 	cmn.w	r3, #2
  402782:	da0a      	bge.n	40279a <GetTrigger+0x3e>
  402784:	4b1d      	ldr	r3, [pc, #116]	; (4027fc <GetTrigger+0xa0>)
  402786:	781b      	ldrb	r3, [r3, #0]
  402788:	2b00      	cmp	r3, #0
  40278a:	d106      	bne.n	40279a <GetTrigger+0x3e>
			{
				ctr+=1;
  40278c:	4b1c      	ldr	r3, [pc, #112]	; (402800 <GetTrigger+0xa4>)
  40278e:	781b      	ldrb	r3, [r3, #0]
  402790:	3301      	adds	r3, #1
  402792:	b2da      	uxtb	r2, r3
  402794:	4b1a      	ldr	r3, [pc, #104]	; (402800 <GetTrigger+0xa4>)
  402796:	701a      	strb	r2, [r3, #0]
  402798:	e002      	b.n	4027a0 <GetTrigger+0x44>
			}
			else
			{
				ctr = 0;
  40279a:	4b19      	ldr	r3, [pc, #100]	; (402800 <GetTrigger+0xa4>)
  40279c:	2200      	movs	r2, #0
  40279e:	701a      	strb	r2, [r3, #0]
			}

			if((ctr>=PLEATH_DIFF_CYCLES) && (!trigFound))
  4027a0:	4b17      	ldr	r3, [pc, #92]	; (402800 <GetTrigger+0xa4>)
  4027a2:	781b      	ldrb	r3, [r3, #0]
  4027a4:	2b01      	cmp	r3, #1
  4027a6:	d91b      	bls.n	4027e0 <GetTrigger+0x84>
  4027a8:	4b14      	ldr	r3, [pc, #80]	; (4027fc <GetTrigger+0xa0>)
  4027aa:	781b      	ldrb	r3, [r3, #0]
  4027ac:	2b00      	cmp	r3, #0
  4027ae:	d117      	bne.n	4027e0 <GetTrigger+0x84>
			{
				/* This flag will be reset in the pressure control loop */
				trigFound = 1;
  4027b0:	4b12      	ldr	r3, [pc, #72]	; (4027fc <GetTrigger+0xa0>)
  4027b2:	2201      	movs	r2, #1
  4027b4:	701a      	strb	r2, [r3, #0]
				rising = 0;
  4027b6:	4b10      	ldr	r3, [pc, #64]	; (4027f8 <GetTrigger+0x9c>)
  4027b8:	2200      	movs	r2, #0
  4027ba:	701a      	strb	r2, [r3, #0]
				ctr = 0;
  4027bc:	4b10      	ldr	r3, [pc, #64]	; (402800 <GetTrigger+0xa4>)
  4027be:	2200      	movs	r2, #0
  4027c0:	701a      	strb	r2, [r3, #0]
  4027c2:	e00d      	b.n	4027e0 <GetTrigger+0x84>
			}
		}
		else
		{
			/* Once trigFound flag is reset, wait till next rising cycle */
			if((diff >= 0) && (diff <= PLEATH_DIFF_THRESHOLD))
  4027c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	db09      	blt.n	4027e0 <GetTrigger+0x84>
  4027cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4027d0:	2b03      	cmp	r3, #3
  4027d2:	dc05      	bgt.n	4027e0 <GetTrigger+0x84>
			{
				rising = 1;
  4027d4:	4b08      	ldr	r3, [pc, #32]	; (4027f8 <GetTrigger+0x9c>)
  4027d6:	2201      	movs	r2, #1
  4027d8:	701a      	strb	r2, [r3, #0]
				ctr = 0;
  4027da:	4b09      	ldr	r3, [pc, #36]	; (402800 <GetTrigger+0xa4>)
  4027dc:	2200      	movs	r2, #0
  4027de:	701a      	strb	r2, [r3, #0]
			}
		}
		prevPleath = currPleath;
  4027e0:	4a04      	ldr	r2, [pc, #16]	; (4027f4 <GetTrigger+0x98>)
  4027e2:	79fb      	ldrb	r3, [r7, #7]
  4027e4:	7013      	strb	r3, [r2, #0]
	}
	return trigFound;
  4027e6:	4b05      	ldr	r3, [pc, #20]	; (4027fc <GetTrigger+0xa0>)
  4027e8:	781b      	ldrb	r3, [r3, #0]
}
  4027ea:	4618      	mov	r0, r3
  4027ec:	3714      	adds	r7, #20
  4027ee:	46bd      	mov	sp, r7
  4027f0:	bc80      	pop	{r7}
  4027f2:	4770      	bx	lr
  4027f4:	20000a7d 	.word	0x20000a7d
  4027f8:	20000004 	.word	0x20000004
  4027fc:	20000a7c 	.word	0x20000a7c
  402800:	20000a88 	.word	0x20000a88

00402804 <ActivateValves>:

void ActivateValves(void)
{
  402804:	b580      	push	{r7, lr}
  402806:	af00      	add	r7, sp, #0
	if(trigFound)
  402808:	4b2c      	ldr	r3, [pc, #176]	; (4028bc <ActivateValves+0xb8>)
  40280a:	781b      	ldrb	r3, [r3, #0]
  40280c:	2b00      	cmp	r3, #0
  40280e:	d052      	beq.n	4028b6 <ActivateValves+0xb2>
	{
		switch(ctrlState)
  402810:	4b2b      	ldr	r3, [pc, #172]	; (4028c0 <ActivateValves+0xbc>)
  402812:	781b      	ldrb	r3, [r3, #0]
  402814:	2b04      	cmp	r3, #4
  402816:	d84b      	bhi.n	4028b0 <ActivateValves+0xac>
  402818:	a201      	add	r2, pc, #4	; (adr r2, 402820 <ActivateValves+0x1c>)
  40281a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40281e:	bf00      	nop
  402820:	00402835 	.word	0x00402835
  402824:	00402857 	.word	0x00402857
  402828:	00402879 	.word	0x00402879
  40282c:	00402895 	.word	0x00402895
  402830:	004028a9 	.word	0x004028a9
		{
			case fillCuff:
				SetValveState(s1OpenS2Close);
  402834:	2002      	movs	r0, #2
  402836:	4b23      	ldr	r3, [pc, #140]	; (4028c4 <ActivateValves+0xc0>)
  402838:	4798      	blx	r3
				tickCount = 0;
  40283a:	4b23      	ldr	r3, [pc, #140]	; (4028c8 <ActivateValves+0xc4>)
  40283c:	2200      	movs	r2, #0
  40283e:	601a      	str	r2, [r3, #0]
				tickDur = fillDur;
  402840:	4b22      	ldr	r3, [pc, #136]	; (4028cc <ActivateValves+0xc8>)
  402842:	681b      	ldr	r3, [r3, #0]
  402844:	4a22      	ldr	r2, [pc, #136]	; (4028d0 <ActivateValves+0xcc>)
  402846:	6013      	str	r3, [r2, #0]
				ctrlState = waitCycles;
  402848:	4b1d      	ldr	r3, [pc, #116]	; (4028c0 <ActivateValves+0xbc>)
  40284a:	2201      	movs	r2, #1
  40284c:	701a      	strb	r2, [r3, #0]
				nextCtrlState = holdCuff;
  40284e:	4b21      	ldr	r3, [pc, #132]	; (4028d4 <ActivateValves+0xd0>)
  402850:	2202      	movs	r2, #2
  402852:	701a      	strb	r2, [r3, #0]
				break;
  402854:	e02f      	b.n	4028b6 <ActivateValves+0xb2>
			case waitCycles:
				if(tickCount>=tickDur)
  402856:	4b1c      	ldr	r3, [pc, #112]	; (4028c8 <ActivateValves+0xc4>)
  402858:	681a      	ldr	r2, [r3, #0]
  40285a:	4b1d      	ldr	r3, [pc, #116]	; (4028d0 <ActivateValves+0xcc>)
  40285c:	681b      	ldr	r3, [r3, #0]
  40285e:	429a      	cmp	r2, r3
  402860:	d328      	bcc.n	4028b4 <ActivateValves+0xb0>
				{
					ctrlState = nextCtrlState;
  402862:	4b1c      	ldr	r3, [pc, #112]	; (4028d4 <ActivateValves+0xd0>)
  402864:	781a      	ldrb	r2, [r3, #0]
  402866:	4b16      	ldr	r3, [pc, #88]	; (4028c0 <ActivateValves+0xbc>)
  402868:	701a      	strb	r2, [r3, #0]
					tickCount = 0;
  40286a:	4b17      	ldr	r3, [pc, #92]	; (4028c8 <ActivateValves+0xc4>)
  40286c:	2200      	movs	r2, #0
  40286e:	601a      	str	r2, [r3, #0]
					tickDur = 0;
  402870:	4b17      	ldr	r3, [pc, #92]	; (4028d0 <ActivateValves+0xcc>)
  402872:	2200      	movs	r2, #0
  402874:	601a      	str	r2, [r3, #0]
				}
				break;
  402876:	e01d      	b.n	4028b4 <ActivateValves+0xb0>
			case holdCuff:
				SetValveState(s1CloseS2Close);
  402878:	2000      	movs	r0, #0
  40287a:	4b12      	ldr	r3, [pc, #72]	; (4028c4 <ActivateValves+0xc0>)
  40287c:	4798      	blx	r3
				tickDur = holdDur;
  40287e:	4b16      	ldr	r3, [pc, #88]	; (4028d8 <ActivateValves+0xd4>)
  402880:	681b      	ldr	r3, [r3, #0]
  402882:	4a13      	ldr	r2, [pc, #76]	; (4028d0 <ActivateValves+0xcc>)
  402884:	6013      	str	r3, [r2, #0]
				ctrlState = waitCycles;
  402886:	4b0e      	ldr	r3, [pc, #56]	; (4028c0 <ActivateValves+0xbc>)
  402888:	2201      	movs	r2, #1
  40288a:	701a      	strb	r2, [r3, #0]
				nextCtrlState = releaseCuff;
  40288c:	4b11      	ldr	r3, [pc, #68]	; (4028d4 <ActivateValves+0xd0>)
  40288e:	2203      	movs	r2, #3
  402890:	701a      	strb	r2, [r3, #0]
				break;
  402892:	e010      	b.n	4028b6 <ActivateValves+0xb2>
			case releaseCuff:
				SetValveState(s1CloseS2Open);
  402894:	2001      	movs	r0, #1
  402896:	4b0b      	ldr	r3, [pc, #44]	; (4028c4 <ActivateValves+0xc0>)
  402898:	4798      	blx	r3
				ctrlState = fillCuff;
  40289a:	4b09      	ldr	r3, [pc, #36]	; (4028c0 <ActivateValves+0xbc>)
  40289c:	2200      	movs	r2, #0
  40289e:	701a      	strb	r2, [r3, #0]
				/*ctrlState = dummyState;
				tickDur = dummyDur;
				ctrlState = waitCycles;
				nextCtrlState = dummyState;*/
				trigFound = 0;
  4028a0:	4b06      	ldr	r3, [pc, #24]	; (4028bc <ActivateValves+0xb8>)
  4028a2:	2200      	movs	r2, #0
  4028a4:	701a      	strb	r2, [r3, #0]
				break;
  4028a6:	e006      	b.n	4028b6 <ActivateValves+0xb2>
			case dummyState:
				ctrlState = fillCuff;
  4028a8:	4b05      	ldr	r3, [pc, #20]	; (4028c0 <ActivateValves+0xbc>)
  4028aa:	2200      	movs	r2, #0
  4028ac:	701a      	strb	r2, [r3, #0]
				break;
  4028ae:	e002      	b.n	4028b6 <ActivateValves+0xb2>
			default:
				break;
  4028b0:	bf00      	nop
  4028b2:	e000      	b.n	4028b6 <ActivateValves+0xb2>
				{
					ctrlState = nextCtrlState;
					tickCount = 0;
					tickDur = 0;
				}
				break;
  4028b4:	bf00      	nop
				break;
			default:
				break;
		}
	}
}
  4028b6:	bf00      	nop
  4028b8:	bd80      	pop	{r7, pc}
  4028ba:	bf00      	nop
  4028bc:	20000a7c 	.word	0x20000a7c
  4028c0:	20000a7f 	.word	0x20000a7f
  4028c4:	004028dd 	.word	0x004028dd
  4028c8:	20000a80 	.word	0x20000a80
  4028cc:	20000008 	.word	0x20000008
  4028d0:	20000a84 	.word	0x20000a84
  4028d4:	20000005 	.word	0x20000005
  4028d8:	2000000c 	.word	0x2000000c

004028dc <SetValveState>:

void SetValveState(enum valveStates st)
{
  4028dc:	b580      	push	{r7, lr}
  4028de:	b082      	sub	sp, #8
  4028e0:	af00      	add	r7, sp, #0
  4028e2:	4603      	mov	r3, r0
  4028e4:	71fb      	strb	r3, [r7, #7]
	switch (st)
  4028e6:	79fb      	ldrb	r3, [r7, #7]
  4028e8:	2b03      	cmp	r3, #3
  4028ea:	d827      	bhi.n	40293c <SetValveState+0x60>
  4028ec:	a201      	add	r2, pc, #4	; (adr r2, 4028f4 <SetValveState+0x18>)
  4028ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4028f2:	bf00      	nop
  4028f4:	00402905 	.word	0x00402905
  4028f8:	00402913 	.word	0x00402913
  4028fc:	00402921 	.word	0x00402921
  402900:	0040292f 	.word	0x0040292f
	{
		case s1CloseS2Close:
			gpio_set_pin_low(PIN_INAVALVE1_IDX);
  402904:	200d      	movs	r0, #13
  402906:	4b0f      	ldr	r3, [pc, #60]	; (402944 <SetValveState+0x68>)
  402908:	4798      	blx	r3
			gpio_set_pin_low(PIN_INAVALVE2_IDX);
  40290a:	200e      	movs	r0, #14
  40290c:	4b0d      	ldr	r3, [pc, #52]	; (402944 <SetValveState+0x68>)
  40290e:	4798      	blx	r3
			break;
  402910:	e014      	b.n	40293c <SetValveState+0x60>
		case s1CloseS2Open:
			gpio_set_pin_low(PIN_INAVALVE1_IDX);
  402912:	200d      	movs	r0, #13
  402914:	4b0b      	ldr	r3, [pc, #44]	; (402944 <SetValveState+0x68>)
  402916:	4798      	blx	r3
			gpio_set_pin_high(PIN_INAVALVE2_IDX);
  402918:	200e      	movs	r0, #14
  40291a:	4b0b      	ldr	r3, [pc, #44]	; (402948 <SetValveState+0x6c>)
  40291c:	4798      	blx	r3
			break;
  40291e:	e00d      	b.n	40293c <SetValveState+0x60>
		case s1OpenS2Close:
			gpio_set_pin_high(PIN_INAVALVE1_IDX);
  402920:	200d      	movs	r0, #13
  402922:	4b09      	ldr	r3, [pc, #36]	; (402948 <SetValveState+0x6c>)
  402924:	4798      	blx	r3
			gpio_set_pin_low(PIN_INAVALVE2_IDX);
  402926:	200e      	movs	r0, #14
  402928:	4b06      	ldr	r3, [pc, #24]	; (402944 <SetValveState+0x68>)
  40292a:	4798      	blx	r3
			break;
  40292c:	e006      	b.n	40293c <SetValveState+0x60>
		case s1OpenS2Open:
			gpio_set_pin_high(PIN_INAVALVE1_IDX);
  40292e:	200d      	movs	r0, #13
  402930:	4b05      	ldr	r3, [pc, #20]	; (402948 <SetValveState+0x6c>)
  402932:	4798      	blx	r3
			gpio_set_pin_high(PIN_INAVALVE2_IDX);
  402934:	200e      	movs	r0, #14
  402936:	4b04      	ldr	r3, [pc, #16]	; (402948 <SetValveState+0x6c>)
  402938:	4798      	blx	r3
			break;
  40293a:	bf00      	nop
	}
}
  40293c:	bf00      	nop
  40293e:	3708      	adds	r7, #8
  402940:	46bd      	mov	sp, r7
  402942:	bd80      	pop	{r7, pc}
  402944:	00401709 	.word	0x00401709
  402948:	004016d9 	.word	0x004016d9

0040294c <SendDispData>:

void SendDispData(void)
{
  40294c:	b580      	push	{r7, lr}
  40294e:	b082      	sub	sp, #8
  402950:	af00      	add	r7, sp, #0
	uint8_t readS2 = 0;
  402952:	2300      	movs	r3, #0
  402954:	71fb      	strb	r3, [r7, #7]

	/* If previous transfer not complete, return */
	#if defined(BOARD_XPLND)
		if (!(uart_get_status(DISP_UART) & UART_SR_ENDTX)) 
	#elif defined(BOARD_NIRA91)
		if (!(usart_get_status(DISP_USART) & US_CSR_ENDTX)) 
  402956:	48a5      	ldr	r0, [pc, #660]	; (402bec <SendDispData+0x2a0>)
  402958:	4ba5      	ldr	r3, [pc, #660]	; (402bf0 <SendDispData+0x2a4>)
  40295a:	4798      	blx	r3
  40295c:	4603      	mov	r3, r0
  40295e:	f003 0310 	and.w	r3, r3, #16
  402962:	2b00      	cmp	r3, #0
  402964:	f000 8525 	beq.w	4033b2 <SendDispData+0xa66>
	#endif
	{
		return;
	}

	if(CBuffGetRxBytes(&sen2Data.pleathBuff) >= 25)
  402968:	48a2      	ldr	r0, [pc, #648]	; (402bf4 <SendDispData+0x2a8>)
  40296a:	4ba3      	ldr	r3, [pc, #652]	; (402bf8 <SendDispData+0x2ac>)
  40296c:	4798      	blx	r3
  40296e:	4603      	mov	r3, r0
  402970:	2b18      	cmp	r3, #24
  402972:	d901      	bls.n	402978 <SendDispData+0x2c>
	{
		readS2 = 1;
  402974:	2301      	movs	r3, #1
  402976:	71fb      	strb	r3, [r7, #7]
	}

	/* Check if data in sen1Pleath buff >= 25 */
	if(CBuffGetRxBytes(&sen1Data.pleathBuff) > 25 && CBuffGetRxBytes(&trigBuff) > 25)
  402978:	48a0      	ldr	r0, [pc, #640]	; (402bfc <SendDispData+0x2b0>)
  40297a:	4b9f      	ldr	r3, [pc, #636]	; (402bf8 <SendDispData+0x2ac>)
  40297c:	4798      	blx	r3
  40297e:	4603      	mov	r3, r0
  402980:	2b19      	cmp	r3, #25
  402982:	f240 8517 	bls.w	4033b4 <SendDispData+0xa68>
  402986:	489e      	ldr	r0, [pc, #632]	; (402c00 <SendDispData+0x2b4>)
  402988:	4b9b      	ldr	r3, [pc, #620]	; (402bf8 <SendDispData+0x2ac>)
  40298a:	4798      	blx	r3
  40298c:	4603      	mov	r3, r0
  40298e:	2b19      	cmp	r3, #25
  402990:	f240 8510 	bls.w	4033b4 <SendDispData+0xa68>
	{
		/* Frame 1*/
		dispPkt[0] = '$';
  402994:	4b9b      	ldr	r3, [pc, #620]	; (402c04 <SendDispData+0x2b8>)
  402996:	2224      	movs	r2, #36	; 0x24
  402998:	701a      	strb	r2, [r3, #0]
		/* Sensor Status */
		dispPkt[1] = '1';
  40299a:	4b9a      	ldr	r3, [pc, #616]	; (402c04 <SendDispData+0x2b8>)
  40299c:	2231      	movs	r2, #49	; 0x31
  40299e:	705a      	strb	r2, [r3, #1]
		/* Sensor 1 Pleath Data */
		dispPkt[2] = CBuffReadByte(&sen1Data.pleathBuff);
  4029a0:	4896      	ldr	r0, [pc, #600]	; (402bfc <SendDispData+0x2b0>)
  4029a2:	4b99      	ldr	r3, [pc, #612]	; (402c08 <SendDispData+0x2bc>)
  4029a4:	4798      	blx	r3
  4029a6:	4603      	mov	r3, r0
  4029a8:	461a      	mov	r2, r3
  4029aa:	4b96      	ldr	r3, [pc, #600]	; (402c04 <SendDispData+0x2b8>)
  4029ac:	709a      	strb	r2, [r3, #2]
		/* Trigger Data */
		dispPkt[3] = CBuffReadByte(&trigBuff);
  4029ae:	4894      	ldr	r0, [pc, #592]	; (402c00 <SendDispData+0x2b4>)
  4029b0:	4b95      	ldr	r3, [pc, #596]	; (402c08 <SendDispData+0x2bc>)
  4029b2:	4798      	blx	r3
  4029b4:	4603      	mov	r3, r0
  4029b6:	461a      	mov	r2, r3
  4029b8:	4b92      	ldr	r3, [pc, #584]	; (402c04 <SendDispData+0x2b8>)
  4029ba:	70da      	strb	r2, [r3, #3]
		/* Sensor 2 Pleath Data */
		if(readS2)
  4029bc:	79fb      	ldrb	r3, [r7, #7]
  4029be:	2b00      	cmp	r3, #0
  4029c0:	d007      	beq.n	4029d2 <SendDispData+0x86>
			dispPkt[4] = CBuffReadByte(&sen2Data.pleathBuff);
  4029c2:	488c      	ldr	r0, [pc, #560]	; (402bf4 <SendDispData+0x2a8>)
  4029c4:	4b90      	ldr	r3, [pc, #576]	; (402c08 <SendDispData+0x2bc>)
  4029c6:	4798      	blx	r3
  4029c8:	4603      	mov	r3, r0
  4029ca:	461a      	mov	r2, r3
  4029cc:	4b8d      	ldr	r3, [pc, #564]	; (402c04 <SendDispData+0x2b8>)
  4029ce:	711a      	strb	r2, [r3, #4]
  4029d0:	e002      	b.n	4029d8 <SendDispData+0x8c>
		else
			dispPkt[4] = 0;
  4029d2:	4b8c      	ldr	r3, [pc, #560]	; (402c04 <SendDispData+0x2b8>)
  4029d4:	2200      	movs	r2, #0
  4029d6:	711a      	strb	r2, [r3, #4]
		/* Checksum */
		dispPkt[5] = CalcChkSum(&dispPkt[0],5);
  4029d8:	2105      	movs	r1, #5
  4029da:	488a      	ldr	r0, [pc, #552]	; (402c04 <SendDispData+0x2b8>)
  4029dc:	4b8b      	ldr	r3, [pc, #556]	; (402c0c <SendDispData+0x2c0>)
  4029de:	4798      	blx	r3
  4029e0:	4603      	mov	r3, r0
  4029e2:	461a      	mov	r2, r3
  4029e4:	4b87      	ldr	r3, [pc, #540]	; (402c04 <SendDispData+0x2b8>)
  4029e6:	715a      	strb	r2, [r3, #5]

		/* Frame 2*/
		dispPkt[6] = '$';
  4029e8:	4b86      	ldr	r3, [pc, #536]	; (402c04 <SendDispData+0x2b8>)
  4029ea:	2224      	movs	r2, #36	; 0x24
  4029ec:	719a      	strb	r2, [r3, #6]
		/* S1 Heart Rate MSB */
		dispPkt[7] = sen1Data.hrMsb;
  4029ee:	4b88      	ldr	r3, [pc, #544]	; (402c10 <SendDispData+0x2c4>)
  4029f0:	781a      	ldrb	r2, [r3, #0]
  4029f2:	4b84      	ldr	r3, [pc, #528]	; (402c04 <SendDispData+0x2b8>)
  4029f4:	71da      	strb	r2, [r3, #7]
		/* Sensor 1 Pleath Data */
		dispPkt[8] = CBuffReadByte(&sen1Data.pleathBuff);
  4029f6:	4881      	ldr	r0, [pc, #516]	; (402bfc <SendDispData+0x2b0>)
  4029f8:	4b83      	ldr	r3, [pc, #524]	; (402c08 <SendDispData+0x2bc>)
  4029fa:	4798      	blx	r3
  4029fc:	4603      	mov	r3, r0
  4029fe:	461a      	mov	r2, r3
  402a00:	4b80      	ldr	r3, [pc, #512]	; (402c04 <SendDispData+0x2b8>)
  402a02:	721a      	strb	r2, [r3, #8]
		/* Trigger Data */
		dispPkt[9] = CBuffReadByte(&trigBuff);
  402a04:	487e      	ldr	r0, [pc, #504]	; (402c00 <SendDispData+0x2b4>)
  402a06:	4b80      	ldr	r3, [pc, #512]	; (402c08 <SendDispData+0x2bc>)
  402a08:	4798      	blx	r3
  402a0a:	4603      	mov	r3, r0
  402a0c:	461a      	mov	r2, r3
  402a0e:	4b7d      	ldr	r3, [pc, #500]	; (402c04 <SendDispData+0x2b8>)
  402a10:	725a      	strb	r2, [r3, #9]
		/* Sensor 2 Pleath Data */
		if(readS2)
  402a12:	79fb      	ldrb	r3, [r7, #7]
  402a14:	2b00      	cmp	r3, #0
  402a16:	d007      	beq.n	402a28 <SendDispData+0xdc>
			dispPkt[10] = CBuffReadByte(&sen2Data.pleathBuff);
  402a18:	4876      	ldr	r0, [pc, #472]	; (402bf4 <SendDispData+0x2a8>)
  402a1a:	4b7b      	ldr	r3, [pc, #492]	; (402c08 <SendDispData+0x2bc>)
  402a1c:	4798      	blx	r3
  402a1e:	4603      	mov	r3, r0
  402a20:	461a      	mov	r2, r3
  402a22:	4b78      	ldr	r3, [pc, #480]	; (402c04 <SendDispData+0x2b8>)
  402a24:	729a      	strb	r2, [r3, #10]
  402a26:	e002      	b.n	402a2e <SendDispData+0xe2>
		else
			dispPkt[10] = 0;
  402a28:	4b76      	ldr	r3, [pc, #472]	; (402c04 <SendDispData+0x2b8>)
  402a2a:	2200      	movs	r2, #0
  402a2c:	729a      	strb	r2, [r3, #10]
		/* Checksum */
		dispPkt[11] = CalcChkSum(&dispPkt[6],5);
  402a2e:	2105      	movs	r1, #5
  402a30:	4878      	ldr	r0, [pc, #480]	; (402c14 <SendDispData+0x2c8>)
  402a32:	4b76      	ldr	r3, [pc, #472]	; (402c0c <SendDispData+0x2c0>)
  402a34:	4798      	blx	r3
  402a36:	4603      	mov	r3, r0
  402a38:	461a      	mov	r2, r3
  402a3a:	4b72      	ldr	r3, [pc, #456]	; (402c04 <SendDispData+0x2b8>)
  402a3c:	72da      	strb	r2, [r3, #11]

		/* Frame 3*/
		dispPkt[12] = '$';
  402a3e:	4b71      	ldr	r3, [pc, #452]	; (402c04 <SendDispData+0x2b8>)
  402a40:	2224      	movs	r2, #36	; 0x24
  402a42:	731a      	strb	r2, [r3, #12]
		/* S1 Heart Rate LSB */
		dispPkt[13] = sen1Data.hrLsb;
  402a44:	4b72      	ldr	r3, [pc, #456]	; (402c10 <SendDispData+0x2c4>)
  402a46:	785a      	ldrb	r2, [r3, #1]
  402a48:	4b6e      	ldr	r3, [pc, #440]	; (402c04 <SendDispData+0x2b8>)
  402a4a:	735a      	strb	r2, [r3, #13]
		/* Sensor 1 Pleath Data */
		dispPkt[14] = CBuffReadByte(&sen1Data.pleathBuff);
  402a4c:	486b      	ldr	r0, [pc, #428]	; (402bfc <SendDispData+0x2b0>)
  402a4e:	4b6e      	ldr	r3, [pc, #440]	; (402c08 <SendDispData+0x2bc>)
  402a50:	4798      	blx	r3
  402a52:	4603      	mov	r3, r0
  402a54:	461a      	mov	r2, r3
  402a56:	4b6b      	ldr	r3, [pc, #428]	; (402c04 <SendDispData+0x2b8>)
  402a58:	739a      	strb	r2, [r3, #14]
		/* Trigger Data */
		dispPkt[15] = CBuffReadByte(&trigBuff);
  402a5a:	4869      	ldr	r0, [pc, #420]	; (402c00 <SendDispData+0x2b4>)
  402a5c:	4b6a      	ldr	r3, [pc, #424]	; (402c08 <SendDispData+0x2bc>)
  402a5e:	4798      	blx	r3
  402a60:	4603      	mov	r3, r0
  402a62:	461a      	mov	r2, r3
  402a64:	4b67      	ldr	r3, [pc, #412]	; (402c04 <SendDispData+0x2b8>)
  402a66:	73da      	strb	r2, [r3, #15]
		/* Sensor 2 Pleath Data */
		if(readS2)
  402a68:	79fb      	ldrb	r3, [r7, #7]
  402a6a:	2b00      	cmp	r3, #0
  402a6c:	d007      	beq.n	402a7e <SendDispData+0x132>
			dispPkt[16] = CBuffReadByte(&sen2Data.pleathBuff);
  402a6e:	4861      	ldr	r0, [pc, #388]	; (402bf4 <SendDispData+0x2a8>)
  402a70:	4b65      	ldr	r3, [pc, #404]	; (402c08 <SendDispData+0x2bc>)
  402a72:	4798      	blx	r3
  402a74:	4603      	mov	r3, r0
  402a76:	461a      	mov	r2, r3
  402a78:	4b62      	ldr	r3, [pc, #392]	; (402c04 <SendDispData+0x2b8>)
  402a7a:	741a      	strb	r2, [r3, #16]
  402a7c:	e002      	b.n	402a84 <SendDispData+0x138>
		else
			dispPkt[16] = 0;
  402a7e:	4b61      	ldr	r3, [pc, #388]	; (402c04 <SendDispData+0x2b8>)
  402a80:	2200      	movs	r2, #0
  402a82:	741a      	strb	r2, [r3, #16]
		/* Checksum */
		dispPkt[17] = CalcChkSum(&dispPkt[12],5);
  402a84:	2105      	movs	r1, #5
  402a86:	4864      	ldr	r0, [pc, #400]	; (402c18 <SendDispData+0x2cc>)
  402a88:	4b60      	ldr	r3, [pc, #384]	; (402c0c <SendDispData+0x2c0>)
  402a8a:	4798      	blx	r3
  402a8c:	4603      	mov	r3, r0
  402a8e:	461a      	mov	r2, r3
  402a90:	4b5c      	ldr	r3, [pc, #368]	; (402c04 <SendDispData+0x2b8>)
  402a92:	745a      	strb	r2, [r3, #17]

		/* Frame 4*/
		dispPkt[18] = '$';
  402a94:	4b5b      	ldr	r3, [pc, #364]	; (402c04 <SendDispData+0x2b8>)
  402a96:	2224      	movs	r2, #36	; 0x24
  402a98:	749a      	strb	r2, [r3, #18]
		/* S1 SpO2 */
		dispPkt[19] = sen1Data.spo2;
  402a9a:	4b5d      	ldr	r3, [pc, #372]	; (402c10 <SendDispData+0x2c4>)
  402a9c:	789a      	ldrb	r2, [r3, #2]
  402a9e:	4b59      	ldr	r3, [pc, #356]	; (402c04 <SendDispData+0x2b8>)
  402aa0:	74da      	strb	r2, [r3, #19]
		/* Sensor 1 Pleath Data */
		dispPkt[20] = CBuffReadByte(&sen1Data.pleathBuff);
  402aa2:	4856      	ldr	r0, [pc, #344]	; (402bfc <SendDispData+0x2b0>)
  402aa4:	4b58      	ldr	r3, [pc, #352]	; (402c08 <SendDispData+0x2bc>)
  402aa6:	4798      	blx	r3
  402aa8:	4603      	mov	r3, r0
  402aaa:	461a      	mov	r2, r3
  402aac:	4b55      	ldr	r3, [pc, #340]	; (402c04 <SendDispData+0x2b8>)
  402aae:	751a      	strb	r2, [r3, #20]
		/* Trigger Data */
		dispPkt[21] = CBuffReadByte(&trigBuff);
  402ab0:	4853      	ldr	r0, [pc, #332]	; (402c00 <SendDispData+0x2b4>)
  402ab2:	4b55      	ldr	r3, [pc, #340]	; (402c08 <SendDispData+0x2bc>)
  402ab4:	4798      	blx	r3
  402ab6:	4603      	mov	r3, r0
  402ab8:	461a      	mov	r2, r3
  402aba:	4b52      	ldr	r3, [pc, #328]	; (402c04 <SendDispData+0x2b8>)
  402abc:	755a      	strb	r2, [r3, #21]
		/* Sensor 2 Pleath Data */
		if(readS2)
  402abe:	79fb      	ldrb	r3, [r7, #7]
  402ac0:	2b00      	cmp	r3, #0
  402ac2:	d007      	beq.n	402ad4 <SendDispData+0x188>
			dispPkt[22] = CBuffReadByte(&sen2Data.pleathBuff);
  402ac4:	484b      	ldr	r0, [pc, #300]	; (402bf4 <SendDispData+0x2a8>)
  402ac6:	4b50      	ldr	r3, [pc, #320]	; (402c08 <SendDispData+0x2bc>)
  402ac8:	4798      	blx	r3
  402aca:	4603      	mov	r3, r0
  402acc:	461a      	mov	r2, r3
  402ace:	4b4d      	ldr	r3, [pc, #308]	; (402c04 <SendDispData+0x2b8>)
  402ad0:	759a      	strb	r2, [r3, #22]
  402ad2:	e002      	b.n	402ada <SendDispData+0x18e>
		else
			dispPkt[22] = 0;
  402ad4:	4b4b      	ldr	r3, [pc, #300]	; (402c04 <SendDispData+0x2b8>)
  402ad6:	2200      	movs	r2, #0
  402ad8:	759a      	strb	r2, [r3, #22]
		/* Checksum */
		dispPkt[23] = CalcChkSum(&dispPkt[18],5);
  402ada:	2105      	movs	r1, #5
  402adc:	484f      	ldr	r0, [pc, #316]	; (402c1c <SendDispData+0x2d0>)
  402ade:	4b4b      	ldr	r3, [pc, #300]	; (402c0c <SendDispData+0x2c0>)
  402ae0:	4798      	blx	r3
  402ae2:	4603      	mov	r3, r0
  402ae4:	461a      	mov	r2, r3
  402ae6:	4b47      	ldr	r3, [pc, #284]	; (402c04 <SendDispData+0x2b8>)
  402ae8:	75da      	strb	r2, [r3, #23]

		/* Frame 5*/
		dispPkt[24] = '$';
  402aea:	4b46      	ldr	r3, [pc, #280]	; (402c04 <SendDispData+0x2b8>)
  402aec:	2224      	movs	r2, #36	; 0x24
  402aee:	761a      	strb	r2, [r3, #24]
		/* S2 Heart Rate MSB */
		dispPkt[25] = sen2Data.hrMsb;
  402af0:	4b4b      	ldr	r3, [pc, #300]	; (402c20 <SendDispData+0x2d4>)
  402af2:	781a      	ldrb	r2, [r3, #0]
  402af4:	4b43      	ldr	r3, [pc, #268]	; (402c04 <SendDispData+0x2b8>)
  402af6:	765a      	strb	r2, [r3, #25]
		/* Sensor 1 Pleath Data */
		dispPkt[26] = CBuffReadByte(&sen1Data.pleathBuff);
  402af8:	4840      	ldr	r0, [pc, #256]	; (402bfc <SendDispData+0x2b0>)
  402afa:	4b43      	ldr	r3, [pc, #268]	; (402c08 <SendDispData+0x2bc>)
  402afc:	4798      	blx	r3
  402afe:	4603      	mov	r3, r0
  402b00:	461a      	mov	r2, r3
  402b02:	4b40      	ldr	r3, [pc, #256]	; (402c04 <SendDispData+0x2b8>)
  402b04:	769a      	strb	r2, [r3, #26]
		/* Trigger Data */
		dispPkt[27] = CBuffReadByte(&trigBuff);
  402b06:	483e      	ldr	r0, [pc, #248]	; (402c00 <SendDispData+0x2b4>)
  402b08:	4b3f      	ldr	r3, [pc, #252]	; (402c08 <SendDispData+0x2bc>)
  402b0a:	4798      	blx	r3
  402b0c:	4603      	mov	r3, r0
  402b0e:	461a      	mov	r2, r3
  402b10:	4b3c      	ldr	r3, [pc, #240]	; (402c04 <SendDispData+0x2b8>)
  402b12:	76da      	strb	r2, [r3, #27]
		/* Sensor 2 Pleath Data */
		if(readS2)
  402b14:	79fb      	ldrb	r3, [r7, #7]
  402b16:	2b00      	cmp	r3, #0
  402b18:	d007      	beq.n	402b2a <SendDispData+0x1de>
			dispPkt[28] = CBuffReadByte(&sen2Data.pleathBuff);
  402b1a:	4836      	ldr	r0, [pc, #216]	; (402bf4 <SendDispData+0x2a8>)
  402b1c:	4b3a      	ldr	r3, [pc, #232]	; (402c08 <SendDispData+0x2bc>)
  402b1e:	4798      	blx	r3
  402b20:	4603      	mov	r3, r0
  402b22:	461a      	mov	r2, r3
  402b24:	4b37      	ldr	r3, [pc, #220]	; (402c04 <SendDispData+0x2b8>)
  402b26:	771a      	strb	r2, [r3, #28]
  402b28:	e002      	b.n	402b30 <SendDispData+0x1e4>
		else
			dispPkt[28] = 0;
  402b2a:	4b36      	ldr	r3, [pc, #216]	; (402c04 <SendDispData+0x2b8>)
  402b2c:	2200      	movs	r2, #0
  402b2e:	771a      	strb	r2, [r3, #28]
		/* Checksum */
		dispPkt[29] = CalcChkSum(&dispPkt[24],5);
  402b30:	2105      	movs	r1, #5
  402b32:	483c      	ldr	r0, [pc, #240]	; (402c24 <SendDispData+0x2d8>)
  402b34:	4b35      	ldr	r3, [pc, #212]	; (402c0c <SendDispData+0x2c0>)
  402b36:	4798      	blx	r3
  402b38:	4603      	mov	r3, r0
  402b3a:	461a      	mov	r2, r3
  402b3c:	4b31      	ldr	r3, [pc, #196]	; (402c04 <SendDispData+0x2b8>)
  402b3e:	775a      	strb	r2, [r3, #29]

		/* Frame 6*/
		dispPkt[30] = '$';
  402b40:	4b30      	ldr	r3, [pc, #192]	; (402c04 <SendDispData+0x2b8>)
  402b42:	2224      	movs	r2, #36	; 0x24
  402b44:	779a      	strb	r2, [r3, #30]
		/* S2 Heart Rate LSB */
		dispPkt[31] = sen2Data.hrLsb;
  402b46:	4b36      	ldr	r3, [pc, #216]	; (402c20 <SendDispData+0x2d4>)
  402b48:	785a      	ldrb	r2, [r3, #1]
  402b4a:	4b2e      	ldr	r3, [pc, #184]	; (402c04 <SendDispData+0x2b8>)
  402b4c:	77da      	strb	r2, [r3, #31]
		/* Sensor 1 Pleath Data */
		dispPkt[32] = CBuffReadByte(&sen1Data.pleathBuff);
  402b4e:	482b      	ldr	r0, [pc, #172]	; (402bfc <SendDispData+0x2b0>)
  402b50:	4b2d      	ldr	r3, [pc, #180]	; (402c08 <SendDispData+0x2bc>)
  402b52:	4798      	blx	r3
  402b54:	4603      	mov	r3, r0
  402b56:	461a      	mov	r2, r3
  402b58:	4b2a      	ldr	r3, [pc, #168]	; (402c04 <SendDispData+0x2b8>)
  402b5a:	f883 2020 	strb.w	r2, [r3, #32]
		/* Trigger Data */
		dispPkt[33] = CBuffReadByte(&trigBuff);
  402b5e:	4828      	ldr	r0, [pc, #160]	; (402c00 <SendDispData+0x2b4>)
  402b60:	4b29      	ldr	r3, [pc, #164]	; (402c08 <SendDispData+0x2bc>)
  402b62:	4798      	blx	r3
  402b64:	4603      	mov	r3, r0
  402b66:	461a      	mov	r2, r3
  402b68:	4b26      	ldr	r3, [pc, #152]	; (402c04 <SendDispData+0x2b8>)
  402b6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		/* Sensor 2 Pleath Data */
		if(readS2)
  402b6e:	79fb      	ldrb	r3, [r7, #7]
  402b70:	2b00      	cmp	r3, #0
  402b72:	d008      	beq.n	402b86 <SendDispData+0x23a>
			dispPkt[34] = CBuffReadByte(&sen2Data.pleathBuff);
  402b74:	481f      	ldr	r0, [pc, #124]	; (402bf4 <SendDispData+0x2a8>)
  402b76:	4b24      	ldr	r3, [pc, #144]	; (402c08 <SendDispData+0x2bc>)
  402b78:	4798      	blx	r3
  402b7a:	4603      	mov	r3, r0
  402b7c:	461a      	mov	r2, r3
  402b7e:	4b21      	ldr	r3, [pc, #132]	; (402c04 <SendDispData+0x2b8>)
  402b80:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  402b84:	e003      	b.n	402b8e <SendDispData+0x242>
		else
			dispPkt[34] = 0;
  402b86:	4b1f      	ldr	r3, [pc, #124]	; (402c04 <SendDispData+0x2b8>)
  402b88:	2200      	movs	r2, #0
  402b8a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		/* Checksum */
		dispPkt[35] = CalcChkSum(&dispPkt[30],5);
  402b8e:	2105      	movs	r1, #5
  402b90:	4825      	ldr	r0, [pc, #148]	; (402c28 <SendDispData+0x2dc>)
  402b92:	4b1e      	ldr	r3, [pc, #120]	; (402c0c <SendDispData+0x2c0>)
  402b94:	4798      	blx	r3
  402b96:	4603      	mov	r3, r0
  402b98:	461a      	mov	r2, r3
  402b9a:	4b1a      	ldr	r3, [pc, #104]	; (402c04 <SendDispData+0x2b8>)
  402b9c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

		/* Frame 7*/
		dispPkt[36] = '$';
  402ba0:	4b18      	ldr	r3, [pc, #96]	; (402c04 <SendDispData+0x2b8>)
  402ba2:	2224      	movs	r2, #36	; 0x24
  402ba4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		/* S2 SpO2 */
		dispPkt[37] = sen2Data.spo2;
  402ba8:	4b1d      	ldr	r3, [pc, #116]	; (402c20 <SendDispData+0x2d4>)
  402baa:	789a      	ldrb	r2, [r3, #2]
  402bac:	4b15      	ldr	r3, [pc, #84]	; (402c04 <SendDispData+0x2b8>)
  402bae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		/* Sensor 1 Pleath Data */
		dispPkt[38] = CBuffReadByte(&sen1Data.pleathBuff);
  402bb2:	4812      	ldr	r0, [pc, #72]	; (402bfc <SendDispData+0x2b0>)
  402bb4:	4b14      	ldr	r3, [pc, #80]	; (402c08 <SendDispData+0x2bc>)
  402bb6:	4798      	blx	r3
  402bb8:	4603      	mov	r3, r0
  402bba:	461a      	mov	r2, r3
  402bbc:	4b11      	ldr	r3, [pc, #68]	; (402c04 <SendDispData+0x2b8>)
  402bbe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		/* Trigger Data */
		dispPkt[39] = CBuffReadByte(&trigBuff);
  402bc2:	480f      	ldr	r0, [pc, #60]	; (402c00 <SendDispData+0x2b4>)
  402bc4:	4b10      	ldr	r3, [pc, #64]	; (402c08 <SendDispData+0x2bc>)
  402bc6:	4798      	blx	r3
  402bc8:	4603      	mov	r3, r0
  402bca:	461a      	mov	r2, r3
  402bcc:	4b0d      	ldr	r3, [pc, #52]	; (402c04 <SendDispData+0x2b8>)
  402bce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		/* Sensor 2 Pleath Data */
		if(readS2)
  402bd2:	79fb      	ldrb	r3, [r7, #7]
  402bd4:	2b00      	cmp	r3, #0
  402bd6:	d029      	beq.n	402c2c <SendDispData+0x2e0>
			dispPkt[40] = CBuffReadByte(&sen2Data.pleathBuff);
  402bd8:	4806      	ldr	r0, [pc, #24]	; (402bf4 <SendDispData+0x2a8>)
  402bda:	4b0b      	ldr	r3, [pc, #44]	; (402c08 <SendDispData+0x2bc>)
  402bdc:	4798      	blx	r3
  402bde:	4603      	mov	r3, r0
  402be0:	461a      	mov	r2, r3
  402be2:	4b08      	ldr	r3, [pc, #32]	; (402c04 <SendDispData+0x2b8>)
  402be4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  402be8:	e024      	b.n	402c34 <SendDispData+0x2e8>
  402bea:	bf00      	nop
  402bec:	40028000 	.word	0x40028000
  402bf0:	00400f05 	.word	0x00400f05
  402bf4:	20000ae3 	.word	0x20000ae3
  402bf8:	00400129 	.word	0x00400129
  402bfc:	20000b4f 	.word	0x20000b4f
  402c00:	20000c50 	.word	0x20000c50
  402c04:	20000bb8 	.word	0x20000bb8
  402c08:	0040018d 	.word	0x0040018d
  402c0c:	004033f5 	.word	0x004033f5
  402c10:	20000b4c 	.word	0x20000b4c
  402c14:	20000bbe 	.word	0x20000bbe
  402c18:	20000bc4 	.word	0x20000bc4
  402c1c:	20000bca 	.word	0x20000bca
  402c20:	20000ae0 	.word	0x20000ae0
  402c24:	20000bd0 	.word	0x20000bd0
  402c28:	20000bd6 	.word	0x20000bd6
		else
			dispPkt[40] = 0;
  402c2c:	4bab      	ldr	r3, [pc, #684]	; (402edc <SendDispData+0x590>)
  402c2e:	2200      	movs	r2, #0
  402c30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		/* Checksum */
		dispPkt[41] = CalcChkSum(&dispPkt[36],5);
  402c34:	2105      	movs	r1, #5
  402c36:	48aa      	ldr	r0, [pc, #680]	; (402ee0 <SendDispData+0x594>)
  402c38:	4baa      	ldr	r3, [pc, #680]	; (402ee4 <SendDispData+0x598>)
  402c3a:	4798      	blx	r3
  402c3c:	4603      	mov	r3, r0
  402c3e:	461a      	mov	r2, r3
  402c40:	4ba6      	ldr	r3, [pc, #664]	; (402edc <SendDispData+0x590>)
  402c42:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

		/* Frame 8*/
		dispPkt[42] = '$';
  402c46:	4ba5      	ldr	r3, [pc, #660]	; (402edc <SendDispData+0x590>)
  402c48:	2224      	movs	r2, #36	; 0x24
  402c4a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		/* Pressure Set Point */
		dispPkt[43] = '0';
  402c4e:	4ba3      	ldr	r3, [pc, #652]	; (402edc <SendDispData+0x590>)
  402c50:	2230      	movs	r2, #48	; 0x30
  402c52:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		/* Sensor 1 Pleath Data */
		dispPkt[44] = CBuffReadByte(&sen1Data.pleathBuff);
  402c56:	48a4      	ldr	r0, [pc, #656]	; (402ee8 <SendDispData+0x59c>)
  402c58:	4ba4      	ldr	r3, [pc, #656]	; (402eec <SendDispData+0x5a0>)
  402c5a:	4798      	blx	r3
  402c5c:	4603      	mov	r3, r0
  402c5e:	461a      	mov	r2, r3
  402c60:	4b9e      	ldr	r3, [pc, #632]	; (402edc <SendDispData+0x590>)
  402c62:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		/* Trigger Data */
		dispPkt[45] = CBuffReadByte(&trigBuff);
  402c66:	48a2      	ldr	r0, [pc, #648]	; (402ef0 <SendDispData+0x5a4>)
  402c68:	4ba0      	ldr	r3, [pc, #640]	; (402eec <SendDispData+0x5a0>)
  402c6a:	4798      	blx	r3
  402c6c:	4603      	mov	r3, r0
  402c6e:	461a      	mov	r2, r3
  402c70:	4b9a      	ldr	r3, [pc, #616]	; (402edc <SendDispData+0x590>)
  402c72:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		/* Sensor 2 Pleath Data */
		if(readS2)
  402c76:	79fb      	ldrb	r3, [r7, #7]
  402c78:	2b00      	cmp	r3, #0
  402c7a:	d008      	beq.n	402c8e <SendDispData+0x342>
			dispPkt[46] = CBuffReadByte(&sen2Data.pleathBuff);
  402c7c:	489d      	ldr	r0, [pc, #628]	; (402ef4 <SendDispData+0x5a8>)
  402c7e:	4b9b      	ldr	r3, [pc, #620]	; (402eec <SendDispData+0x5a0>)
  402c80:	4798      	blx	r3
  402c82:	4603      	mov	r3, r0
  402c84:	461a      	mov	r2, r3
  402c86:	4b95      	ldr	r3, [pc, #596]	; (402edc <SendDispData+0x590>)
  402c88:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  402c8c:	e003      	b.n	402c96 <SendDispData+0x34a>
		else
			dispPkt[46] = 0;
  402c8e:	4b93      	ldr	r3, [pc, #588]	; (402edc <SendDispData+0x590>)
  402c90:	2200      	movs	r2, #0
  402c92:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		/* Checksum */
		dispPkt[47] = CalcChkSum(&dispPkt[42],5);
  402c96:	2105      	movs	r1, #5
  402c98:	4897      	ldr	r0, [pc, #604]	; (402ef8 <SendDispData+0x5ac>)
  402c9a:	4b92      	ldr	r3, [pc, #584]	; (402ee4 <SendDispData+0x598>)
  402c9c:	4798      	blx	r3
  402c9e:	4603      	mov	r3, r0
  402ca0:	461a      	mov	r2, r3
  402ca2:	4b8e      	ldr	r3, [pc, #568]	; (402edc <SendDispData+0x590>)
  402ca4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

		/* Frame 9*/
		dispPkt[48] = '$';
  402ca8:	4b8c      	ldr	r3, [pc, #560]	; (402edc <SendDispData+0x590>)
  402caa:	2224      	movs	r2, #36	; 0x24
  402cac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		/* Trigger Delay */
		dispPkt[49] = '0';
  402cb0:	4b8a      	ldr	r3, [pc, #552]	; (402edc <SendDispData+0x590>)
  402cb2:	2230      	movs	r2, #48	; 0x30
  402cb4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		/* Sensor 1 Pleath Data */
		dispPkt[50] = CBuffReadByte(&sen1Data.pleathBuff);
  402cb8:	488b      	ldr	r0, [pc, #556]	; (402ee8 <SendDispData+0x59c>)
  402cba:	4b8c      	ldr	r3, [pc, #560]	; (402eec <SendDispData+0x5a0>)
  402cbc:	4798      	blx	r3
  402cbe:	4603      	mov	r3, r0
  402cc0:	461a      	mov	r2, r3
  402cc2:	4b86      	ldr	r3, [pc, #536]	; (402edc <SendDispData+0x590>)
  402cc4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
		/* Trigger Data */
		dispPkt[51] = CBuffReadByte(&trigBuff);
  402cc8:	4889      	ldr	r0, [pc, #548]	; (402ef0 <SendDispData+0x5a4>)
  402cca:	4b88      	ldr	r3, [pc, #544]	; (402eec <SendDispData+0x5a0>)
  402ccc:	4798      	blx	r3
  402cce:	4603      	mov	r3, r0
  402cd0:	461a      	mov	r2, r3
  402cd2:	4b82      	ldr	r3, [pc, #520]	; (402edc <SendDispData+0x590>)
  402cd4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
		/* Sensor 2 Pleath Data */
		if(readS2)
  402cd8:	79fb      	ldrb	r3, [r7, #7]
  402cda:	2b00      	cmp	r3, #0
  402cdc:	d008      	beq.n	402cf0 <SendDispData+0x3a4>
			dispPkt[52] = CBuffReadByte(&sen2Data.pleathBuff);
  402cde:	4885      	ldr	r0, [pc, #532]	; (402ef4 <SendDispData+0x5a8>)
  402ce0:	4b82      	ldr	r3, [pc, #520]	; (402eec <SendDispData+0x5a0>)
  402ce2:	4798      	blx	r3
  402ce4:	4603      	mov	r3, r0
  402ce6:	461a      	mov	r2, r3
  402ce8:	4b7c      	ldr	r3, [pc, #496]	; (402edc <SendDispData+0x590>)
  402cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  402cee:	e003      	b.n	402cf8 <SendDispData+0x3ac>
		else
			dispPkt[52] = 0;
  402cf0:	4b7a      	ldr	r3, [pc, #488]	; (402edc <SendDispData+0x590>)
  402cf2:	2200      	movs	r2, #0
  402cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		/* Checksum */
		dispPkt[53] = CalcChkSum(&dispPkt[48],5);
  402cf8:	2105      	movs	r1, #5
  402cfa:	4880      	ldr	r0, [pc, #512]	; (402efc <SendDispData+0x5b0>)
  402cfc:	4b79      	ldr	r3, [pc, #484]	; (402ee4 <SendDispData+0x598>)
  402cfe:	4798      	blx	r3
  402d00:	4603      	mov	r3, r0
  402d02:	461a      	mov	r2, r3
  402d04:	4b75      	ldr	r3, [pc, #468]	; (402edc <SendDispData+0x590>)
  402d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		/* Frame 10 */
		dispPkt[54] = '$';
  402d0a:	4b74      	ldr	r3, [pc, #464]	; (402edc <SendDispData+0x590>)
  402d0c:	2224      	movs	r2, #36	; 0x24
  402d0e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		/* Cuff Hold Duration */
		dispPkt[55] = '0';
  402d12:	4b72      	ldr	r3, [pc, #456]	; (402edc <SendDispData+0x590>)
  402d14:	2230      	movs	r2, #48	; 0x30
  402d16:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		/* Sensor 1 Pleath Data */
		dispPkt[56] = CBuffReadByte(&sen1Data.pleathBuff);
  402d1a:	4873      	ldr	r0, [pc, #460]	; (402ee8 <SendDispData+0x59c>)
  402d1c:	4b73      	ldr	r3, [pc, #460]	; (402eec <SendDispData+0x5a0>)
  402d1e:	4798      	blx	r3
  402d20:	4603      	mov	r3, r0
  402d22:	461a      	mov	r2, r3
  402d24:	4b6d      	ldr	r3, [pc, #436]	; (402edc <SendDispData+0x590>)
  402d26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Trigger Data */
		dispPkt[57] = CBuffReadByte(&trigBuff);
  402d2a:	4871      	ldr	r0, [pc, #452]	; (402ef0 <SendDispData+0x5a4>)
  402d2c:	4b6f      	ldr	r3, [pc, #444]	; (402eec <SendDispData+0x5a0>)
  402d2e:	4798      	blx	r3
  402d30:	4603      	mov	r3, r0
  402d32:	461a      	mov	r2, r3
  402d34:	4b69      	ldr	r3, [pc, #420]	; (402edc <SendDispData+0x590>)
  402d36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		/* Sensor 2 Pleath Data */
		if(readS2)
  402d3a:	79fb      	ldrb	r3, [r7, #7]
  402d3c:	2b00      	cmp	r3, #0
  402d3e:	d008      	beq.n	402d52 <SendDispData+0x406>
			dispPkt[58] = CBuffReadByte(&sen2Data.pleathBuff);
  402d40:	486c      	ldr	r0, [pc, #432]	; (402ef4 <SendDispData+0x5a8>)
  402d42:	4b6a      	ldr	r3, [pc, #424]	; (402eec <SendDispData+0x5a0>)
  402d44:	4798      	blx	r3
  402d46:	4603      	mov	r3, r0
  402d48:	461a      	mov	r2, r3
  402d4a:	4b64      	ldr	r3, [pc, #400]	; (402edc <SendDispData+0x590>)
  402d4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  402d50:	e003      	b.n	402d5a <SendDispData+0x40e>
		else
			dispPkt[58] = 0;
  402d52:	4b62      	ldr	r3, [pc, #392]	; (402edc <SendDispData+0x590>)
  402d54:	2200      	movs	r2, #0
  402d56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		/* Checksum */
		dispPkt[59] = CalcChkSum(&dispPkt[54],5);
  402d5a:	2105      	movs	r1, #5
  402d5c:	4868      	ldr	r0, [pc, #416]	; (402f00 <SendDispData+0x5b4>)
  402d5e:	4b61      	ldr	r3, [pc, #388]	; (402ee4 <SendDispData+0x598>)
  402d60:	4798      	blx	r3
  402d62:	4603      	mov	r3, r0
  402d64:	461a      	mov	r2, r3
  402d66:	4b5d      	ldr	r3, [pc, #372]	; (402edc <SendDispData+0x590>)
  402d68:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

		/* Frame 11 */
		dispPkt[60] = '$';
  402d6c:	4b5b      	ldr	r3, [pc, #364]	; (402edc <SendDispData+0x590>)
  402d6e:	2224      	movs	r2, #36	; 0x24
  402d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		/* Cuff Pressure MSB */
		dispPkt[61] = '0';
  402d74:	4b59      	ldr	r3, [pc, #356]	; (402edc <SendDispData+0x590>)
  402d76:	2230      	movs	r2, #48	; 0x30
  402d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
		/* Sensor 1 Pleath Data */
		dispPkt[62] = CBuffReadByte(&sen1Data.pleathBuff);
  402d7c:	485a      	ldr	r0, [pc, #360]	; (402ee8 <SendDispData+0x59c>)
  402d7e:	4b5b      	ldr	r3, [pc, #364]	; (402eec <SendDispData+0x5a0>)
  402d80:	4798      	blx	r3
  402d82:	4603      	mov	r3, r0
  402d84:	461a      	mov	r2, r3
  402d86:	4b55      	ldr	r3, [pc, #340]	; (402edc <SendDispData+0x590>)
  402d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		/* Trigger Data */
		dispPkt[63] = CBuffReadByte(&trigBuff);
  402d8c:	4858      	ldr	r0, [pc, #352]	; (402ef0 <SendDispData+0x5a4>)
  402d8e:	4b57      	ldr	r3, [pc, #348]	; (402eec <SendDispData+0x5a0>)
  402d90:	4798      	blx	r3
  402d92:	4603      	mov	r3, r0
  402d94:	461a      	mov	r2, r3
  402d96:	4b51      	ldr	r3, [pc, #324]	; (402edc <SendDispData+0x590>)
  402d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
		/* Sensor 2 Pleath Data */
		if(readS2)
  402d9c:	79fb      	ldrb	r3, [r7, #7]
  402d9e:	2b00      	cmp	r3, #0
  402da0:	d008      	beq.n	402db4 <SendDispData+0x468>
			dispPkt[64] = CBuffReadByte(&sen2Data.pleathBuff);
  402da2:	4854      	ldr	r0, [pc, #336]	; (402ef4 <SendDispData+0x5a8>)
  402da4:	4b51      	ldr	r3, [pc, #324]	; (402eec <SendDispData+0x5a0>)
  402da6:	4798      	blx	r3
  402da8:	4603      	mov	r3, r0
  402daa:	461a      	mov	r2, r3
  402dac:	4b4b      	ldr	r3, [pc, #300]	; (402edc <SendDispData+0x590>)
  402dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  402db2:	e003      	b.n	402dbc <SendDispData+0x470>
		else
			dispPkt[64] = 0;
  402db4:	4b49      	ldr	r3, [pc, #292]	; (402edc <SendDispData+0x590>)
  402db6:	2200      	movs	r2, #0
  402db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		/* Checksum */
		dispPkt[65] = CalcChkSum(&dispPkt[60],5);
  402dbc:	2105      	movs	r1, #5
  402dbe:	4851      	ldr	r0, [pc, #324]	; (402f04 <SendDispData+0x5b8>)
  402dc0:	4b48      	ldr	r3, [pc, #288]	; (402ee4 <SendDispData+0x598>)
  402dc2:	4798      	blx	r3
  402dc4:	4603      	mov	r3, r0
  402dc6:	461a      	mov	r2, r3
  402dc8:	4b44      	ldr	r3, [pc, #272]	; (402edc <SendDispData+0x590>)
  402dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		/* Frame 12 */
		dispPkt[66] = '$';
  402dce:	4b43      	ldr	r3, [pc, #268]	; (402edc <SendDispData+0x590>)
  402dd0:	2224      	movs	r2, #36	; 0x24
  402dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
		/* Cuff Pressure LSB */
		dispPkt[67] = '0';
  402dd6:	4b41      	ldr	r3, [pc, #260]	; (402edc <SendDispData+0x590>)
  402dd8:	2230      	movs	r2, #48	; 0x30
  402dda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		/* Sensor 1 Pleath Data */
		dispPkt[68] = CBuffReadByte(&sen1Data.pleathBuff);
  402dde:	4842      	ldr	r0, [pc, #264]	; (402ee8 <SendDispData+0x59c>)
  402de0:	4b42      	ldr	r3, [pc, #264]	; (402eec <SendDispData+0x5a0>)
  402de2:	4798      	blx	r3
  402de4:	4603      	mov	r3, r0
  402de6:	461a      	mov	r2, r3
  402de8:	4b3c      	ldr	r3, [pc, #240]	; (402edc <SendDispData+0x590>)
  402dea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		/* Trigger Data */
		dispPkt[69] = CBuffReadByte(&trigBuff);
  402dee:	4840      	ldr	r0, [pc, #256]	; (402ef0 <SendDispData+0x5a4>)
  402df0:	4b3e      	ldr	r3, [pc, #248]	; (402eec <SendDispData+0x5a0>)
  402df2:	4798      	blx	r3
  402df4:	4603      	mov	r3, r0
  402df6:	461a      	mov	r2, r3
  402df8:	4b38      	ldr	r3, [pc, #224]	; (402edc <SendDispData+0x590>)
  402dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		/* Sensor 2 Pleath Data */
		if(readS2)
  402dfe:	79fb      	ldrb	r3, [r7, #7]
  402e00:	2b00      	cmp	r3, #0
  402e02:	d008      	beq.n	402e16 <SendDispData+0x4ca>
			dispPkt[70] = CBuffReadByte(&sen2Data.pleathBuff);
  402e04:	483b      	ldr	r0, [pc, #236]	; (402ef4 <SendDispData+0x5a8>)
  402e06:	4b39      	ldr	r3, [pc, #228]	; (402eec <SendDispData+0x5a0>)
  402e08:	4798      	blx	r3
  402e0a:	4603      	mov	r3, r0
  402e0c:	461a      	mov	r2, r3
  402e0e:	4b33      	ldr	r3, [pc, #204]	; (402edc <SendDispData+0x590>)
  402e10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  402e14:	e003      	b.n	402e1e <SendDispData+0x4d2>
		else
			dispPkt[70] = 0;
  402e16:	4b31      	ldr	r3, [pc, #196]	; (402edc <SendDispData+0x590>)
  402e18:	2200      	movs	r2, #0
  402e1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		/* Checksum */
		dispPkt[71] = CalcChkSum(&dispPkt[66],5);
  402e1e:	2105      	movs	r1, #5
  402e20:	4839      	ldr	r0, [pc, #228]	; (402f08 <SendDispData+0x5bc>)
  402e22:	4b30      	ldr	r3, [pc, #192]	; (402ee4 <SendDispData+0x598>)
  402e24:	4798      	blx	r3
  402e26:	4603      	mov	r3, r0
  402e28:	461a      	mov	r2, r3
  402e2a:	4b2c      	ldr	r3, [pc, #176]	; (402edc <SendDispData+0x590>)
  402e2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

		/* Frame 13 */
		dispPkt[72] = '$';
  402e30:	4b2a      	ldr	r3, [pc, #168]	; (402edc <SendDispData+0x590>)
  402e32:	2224      	movs	r2, #36	; 0x24
  402e34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		/* Reservoir Pressure MSB */
		dispPkt[73] = '0';
  402e38:	4b28      	ldr	r3, [pc, #160]	; (402edc <SendDispData+0x590>)
  402e3a:	2230      	movs	r2, #48	; 0x30
  402e3c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		/* Sensor 1 Pleath Data */
		dispPkt[74] = CBuffReadByte(&sen1Data.pleathBuff);
  402e40:	4829      	ldr	r0, [pc, #164]	; (402ee8 <SendDispData+0x59c>)
  402e42:	4b2a      	ldr	r3, [pc, #168]	; (402eec <SendDispData+0x5a0>)
  402e44:	4798      	blx	r3
  402e46:	4603      	mov	r3, r0
  402e48:	461a      	mov	r2, r3
  402e4a:	4b24      	ldr	r3, [pc, #144]	; (402edc <SendDispData+0x590>)
  402e4c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
		/* Trigger Data */
		dispPkt[75] = CBuffReadByte(&trigBuff);
  402e50:	4827      	ldr	r0, [pc, #156]	; (402ef0 <SendDispData+0x5a4>)
  402e52:	4b26      	ldr	r3, [pc, #152]	; (402eec <SendDispData+0x5a0>)
  402e54:	4798      	blx	r3
  402e56:	4603      	mov	r3, r0
  402e58:	461a      	mov	r2, r3
  402e5a:	4b20      	ldr	r3, [pc, #128]	; (402edc <SendDispData+0x590>)
  402e5c:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		/* Sensor 2 Pleath Data */
		if(readS2)
  402e60:	79fb      	ldrb	r3, [r7, #7]
  402e62:	2b00      	cmp	r3, #0
  402e64:	d008      	beq.n	402e78 <SendDispData+0x52c>
			dispPkt[76] = CBuffReadByte(&sen2Data.pleathBuff);
  402e66:	4823      	ldr	r0, [pc, #140]	; (402ef4 <SendDispData+0x5a8>)
  402e68:	4b20      	ldr	r3, [pc, #128]	; (402eec <SendDispData+0x5a0>)
  402e6a:	4798      	blx	r3
  402e6c:	4603      	mov	r3, r0
  402e6e:	461a      	mov	r2, r3
  402e70:	4b1a      	ldr	r3, [pc, #104]	; (402edc <SendDispData+0x590>)
  402e72:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  402e76:	e003      	b.n	402e80 <SendDispData+0x534>
		else
			dispPkt[76] = 0;
  402e78:	4b18      	ldr	r3, [pc, #96]	; (402edc <SendDispData+0x590>)
  402e7a:	2200      	movs	r2, #0
  402e7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		/* Checksum */
		dispPkt[77] = CalcChkSum(&dispPkt[72],5);
  402e80:	2105      	movs	r1, #5
  402e82:	4822      	ldr	r0, [pc, #136]	; (402f0c <SendDispData+0x5c0>)
  402e84:	4b17      	ldr	r3, [pc, #92]	; (402ee4 <SendDispData+0x598>)
  402e86:	4798      	blx	r3
  402e88:	4603      	mov	r3, r0
  402e8a:	461a      	mov	r2, r3
  402e8c:	4b13      	ldr	r3, [pc, #76]	; (402edc <SendDispData+0x590>)
  402e8e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

		/* Frame 14 */
		dispPkt[78] = '$';
  402e92:	4b12      	ldr	r3, [pc, #72]	; (402edc <SendDispData+0x590>)
  402e94:	2224      	movs	r2, #36	; 0x24
  402e96:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		/* Reservoir Pressure LSB */
		dispPkt[79] = '0';
  402e9a:	4b10      	ldr	r3, [pc, #64]	; (402edc <SendDispData+0x590>)
  402e9c:	2230      	movs	r2, #48	; 0x30
  402e9e:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
		/* Sensor 1 Pleath Data */
		dispPkt[80] = CBuffReadByte(&sen1Data.pleathBuff);
  402ea2:	4811      	ldr	r0, [pc, #68]	; (402ee8 <SendDispData+0x59c>)
  402ea4:	4b11      	ldr	r3, [pc, #68]	; (402eec <SendDispData+0x5a0>)
  402ea6:	4798      	blx	r3
  402ea8:	4603      	mov	r3, r0
  402eaa:	461a      	mov	r2, r3
  402eac:	4b0b      	ldr	r3, [pc, #44]	; (402edc <SendDispData+0x590>)
  402eae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		/* Trigger Data */
		dispPkt[81] = CBuffReadByte(&trigBuff);
  402eb2:	480f      	ldr	r0, [pc, #60]	; (402ef0 <SendDispData+0x5a4>)
  402eb4:	4b0d      	ldr	r3, [pc, #52]	; (402eec <SendDispData+0x5a0>)
  402eb6:	4798      	blx	r3
  402eb8:	4603      	mov	r3, r0
  402eba:	461a      	mov	r2, r3
  402ebc:	4b07      	ldr	r3, [pc, #28]	; (402edc <SendDispData+0x590>)
  402ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		/* Sensor 2 Pleath Data */
		if(readS2)
  402ec2:	79fb      	ldrb	r3, [r7, #7]
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	d023      	beq.n	402f10 <SendDispData+0x5c4>
			dispPkt[82] = CBuffReadByte(&sen2Data.pleathBuff);
  402ec8:	480a      	ldr	r0, [pc, #40]	; (402ef4 <SendDispData+0x5a8>)
  402eca:	4b08      	ldr	r3, [pc, #32]	; (402eec <SendDispData+0x5a0>)
  402ecc:	4798      	blx	r3
  402ece:	4603      	mov	r3, r0
  402ed0:	461a      	mov	r2, r3
  402ed2:	4b02      	ldr	r3, [pc, #8]	; (402edc <SendDispData+0x590>)
  402ed4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
  402ed8:	e01e      	b.n	402f18 <SendDispData+0x5cc>
  402eda:	bf00      	nop
  402edc:	20000bb8 	.word	0x20000bb8
  402ee0:	20000bdc 	.word	0x20000bdc
  402ee4:	004033f5 	.word	0x004033f5
  402ee8:	20000b4f 	.word	0x20000b4f
  402eec:	0040018d 	.word	0x0040018d
  402ef0:	20000c50 	.word	0x20000c50
  402ef4:	20000ae3 	.word	0x20000ae3
  402ef8:	20000be2 	.word	0x20000be2
  402efc:	20000be8 	.word	0x20000be8
  402f00:	20000bee 	.word	0x20000bee
  402f04:	20000bf4 	.word	0x20000bf4
  402f08:	20000bfa 	.word	0x20000bfa
  402f0c:	20000c00 	.word	0x20000c00
		else
			dispPkt[82] = 0;
  402f10:	4bab      	ldr	r3, [pc, #684]	; (4031c0 <SendDispData+0x874>)
  402f12:	2200      	movs	r2, #0
  402f14:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		/* Checksum */
		dispPkt[83] = CalcChkSum(&dispPkt[78],5);
  402f18:	2105      	movs	r1, #5
  402f1a:	48aa      	ldr	r0, [pc, #680]	; (4031c4 <SendDispData+0x878>)
  402f1c:	4baa      	ldr	r3, [pc, #680]	; (4031c8 <SendDispData+0x87c>)
  402f1e:	4798      	blx	r3
  402f20:	4603      	mov	r3, r0
  402f22:	461a      	mov	r2, r3
  402f24:	4ba6      	ldr	r3, [pc, #664]	; (4031c0 <SendDispData+0x874>)
  402f26:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

		/* Frame 15 */
		dispPkt[84] = '$';
  402f2a:	4ba5      	ldr	r3, [pc, #660]	; (4031c0 <SendDispData+0x874>)
  402f2c:	2224      	movs	r2, #36	; 0x24
  402f2e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		/* Blank */
		dispPkt[85] = '0';
  402f32:	4ba3      	ldr	r3, [pc, #652]	; (4031c0 <SendDispData+0x874>)
  402f34:	2230      	movs	r2, #48	; 0x30
  402f36:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		/* Sensor 1 Pleath Data */
		dispPkt[86] = CBuffReadByte(&sen1Data.pleathBuff);
  402f3a:	48a4      	ldr	r0, [pc, #656]	; (4031cc <SendDispData+0x880>)
  402f3c:	4ba4      	ldr	r3, [pc, #656]	; (4031d0 <SendDispData+0x884>)
  402f3e:	4798      	blx	r3
  402f40:	4603      	mov	r3, r0
  402f42:	461a      	mov	r2, r3
  402f44:	4b9e      	ldr	r3, [pc, #632]	; (4031c0 <SendDispData+0x874>)
  402f46:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		/* Trigger Data */
		dispPkt[87] = CBuffReadByte(&trigBuff);
  402f4a:	48a2      	ldr	r0, [pc, #648]	; (4031d4 <SendDispData+0x888>)
  402f4c:	4ba0      	ldr	r3, [pc, #640]	; (4031d0 <SendDispData+0x884>)
  402f4e:	4798      	blx	r3
  402f50:	4603      	mov	r3, r0
  402f52:	461a      	mov	r2, r3
  402f54:	4b9a      	ldr	r3, [pc, #616]	; (4031c0 <SendDispData+0x874>)
  402f56:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
		/* Sensor 2 Pleath Data */
		if(readS2)
  402f5a:	79fb      	ldrb	r3, [r7, #7]
  402f5c:	2b00      	cmp	r3, #0
  402f5e:	d008      	beq.n	402f72 <SendDispData+0x626>
			dispPkt[88] = CBuffReadByte(&sen2Data.pleathBuff);
  402f60:	489d      	ldr	r0, [pc, #628]	; (4031d8 <SendDispData+0x88c>)
  402f62:	4b9b      	ldr	r3, [pc, #620]	; (4031d0 <SendDispData+0x884>)
  402f64:	4798      	blx	r3
  402f66:	4603      	mov	r3, r0
  402f68:	461a      	mov	r2, r3
  402f6a:	4b95      	ldr	r3, [pc, #596]	; (4031c0 <SendDispData+0x874>)
  402f6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  402f70:	e003      	b.n	402f7a <SendDispData+0x62e>
		else
			dispPkt[88] = 0;
  402f72:	4b93      	ldr	r3, [pc, #588]	; (4031c0 <SendDispData+0x874>)
  402f74:	2200      	movs	r2, #0
  402f76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		/* Checksum */
		dispPkt[89] = CalcChkSum(&dispPkt[84],5);
  402f7a:	2105      	movs	r1, #5
  402f7c:	4897      	ldr	r0, [pc, #604]	; (4031dc <SendDispData+0x890>)
  402f7e:	4b92      	ldr	r3, [pc, #584]	; (4031c8 <SendDispData+0x87c>)
  402f80:	4798      	blx	r3
  402f82:	4603      	mov	r3, r0
  402f84:	461a      	mov	r2, r3
  402f86:	4b8e      	ldr	r3, [pc, #568]	; (4031c0 <SendDispData+0x874>)
  402f88:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59

		/* Frame 16 */
		dispPkt[90] = '$';
  402f8c:	4b8c      	ldr	r3, [pc, #560]	; (4031c0 <SendDispData+0x874>)
  402f8e:	2224      	movs	r2, #36	; 0x24
  402f90:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
		/* Blank */
		dispPkt[91] = '0';
  402f94:	4b8a      	ldr	r3, [pc, #552]	; (4031c0 <SendDispData+0x874>)
  402f96:	2230      	movs	r2, #48	; 0x30
  402f98:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
		/* Sensor 1 Pleath Data */
		dispPkt[92] = CBuffReadByte(&sen1Data.pleathBuff);
  402f9c:	488b      	ldr	r0, [pc, #556]	; (4031cc <SendDispData+0x880>)
  402f9e:	4b8c      	ldr	r3, [pc, #560]	; (4031d0 <SendDispData+0x884>)
  402fa0:	4798      	blx	r3
  402fa2:	4603      	mov	r3, r0
  402fa4:	461a      	mov	r2, r3
  402fa6:	4b86      	ldr	r3, [pc, #536]	; (4031c0 <SendDispData+0x874>)
  402fa8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		/* Trigger Data */
		dispPkt[93] = CBuffReadByte(&trigBuff);
  402fac:	4889      	ldr	r0, [pc, #548]	; (4031d4 <SendDispData+0x888>)
  402fae:	4b88      	ldr	r3, [pc, #544]	; (4031d0 <SendDispData+0x884>)
  402fb0:	4798      	blx	r3
  402fb2:	4603      	mov	r3, r0
  402fb4:	461a      	mov	r2, r3
  402fb6:	4b82      	ldr	r3, [pc, #520]	; (4031c0 <SendDispData+0x874>)
  402fb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
		/* Sensor 2 Pleath Data */
		if(readS2)
  402fbc:	79fb      	ldrb	r3, [r7, #7]
  402fbe:	2b00      	cmp	r3, #0
  402fc0:	d008      	beq.n	402fd4 <SendDispData+0x688>
			dispPkt[94] = CBuffReadByte(&sen2Data.pleathBuff);
  402fc2:	4885      	ldr	r0, [pc, #532]	; (4031d8 <SendDispData+0x88c>)
  402fc4:	4b82      	ldr	r3, [pc, #520]	; (4031d0 <SendDispData+0x884>)
  402fc6:	4798      	blx	r3
  402fc8:	4603      	mov	r3, r0
  402fca:	461a      	mov	r2, r3
  402fcc:	4b7c      	ldr	r3, [pc, #496]	; (4031c0 <SendDispData+0x874>)
  402fce:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
  402fd2:	e003      	b.n	402fdc <SendDispData+0x690>
		else
			dispPkt[94] = 0;
  402fd4:	4b7a      	ldr	r3, [pc, #488]	; (4031c0 <SendDispData+0x874>)
  402fd6:	2200      	movs	r2, #0
  402fd8:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
		/* Checksum */
		dispPkt[95] = CalcChkSum(&dispPkt[90],5);
  402fdc:	2105      	movs	r1, #5
  402fde:	4880      	ldr	r0, [pc, #512]	; (4031e0 <SendDispData+0x894>)
  402fe0:	4b79      	ldr	r3, [pc, #484]	; (4031c8 <SendDispData+0x87c>)
  402fe2:	4798      	blx	r3
  402fe4:	4603      	mov	r3, r0
  402fe6:	461a      	mov	r2, r3
  402fe8:	4b75      	ldr	r3, [pc, #468]	; (4031c0 <SendDispData+0x874>)
  402fea:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f

		/* Frame 17 */
		dispPkt[96] = '$';
  402fee:	4b74      	ldr	r3, [pc, #464]	; (4031c0 <SendDispData+0x874>)
  402ff0:	2224      	movs	r2, #36	; 0x24
  402ff2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		/* Blank */
		dispPkt[97] = '0';
  402ff6:	4b72      	ldr	r3, [pc, #456]	; (4031c0 <SendDispData+0x874>)
  402ff8:	2230      	movs	r2, #48	; 0x30
  402ffa:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		/* Sensor 1 Pleath Data */
		dispPkt[98] = CBuffReadByte(&sen1Data.pleathBuff);
  402ffe:	4873      	ldr	r0, [pc, #460]	; (4031cc <SendDispData+0x880>)
  403000:	4b73      	ldr	r3, [pc, #460]	; (4031d0 <SendDispData+0x884>)
  403002:	4798      	blx	r3
  403004:	4603      	mov	r3, r0
  403006:	461a      	mov	r2, r3
  403008:	4b6d      	ldr	r3, [pc, #436]	; (4031c0 <SendDispData+0x874>)
  40300a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
		/* Trigger Data */
		dispPkt[99] = CBuffReadByte(&trigBuff);
  40300e:	4871      	ldr	r0, [pc, #452]	; (4031d4 <SendDispData+0x888>)
  403010:	4b6f      	ldr	r3, [pc, #444]	; (4031d0 <SendDispData+0x884>)
  403012:	4798      	blx	r3
  403014:	4603      	mov	r3, r0
  403016:	461a      	mov	r2, r3
  403018:	4b69      	ldr	r3, [pc, #420]	; (4031c0 <SendDispData+0x874>)
  40301a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
		/* Sensor 2 Pleath Data */
		if(readS2)
  40301e:	79fb      	ldrb	r3, [r7, #7]
  403020:	2b00      	cmp	r3, #0
  403022:	d008      	beq.n	403036 <SendDispData+0x6ea>
			dispPkt[100] = CBuffReadByte(&sen2Data.pleathBuff);
  403024:	486c      	ldr	r0, [pc, #432]	; (4031d8 <SendDispData+0x88c>)
  403026:	4b6a      	ldr	r3, [pc, #424]	; (4031d0 <SendDispData+0x884>)
  403028:	4798      	blx	r3
  40302a:	4603      	mov	r3, r0
  40302c:	461a      	mov	r2, r3
  40302e:	4b64      	ldr	r3, [pc, #400]	; (4031c0 <SendDispData+0x874>)
  403030:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
  403034:	e003      	b.n	40303e <SendDispData+0x6f2>
		else
			dispPkt[100] = 0;
  403036:	4b62      	ldr	r3, [pc, #392]	; (4031c0 <SendDispData+0x874>)
  403038:	2200      	movs	r2, #0
  40303a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		/* Checksum */
		dispPkt[101] = CalcChkSum(&dispPkt[96],5);
  40303e:	2105      	movs	r1, #5
  403040:	4868      	ldr	r0, [pc, #416]	; (4031e4 <SendDispData+0x898>)
  403042:	4b61      	ldr	r3, [pc, #388]	; (4031c8 <SendDispData+0x87c>)
  403044:	4798      	blx	r3
  403046:	4603      	mov	r3, r0
  403048:	461a      	mov	r2, r3
  40304a:	4b5d      	ldr	r3, [pc, #372]	; (4031c0 <SendDispData+0x874>)
  40304c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65

		/* Frame 18 */
		dispPkt[102] = '$';
  403050:	4b5b      	ldr	r3, [pc, #364]	; (4031c0 <SendDispData+0x874>)
  403052:	2224      	movs	r2, #36	; 0x24
  403054:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
		/* Blank */
		dispPkt[103] = '0';
  403058:	4b59      	ldr	r3, [pc, #356]	; (4031c0 <SendDispData+0x874>)
  40305a:	2230      	movs	r2, #48	; 0x30
  40305c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
		/* Sensor 1 Pleath Data */
		dispPkt[104] = CBuffReadByte(&sen1Data.pleathBuff);
  403060:	485a      	ldr	r0, [pc, #360]	; (4031cc <SendDispData+0x880>)
  403062:	4b5b      	ldr	r3, [pc, #364]	; (4031d0 <SendDispData+0x884>)
  403064:	4798      	blx	r3
  403066:	4603      	mov	r3, r0
  403068:	461a      	mov	r2, r3
  40306a:	4b55      	ldr	r3, [pc, #340]	; (4031c0 <SendDispData+0x874>)
  40306c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		/* Trigger Data */
		dispPkt[105] = CBuffReadByte(&trigBuff);
  403070:	4858      	ldr	r0, [pc, #352]	; (4031d4 <SendDispData+0x888>)
  403072:	4b57      	ldr	r3, [pc, #348]	; (4031d0 <SendDispData+0x884>)
  403074:	4798      	blx	r3
  403076:	4603      	mov	r3, r0
  403078:	461a      	mov	r2, r3
  40307a:	4b51      	ldr	r3, [pc, #324]	; (4031c0 <SendDispData+0x874>)
  40307c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
		/* Sensor 2 Pleath Data */
		if(readS2)
  403080:	79fb      	ldrb	r3, [r7, #7]
  403082:	2b00      	cmp	r3, #0
  403084:	d008      	beq.n	403098 <SendDispData+0x74c>
			dispPkt[106] = CBuffReadByte(&sen2Data.pleathBuff);
  403086:	4854      	ldr	r0, [pc, #336]	; (4031d8 <SendDispData+0x88c>)
  403088:	4b51      	ldr	r3, [pc, #324]	; (4031d0 <SendDispData+0x884>)
  40308a:	4798      	blx	r3
  40308c:	4603      	mov	r3, r0
  40308e:	461a      	mov	r2, r3
  403090:	4b4b      	ldr	r3, [pc, #300]	; (4031c0 <SendDispData+0x874>)
  403092:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  403096:	e003      	b.n	4030a0 <SendDispData+0x754>
		else
			dispPkt[106] = 0;
  403098:	4b49      	ldr	r3, [pc, #292]	; (4031c0 <SendDispData+0x874>)
  40309a:	2200      	movs	r2, #0
  40309c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		/* Checksum */
		dispPkt[107] = CalcChkSum(&dispPkt[102],5);
  4030a0:	2105      	movs	r1, #5
  4030a2:	4851      	ldr	r0, [pc, #324]	; (4031e8 <SendDispData+0x89c>)
  4030a4:	4b48      	ldr	r3, [pc, #288]	; (4031c8 <SendDispData+0x87c>)
  4030a6:	4798      	blx	r3
  4030a8:	4603      	mov	r3, r0
  4030aa:	461a      	mov	r2, r3
  4030ac:	4b44      	ldr	r3, [pc, #272]	; (4031c0 <SendDispData+0x874>)
  4030ae:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

		/* Frame 19 */
		dispPkt[108] = '$';
  4030b2:	4b43      	ldr	r3, [pc, #268]	; (4031c0 <SendDispData+0x874>)
  4030b4:	2224      	movs	r2, #36	; 0x24
  4030b6:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		/* Blank */
		dispPkt[109] = '0';
  4030ba:	4b41      	ldr	r3, [pc, #260]	; (4031c0 <SendDispData+0x874>)
  4030bc:	2230      	movs	r2, #48	; 0x30
  4030be:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		/* Sensor 1 Pleath Data */
		dispPkt[110] = CBuffReadByte(&sen1Data.pleathBuff);
  4030c2:	4842      	ldr	r0, [pc, #264]	; (4031cc <SendDispData+0x880>)
  4030c4:	4b42      	ldr	r3, [pc, #264]	; (4031d0 <SendDispData+0x884>)
  4030c6:	4798      	blx	r3
  4030c8:	4603      	mov	r3, r0
  4030ca:	461a      	mov	r2, r3
  4030cc:	4b3c      	ldr	r3, [pc, #240]	; (4031c0 <SendDispData+0x874>)
  4030ce:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
		/* Trigger Data */
		dispPkt[111] = CBuffReadByte(&trigBuff);
  4030d2:	4840      	ldr	r0, [pc, #256]	; (4031d4 <SendDispData+0x888>)
  4030d4:	4b3e      	ldr	r3, [pc, #248]	; (4031d0 <SendDispData+0x884>)
  4030d6:	4798      	blx	r3
  4030d8:	4603      	mov	r3, r0
  4030da:	461a      	mov	r2, r3
  4030dc:	4b38      	ldr	r3, [pc, #224]	; (4031c0 <SendDispData+0x874>)
  4030de:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
		/* Sensor 2 Pleath Data */
		if(readS2)
  4030e2:	79fb      	ldrb	r3, [r7, #7]
  4030e4:	2b00      	cmp	r3, #0
  4030e6:	d008      	beq.n	4030fa <SendDispData+0x7ae>
			dispPkt[112] = CBuffReadByte(&sen2Data.pleathBuff);
  4030e8:	483b      	ldr	r0, [pc, #236]	; (4031d8 <SendDispData+0x88c>)
  4030ea:	4b39      	ldr	r3, [pc, #228]	; (4031d0 <SendDispData+0x884>)
  4030ec:	4798      	blx	r3
  4030ee:	4603      	mov	r3, r0
  4030f0:	461a      	mov	r2, r3
  4030f2:	4b33      	ldr	r3, [pc, #204]	; (4031c0 <SendDispData+0x874>)
  4030f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  4030f8:	e003      	b.n	403102 <SendDispData+0x7b6>
		else
			dispPkt[112] = 0;
  4030fa:	4b31      	ldr	r3, [pc, #196]	; (4031c0 <SendDispData+0x874>)
  4030fc:	2200      	movs	r2, #0
  4030fe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
		/* Checksum */
		dispPkt[113] = CalcChkSum(&dispPkt[108],5);
  403102:	2105      	movs	r1, #5
  403104:	4839      	ldr	r0, [pc, #228]	; (4031ec <SendDispData+0x8a0>)
  403106:	4b30      	ldr	r3, [pc, #192]	; (4031c8 <SendDispData+0x87c>)
  403108:	4798      	blx	r3
  40310a:	4603      	mov	r3, r0
  40310c:	461a      	mov	r2, r3
  40310e:	4b2c      	ldr	r3, [pc, #176]	; (4031c0 <SendDispData+0x874>)
  403110:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

		/* Frame 20 */
		dispPkt[114] = '$';
  403114:	4b2a      	ldr	r3, [pc, #168]	; (4031c0 <SendDispData+0x874>)
  403116:	2224      	movs	r2, #36	; 0x24
  403118:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
		/* Blank */
		dispPkt[115] = '0';
  40311c:	4b28      	ldr	r3, [pc, #160]	; (4031c0 <SendDispData+0x874>)
  40311e:	2230      	movs	r2, #48	; 0x30
  403120:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
		/* Sensor 1 Pleath Data */
		dispPkt[116] = CBuffReadByte(&sen1Data.pleathBuff);
  403124:	4829      	ldr	r0, [pc, #164]	; (4031cc <SendDispData+0x880>)
  403126:	4b2a      	ldr	r3, [pc, #168]	; (4031d0 <SendDispData+0x884>)
  403128:	4798      	blx	r3
  40312a:	4603      	mov	r3, r0
  40312c:	461a      	mov	r2, r3
  40312e:	4b24      	ldr	r3, [pc, #144]	; (4031c0 <SendDispData+0x874>)
  403130:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
		/* Trigger Data */
		dispPkt[117] = CBuffReadByte(&trigBuff);
  403134:	4827      	ldr	r0, [pc, #156]	; (4031d4 <SendDispData+0x888>)
  403136:	4b26      	ldr	r3, [pc, #152]	; (4031d0 <SendDispData+0x884>)
  403138:	4798      	blx	r3
  40313a:	4603      	mov	r3, r0
  40313c:	461a      	mov	r2, r3
  40313e:	4b20      	ldr	r3, [pc, #128]	; (4031c0 <SendDispData+0x874>)
  403140:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
		/* Sensor 2 Pleath Data */
		if(readS2)
  403144:	79fb      	ldrb	r3, [r7, #7]
  403146:	2b00      	cmp	r3, #0
  403148:	d008      	beq.n	40315c <SendDispData+0x810>
			dispPkt[118] = CBuffReadByte(&sen2Data.pleathBuff);
  40314a:	4823      	ldr	r0, [pc, #140]	; (4031d8 <SendDispData+0x88c>)
  40314c:	4b20      	ldr	r3, [pc, #128]	; (4031d0 <SendDispData+0x884>)
  40314e:	4798      	blx	r3
  403150:	4603      	mov	r3, r0
  403152:	461a      	mov	r2, r3
  403154:	4b1a      	ldr	r3, [pc, #104]	; (4031c0 <SendDispData+0x874>)
  403156:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
  40315a:	e003      	b.n	403164 <SendDispData+0x818>
		else
			dispPkt[118] = 0;
  40315c:	4b18      	ldr	r3, [pc, #96]	; (4031c0 <SendDispData+0x874>)
  40315e:	2200      	movs	r2, #0
  403160:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
		/* Checksum */
		dispPkt[119] = CalcChkSum(&dispPkt[114],5);
  403164:	2105      	movs	r1, #5
  403166:	4822      	ldr	r0, [pc, #136]	; (4031f0 <SendDispData+0x8a4>)
  403168:	4b17      	ldr	r3, [pc, #92]	; (4031c8 <SendDispData+0x87c>)
  40316a:	4798      	blx	r3
  40316c:	4603      	mov	r3, r0
  40316e:	461a      	mov	r2, r3
  403170:	4b13      	ldr	r3, [pc, #76]	; (4031c0 <SendDispData+0x874>)
  403172:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77

		/* Frame 21 */
		dispPkt[120] = '$';
  403176:	4b12      	ldr	r3, [pc, #72]	; (4031c0 <SendDispData+0x874>)
  403178:	2224      	movs	r2, #36	; 0x24
  40317a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
		/* Blank */
		dispPkt[121] = '0';
  40317e:	4b10      	ldr	r3, [pc, #64]	; (4031c0 <SendDispData+0x874>)
  403180:	2230      	movs	r2, #48	; 0x30
  403182:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
		/* Sensor 1 Pleath Data */
		dispPkt[122] = CBuffReadByte(&sen1Data.pleathBuff);
  403186:	4811      	ldr	r0, [pc, #68]	; (4031cc <SendDispData+0x880>)
  403188:	4b11      	ldr	r3, [pc, #68]	; (4031d0 <SendDispData+0x884>)
  40318a:	4798      	blx	r3
  40318c:	4603      	mov	r3, r0
  40318e:	461a      	mov	r2, r3
  403190:	4b0b      	ldr	r3, [pc, #44]	; (4031c0 <SendDispData+0x874>)
  403192:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
		/* Trigger Data */
		dispPkt[123] = CBuffReadByte(&trigBuff);
  403196:	480f      	ldr	r0, [pc, #60]	; (4031d4 <SendDispData+0x888>)
  403198:	4b0d      	ldr	r3, [pc, #52]	; (4031d0 <SendDispData+0x884>)
  40319a:	4798      	blx	r3
  40319c:	4603      	mov	r3, r0
  40319e:	461a      	mov	r2, r3
  4031a0:	4b07      	ldr	r3, [pc, #28]	; (4031c0 <SendDispData+0x874>)
  4031a2:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
		/* Sensor 2 Pleath Data */
		if(readS2)
  4031a6:	79fb      	ldrb	r3, [r7, #7]
  4031a8:	2b00      	cmp	r3, #0
  4031aa:	d023      	beq.n	4031f4 <SendDispData+0x8a8>
			dispPkt[124] = CBuffReadByte(&sen2Data.pleathBuff);
  4031ac:	480a      	ldr	r0, [pc, #40]	; (4031d8 <SendDispData+0x88c>)
  4031ae:	4b08      	ldr	r3, [pc, #32]	; (4031d0 <SendDispData+0x884>)
  4031b0:	4798      	blx	r3
  4031b2:	4603      	mov	r3, r0
  4031b4:	461a      	mov	r2, r3
  4031b6:	4b02      	ldr	r3, [pc, #8]	; (4031c0 <SendDispData+0x874>)
  4031b8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  4031bc:	e01e      	b.n	4031fc <SendDispData+0x8b0>
  4031be:	bf00      	nop
  4031c0:	20000bb8 	.word	0x20000bb8
  4031c4:	20000c06 	.word	0x20000c06
  4031c8:	004033f5 	.word	0x004033f5
  4031cc:	20000b4f 	.word	0x20000b4f
  4031d0:	0040018d 	.word	0x0040018d
  4031d4:	20000c50 	.word	0x20000c50
  4031d8:	20000ae3 	.word	0x20000ae3
  4031dc:	20000c0c 	.word	0x20000c0c
  4031e0:	20000c12 	.word	0x20000c12
  4031e4:	20000c18 	.word	0x20000c18
  4031e8:	20000c1e 	.word	0x20000c1e
  4031ec:	20000c24 	.word	0x20000c24
  4031f0:	20000c2a 	.word	0x20000c2a
		else
			dispPkt[124] = 0;
  4031f4:	4b71      	ldr	r3, [pc, #452]	; (4033bc <SendDispData+0xa70>)
  4031f6:	2200      	movs	r2, #0
  4031f8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
		/* Checksum */
		dispPkt[125] = CalcChkSum(&dispPkt[120],5);
  4031fc:	2105      	movs	r1, #5
  4031fe:	4870      	ldr	r0, [pc, #448]	; (4033c0 <SendDispData+0xa74>)
  403200:	4b70      	ldr	r3, [pc, #448]	; (4033c4 <SendDispData+0xa78>)
  403202:	4798      	blx	r3
  403204:	4603      	mov	r3, r0
  403206:	461a      	mov	r2, r3
  403208:	4b6c      	ldr	r3, [pc, #432]	; (4033bc <SendDispData+0xa70>)
  40320a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

		/* Frame 22 */
		dispPkt[126] = '$';
  40320e:	4b6b      	ldr	r3, [pc, #428]	; (4033bc <SendDispData+0xa70>)
  403210:	2224      	movs	r2, #36	; 0x24
  403212:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
		/* Blank */
		dispPkt[127] = '0';
  403216:	4b69      	ldr	r3, [pc, #420]	; (4033bc <SendDispData+0xa70>)
  403218:	2230      	movs	r2, #48	; 0x30
  40321a:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
		/* Sensor 1 Pleath Data */
		dispPkt[128] = CBuffReadByte(&sen1Data.pleathBuff);
  40321e:	486a      	ldr	r0, [pc, #424]	; (4033c8 <SendDispData+0xa7c>)
  403220:	4b6a      	ldr	r3, [pc, #424]	; (4033cc <SendDispData+0xa80>)
  403222:	4798      	blx	r3
  403224:	4603      	mov	r3, r0
  403226:	461a      	mov	r2, r3
  403228:	4b64      	ldr	r3, [pc, #400]	; (4033bc <SendDispData+0xa70>)
  40322a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		/* Trigger Data */
		dispPkt[129] = CBuffReadByte(&trigBuff);
  40322e:	4868      	ldr	r0, [pc, #416]	; (4033d0 <SendDispData+0xa84>)
  403230:	4b66      	ldr	r3, [pc, #408]	; (4033cc <SendDispData+0xa80>)
  403232:	4798      	blx	r3
  403234:	4603      	mov	r3, r0
  403236:	461a      	mov	r2, r3
  403238:	4b60      	ldr	r3, [pc, #384]	; (4033bc <SendDispData+0xa70>)
  40323a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
		/* Sensor 2 Pleath Data */
		if(readS2)
  40323e:	79fb      	ldrb	r3, [r7, #7]
  403240:	2b00      	cmp	r3, #0
  403242:	d008      	beq.n	403256 <SendDispData+0x90a>
			dispPkt[130] = CBuffReadByte(&sen2Data.pleathBuff);
  403244:	4863      	ldr	r0, [pc, #396]	; (4033d4 <SendDispData+0xa88>)
  403246:	4b61      	ldr	r3, [pc, #388]	; (4033cc <SendDispData+0xa80>)
  403248:	4798      	blx	r3
  40324a:	4603      	mov	r3, r0
  40324c:	461a      	mov	r2, r3
  40324e:	4b5b      	ldr	r3, [pc, #364]	; (4033bc <SendDispData+0xa70>)
  403250:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  403254:	e003      	b.n	40325e <SendDispData+0x912>
		else
			dispPkt[130] = 0;
  403256:	4b59      	ldr	r3, [pc, #356]	; (4033bc <SendDispData+0xa70>)
  403258:	2200      	movs	r2, #0
  40325a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
		/* Checksum */
		dispPkt[131] = CalcChkSum(&dispPkt[126],5);
  40325e:	2105      	movs	r1, #5
  403260:	485d      	ldr	r0, [pc, #372]	; (4033d8 <SendDispData+0xa8c>)
  403262:	4b58      	ldr	r3, [pc, #352]	; (4033c4 <SendDispData+0xa78>)
  403264:	4798      	blx	r3
  403266:	4603      	mov	r3, r0
  403268:	461a      	mov	r2, r3
  40326a:	4b54      	ldr	r3, [pc, #336]	; (4033bc <SendDispData+0xa70>)
  40326c:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83

		/* Frame 23 */
		dispPkt[132] = '$';
  403270:	4b52      	ldr	r3, [pc, #328]	; (4033bc <SendDispData+0xa70>)
  403272:	2224      	movs	r2, #36	; 0x24
  403274:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
		/* Blank */
		dispPkt[133] = '0';
  403278:	4b50      	ldr	r3, [pc, #320]	; (4033bc <SendDispData+0xa70>)
  40327a:	2230      	movs	r2, #48	; 0x30
  40327c:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
		/* Sensor 1 Pleath Data */
		dispPkt[134] = CBuffReadByte(&sen1Data.pleathBuff);
  403280:	4851      	ldr	r0, [pc, #324]	; (4033c8 <SendDispData+0xa7c>)
  403282:	4b52      	ldr	r3, [pc, #328]	; (4033cc <SendDispData+0xa80>)
  403284:	4798      	blx	r3
  403286:	4603      	mov	r3, r0
  403288:	461a      	mov	r2, r3
  40328a:	4b4c      	ldr	r3, [pc, #304]	; (4033bc <SendDispData+0xa70>)
  40328c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
		/* Trigger Data */
		dispPkt[135] = CBuffReadByte(&trigBuff);
  403290:	484f      	ldr	r0, [pc, #316]	; (4033d0 <SendDispData+0xa84>)
  403292:	4b4e      	ldr	r3, [pc, #312]	; (4033cc <SendDispData+0xa80>)
  403294:	4798      	blx	r3
  403296:	4603      	mov	r3, r0
  403298:	461a      	mov	r2, r3
  40329a:	4b48      	ldr	r3, [pc, #288]	; (4033bc <SendDispData+0xa70>)
  40329c:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
		/* Sensor 2 Pleath Data */
		if(readS2)
  4032a0:	79fb      	ldrb	r3, [r7, #7]
  4032a2:	2b00      	cmp	r3, #0
  4032a4:	d008      	beq.n	4032b8 <SendDispData+0x96c>
			dispPkt[136] = CBuffReadByte(&sen2Data.pleathBuff);
  4032a6:	484b      	ldr	r0, [pc, #300]	; (4033d4 <SendDispData+0xa88>)
  4032a8:	4b48      	ldr	r3, [pc, #288]	; (4033cc <SendDispData+0xa80>)
  4032aa:	4798      	blx	r3
  4032ac:	4603      	mov	r3, r0
  4032ae:	461a      	mov	r2, r3
  4032b0:	4b42      	ldr	r3, [pc, #264]	; (4033bc <SendDispData+0xa70>)
  4032b2:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
  4032b6:	e003      	b.n	4032c0 <SendDispData+0x974>
		else
			dispPkt[136] = 0;
  4032b8:	4b40      	ldr	r3, [pc, #256]	; (4033bc <SendDispData+0xa70>)
  4032ba:	2200      	movs	r2, #0
  4032bc:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
		/* Checksum */
		dispPkt[137] = CalcChkSum(&dispPkt[132],5);
  4032c0:	2105      	movs	r1, #5
  4032c2:	4846      	ldr	r0, [pc, #280]	; (4033dc <SendDispData+0xa90>)
  4032c4:	4b3f      	ldr	r3, [pc, #252]	; (4033c4 <SendDispData+0xa78>)
  4032c6:	4798      	blx	r3
  4032c8:	4603      	mov	r3, r0
  4032ca:	461a      	mov	r2, r3
  4032cc:	4b3b      	ldr	r3, [pc, #236]	; (4033bc <SendDispData+0xa70>)
  4032ce:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
		
		/* Frame 24 */
		dispPkt[138] = '$';
  4032d2:	4b3a      	ldr	r3, [pc, #232]	; (4033bc <SendDispData+0xa70>)
  4032d4:	2224      	movs	r2, #36	; 0x24
  4032d6:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
		/* Blank */
		dispPkt[139] = '0';
  4032da:	4b38      	ldr	r3, [pc, #224]	; (4033bc <SendDispData+0xa70>)
  4032dc:	2230      	movs	r2, #48	; 0x30
  4032de:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
		/* Sensor 1 Pleath Data */
		dispPkt[140] = CBuffReadByte(&sen1Data.pleathBuff);
  4032e2:	4839      	ldr	r0, [pc, #228]	; (4033c8 <SendDispData+0xa7c>)
  4032e4:	4b39      	ldr	r3, [pc, #228]	; (4033cc <SendDispData+0xa80>)
  4032e6:	4798      	blx	r3
  4032e8:	4603      	mov	r3, r0
  4032ea:	461a      	mov	r2, r3
  4032ec:	4b33      	ldr	r3, [pc, #204]	; (4033bc <SendDispData+0xa70>)
  4032ee:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
		/* Trigger Data */
		dispPkt[141] = CBuffReadByte(&trigBuff);
  4032f2:	4837      	ldr	r0, [pc, #220]	; (4033d0 <SendDispData+0xa84>)
  4032f4:	4b35      	ldr	r3, [pc, #212]	; (4033cc <SendDispData+0xa80>)
  4032f6:	4798      	blx	r3
  4032f8:	4603      	mov	r3, r0
  4032fa:	461a      	mov	r2, r3
  4032fc:	4b2f      	ldr	r3, [pc, #188]	; (4033bc <SendDispData+0xa70>)
  4032fe:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
		/* Sensor 2 Pleath Data */
		if(readS2)
  403302:	79fb      	ldrb	r3, [r7, #7]
  403304:	2b00      	cmp	r3, #0
  403306:	d008      	beq.n	40331a <SendDispData+0x9ce>
			dispPkt[142] = CBuffReadByte(&sen2Data.pleathBuff);
  403308:	4832      	ldr	r0, [pc, #200]	; (4033d4 <SendDispData+0xa88>)
  40330a:	4b30      	ldr	r3, [pc, #192]	; (4033cc <SendDispData+0xa80>)
  40330c:	4798      	blx	r3
  40330e:	4603      	mov	r3, r0
  403310:	461a      	mov	r2, r3
  403312:	4b2a      	ldr	r3, [pc, #168]	; (4033bc <SendDispData+0xa70>)
  403314:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  403318:	e003      	b.n	403322 <SendDispData+0x9d6>
		else
			dispPkt[142] = 0;
  40331a:	4b28      	ldr	r3, [pc, #160]	; (4033bc <SendDispData+0xa70>)
  40331c:	2200      	movs	r2, #0
  40331e:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
		/* Checksum */
		dispPkt[143] = CalcChkSum(&dispPkt[138],5);
  403322:	2105      	movs	r1, #5
  403324:	482e      	ldr	r0, [pc, #184]	; (4033e0 <SendDispData+0xa94>)
  403326:	4b27      	ldr	r3, [pc, #156]	; (4033c4 <SendDispData+0xa78>)
  403328:	4798      	blx	r3
  40332a:	4603      	mov	r3, r0
  40332c:	461a      	mov	r2, r3
  40332e:	4b23      	ldr	r3, [pc, #140]	; (4033bc <SendDispData+0xa70>)
  403330:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f

		/* Frame 25 */
		dispPkt[144] = '$';
  403334:	4b21      	ldr	r3, [pc, #132]	; (4033bc <SendDispData+0xa70>)
  403336:	2224      	movs	r2, #36	; 0x24
  403338:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
		/* Blank */
		dispPkt[145] = '0';
  40333c:	4b1f      	ldr	r3, [pc, #124]	; (4033bc <SendDispData+0xa70>)
  40333e:	2230      	movs	r2, #48	; 0x30
  403340:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
		/* Sensor 1 Pleath Data */
		dispPkt[146] = CBuffReadByte(&sen1Data.pleathBuff);
  403344:	4820      	ldr	r0, [pc, #128]	; (4033c8 <SendDispData+0xa7c>)
  403346:	4b21      	ldr	r3, [pc, #132]	; (4033cc <SendDispData+0xa80>)
  403348:	4798      	blx	r3
  40334a:	4603      	mov	r3, r0
  40334c:	461a      	mov	r2, r3
  40334e:	4b1b      	ldr	r3, [pc, #108]	; (4033bc <SendDispData+0xa70>)
  403350:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
		/* Trigger Data */
		dispPkt[147] = CBuffReadByte(&trigBuff);
  403354:	481e      	ldr	r0, [pc, #120]	; (4033d0 <SendDispData+0xa84>)
  403356:	4b1d      	ldr	r3, [pc, #116]	; (4033cc <SendDispData+0xa80>)
  403358:	4798      	blx	r3
  40335a:	4603      	mov	r3, r0
  40335c:	461a      	mov	r2, r3
  40335e:	4b17      	ldr	r3, [pc, #92]	; (4033bc <SendDispData+0xa70>)
  403360:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
		/* Sensor 2 Pleath Data */
		if(readS2)
  403364:	79fb      	ldrb	r3, [r7, #7]
  403366:	2b00      	cmp	r3, #0
  403368:	d008      	beq.n	40337c <SendDispData+0xa30>
			dispPkt[148] = CBuffReadByte(&sen2Data.pleathBuff);
  40336a:	481a      	ldr	r0, [pc, #104]	; (4033d4 <SendDispData+0xa88>)
  40336c:	4b17      	ldr	r3, [pc, #92]	; (4033cc <SendDispData+0xa80>)
  40336e:	4798      	blx	r3
  403370:	4603      	mov	r3, r0
  403372:	461a      	mov	r2, r3
  403374:	4b11      	ldr	r3, [pc, #68]	; (4033bc <SendDispData+0xa70>)
  403376:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
  40337a:	e003      	b.n	403384 <SendDispData+0xa38>
		else
			dispPkt[148] = 0;
  40337c:	4b0f      	ldr	r3, [pc, #60]	; (4033bc <SendDispData+0xa70>)
  40337e:	2200      	movs	r2, #0
  403380:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
		/* Checksum */
		dispPkt[149] = CalcChkSum(&dispPkt[144],5);
  403384:	2105      	movs	r1, #5
  403386:	4817      	ldr	r0, [pc, #92]	; (4033e4 <SendDispData+0xa98>)
  403388:	4b0e      	ldr	r3, [pc, #56]	; (4033c4 <SendDispData+0xa78>)
  40338a:	4798      	blx	r3
  40338c:	4603      	mov	r3, r0
  40338e:	461a      	mov	r2, r3
  403390:	4b0a      	ldr	r3, [pc, #40]	; (4033bc <SendDispData+0xa70>)
  403392:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
		
		/* Initiate PDC Transfer for 150 bytes */
		dispPdcPkt.ul_addr = (uint32_t) dispPkt;
  403396:	4a09      	ldr	r2, [pc, #36]	; (4033bc <SendDispData+0xa70>)
  403398:	4b13      	ldr	r3, [pc, #76]	; (4033e8 <SendDispData+0xa9c>)
  40339a:	601a      	str	r2, [r3, #0]
		dispPdcPkt.ul_size = 150;
  40339c:	4b12      	ldr	r3, [pc, #72]	; (4033e8 <SendDispData+0xa9c>)
  40339e:	2296      	movs	r2, #150	; 0x96
  4033a0:	605a      	str	r2, [r3, #4]
		pdc_tx_init(dispUartPdcBase, &dispPdcPkt, NULL);
  4033a2:	4b12      	ldr	r3, [pc, #72]	; (4033ec <SendDispData+0xaa0>)
  4033a4:	681b      	ldr	r3, [r3, #0]
  4033a6:	2200      	movs	r2, #0
  4033a8:	490f      	ldr	r1, [pc, #60]	; (4033e8 <SendDispData+0xa9c>)
  4033aa:	4618      	mov	r0, r3
  4033ac:	4b10      	ldr	r3, [pc, #64]	; (4033f0 <SendDispData+0xaa4>)
  4033ae:	4798      	blx	r3
  4033b0:	e000      	b.n	4033b4 <SendDispData+0xa68>
		if (!(uart_get_status(DISP_UART) & UART_SR_ENDTX)) 
	#elif defined(BOARD_NIRA91)
		if (!(usart_get_status(DISP_USART) & US_CSR_ENDTX)) 
	#endif
	{
		return;
  4033b2:	bf00      	nop
		/* Initiate PDC Transfer for 150 bytes */
		dispPdcPkt.ul_addr = (uint32_t) dispPkt;
		dispPdcPkt.ul_size = 150;
		pdc_tx_init(dispUartPdcBase, &dispPdcPkt, NULL);
	}
}
  4033b4:	3708      	adds	r7, #8
  4033b6:	46bd      	mov	sp, r7
  4033b8:	bd80      	pop	{r7, pc}
  4033ba:	bf00      	nop
  4033bc:	20000bb8 	.word	0x20000bb8
  4033c0:	20000c30 	.word	0x20000c30
  4033c4:	004033f5 	.word	0x004033f5
  4033c8:	20000b4f 	.word	0x20000b4f
  4033cc:	0040018d 	.word	0x0040018d
  4033d0:	20000c50 	.word	0x20000c50
  4033d4:	20000ae3 	.word	0x20000ae3
  4033d8:	20000c36 	.word	0x20000c36
  4033dc:	20000c3c 	.word	0x20000c3c
  4033e0:	20000c42 	.word	0x20000c42
  4033e4:	20000c48 	.word	0x20000c48
  4033e8:	20000cb8 	.word	0x20000cb8
  4033ec:	20000cc8 	.word	0x20000cc8
  4033f0:	00401395 	.word	0x00401395

004033f4 <CalcChkSum>:

uint8_t CalcChkSum (uint8_t * buff, uint8_t len)
{
  4033f4:	b480      	push	{r7}
  4033f6:	b085      	sub	sp, #20
  4033f8:	af00      	add	r7, sp, #0
  4033fa:	6078      	str	r0, [r7, #4]
  4033fc:	460b      	mov	r3, r1
  4033fe:	70fb      	strb	r3, [r7, #3]
	uint8_t sum = buff[0], i;
  403400:	687b      	ldr	r3, [r7, #4]
  403402:	781b      	ldrb	r3, [r3, #0]
  403404:	73fb      	strb	r3, [r7, #15]
	for (i = 1; i < len; i++)
  403406:	2301      	movs	r3, #1
  403408:	73bb      	strb	r3, [r7, #14]
  40340a:	e009      	b.n	403420 <CalcChkSum+0x2c>
	{
		sum += buff[i];
  40340c:	7bbb      	ldrb	r3, [r7, #14]
  40340e:	687a      	ldr	r2, [r7, #4]
  403410:	4413      	add	r3, r2
  403412:	781a      	ldrb	r2, [r3, #0]
  403414:	7bfb      	ldrb	r3, [r7, #15]
  403416:	4413      	add	r3, r2
  403418:	73fb      	strb	r3, [r7, #15]
}

uint8_t CalcChkSum (uint8_t * buff, uint8_t len)
{
	uint8_t sum = buff[0], i;
	for (i = 1; i < len; i++)
  40341a:	7bbb      	ldrb	r3, [r7, #14]
  40341c:	3301      	adds	r3, #1
  40341e:	73bb      	strb	r3, [r7, #14]
  403420:	7bba      	ldrb	r2, [r7, #14]
  403422:	78fb      	ldrb	r3, [r7, #3]
  403424:	429a      	cmp	r2, r3
  403426:	d3f1      	bcc.n	40340c <CalcChkSum+0x18>
	{
		sum += buff[i];
	}
	return sum;	
  403428:	7bfb      	ldrb	r3, [r7, #15]
}
  40342a:	4618      	mov	r0, r3
  40342c:	3714      	adds	r7, #20
  40342e:	46bd      	mov	sp, r7
  403430:	bc80      	pop	{r7}
  403432:	4770      	bx	lr

00403434 <__libc_init_array>:
  403434:	b570      	push	{r4, r5, r6, lr}
  403436:	4e0f      	ldr	r6, [pc, #60]	; (403474 <__libc_init_array+0x40>)
  403438:	4d0f      	ldr	r5, [pc, #60]	; (403478 <__libc_init_array+0x44>)
  40343a:	1b76      	subs	r6, r6, r5
  40343c:	10b6      	asrs	r6, r6, #2
  40343e:	bf18      	it	ne
  403440:	2400      	movne	r4, #0
  403442:	d005      	beq.n	403450 <__libc_init_array+0x1c>
  403444:	3401      	adds	r4, #1
  403446:	f855 3b04 	ldr.w	r3, [r5], #4
  40344a:	4798      	blx	r3
  40344c:	42a6      	cmp	r6, r4
  40344e:	d1f9      	bne.n	403444 <__libc_init_array+0x10>
  403450:	4e0a      	ldr	r6, [pc, #40]	; (40347c <__libc_init_array+0x48>)
  403452:	4d0b      	ldr	r5, [pc, #44]	; (403480 <__libc_init_array+0x4c>)
  403454:	1b76      	subs	r6, r6, r5
  403456:	f001 f83b 	bl	4044d0 <_init>
  40345a:	10b6      	asrs	r6, r6, #2
  40345c:	bf18      	it	ne
  40345e:	2400      	movne	r4, #0
  403460:	d006      	beq.n	403470 <__libc_init_array+0x3c>
  403462:	3401      	adds	r4, #1
  403464:	f855 3b04 	ldr.w	r3, [r5], #4
  403468:	4798      	blx	r3
  40346a:	42a6      	cmp	r6, r4
  40346c:	d1f9      	bne.n	403462 <__libc_init_array+0x2e>
  40346e:	bd70      	pop	{r4, r5, r6, pc}
  403470:	bd70      	pop	{r4, r5, r6, pc}
  403472:	bf00      	nop
  403474:	004044dc 	.word	0x004044dc
  403478:	004044dc 	.word	0x004044dc
  40347c:	004044e4 	.word	0x004044e4
  403480:	004044dc 	.word	0x004044dc

00403484 <memset>:
  403484:	b470      	push	{r4, r5, r6}
  403486:	0784      	lsls	r4, r0, #30
  403488:	d046      	beq.n	403518 <memset+0x94>
  40348a:	1e54      	subs	r4, r2, #1
  40348c:	2a00      	cmp	r2, #0
  40348e:	d041      	beq.n	403514 <memset+0x90>
  403490:	b2cd      	uxtb	r5, r1
  403492:	4603      	mov	r3, r0
  403494:	e002      	b.n	40349c <memset+0x18>
  403496:	1e62      	subs	r2, r4, #1
  403498:	b3e4      	cbz	r4, 403514 <memset+0x90>
  40349a:	4614      	mov	r4, r2
  40349c:	f803 5b01 	strb.w	r5, [r3], #1
  4034a0:	079a      	lsls	r2, r3, #30
  4034a2:	d1f8      	bne.n	403496 <memset+0x12>
  4034a4:	2c03      	cmp	r4, #3
  4034a6:	d92e      	bls.n	403506 <memset+0x82>
  4034a8:	b2cd      	uxtb	r5, r1
  4034aa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4034ae:	2c0f      	cmp	r4, #15
  4034b0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4034b4:	d919      	bls.n	4034ea <memset+0x66>
  4034b6:	f103 0210 	add.w	r2, r3, #16
  4034ba:	4626      	mov	r6, r4
  4034bc:	3e10      	subs	r6, #16
  4034be:	2e0f      	cmp	r6, #15
  4034c0:	f842 5c10 	str.w	r5, [r2, #-16]
  4034c4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4034c8:	f842 5c08 	str.w	r5, [r2, #-8]
  4034cc:	f842 5c04 	str.w	r5, [r2, #-4]
  4034d0:	f102 0210 	add.w	r2, r2, #16
  4034d4:	d8f2      	bhi.n	4034bc <memset+0x38>
  4034d6:	f1a4 0210 	sub.w	r2, r4, #16
  4034da:	f022 020f 	bic.w	r2, r2, #15
  4034de:	f004 040f 	and.w	r4, r4, #15
  4034e2:	3210      	adds	r2, #16
  4034e4:	2c03      	cmp	r4, #3
  4034e6:	4413      	add	r3, r2
  4034e8:	d90d      	bls.n	403506 <memset+0x82>
  4034ea:	461e      	mov	r6, r3
  4034ec:	4622      	mov	r2, r4
  4034ee:	3a04      	subs	r2, #4
  4034f0:	2a03      	cmp	r2, #3
  4034f2:	f846 5b04 	str.w	r5, [r6], #4
  4034f6:	d8fa      	bhi.n	4034ee <memset+0x6a>
  4034f8:	1f22      	subs	r2, r4, #4
  4034fa:	f022 0203 	bic.w	r2, r2, #3
  4034fe:	3204      	adds	r2, #4
  403500:	4413      	add	r3, r2
  403502:	f004 0403 	and.w	r4, r4, #3
  403506:	b12c      	cbz	r4, 403514 <memset+0x90>
  403508:	b2c9      	uxtb	r1, r1
  40350a:	441c      	add	r4, r3
  40350c:	f803 1b01 	strb.w	r1, [r3], #1
  403510:	42a3      	cmp	r3, r4
  403512:	d1fb      	bne.n	40350c <memset+0x88>
  403514:	bc70      	pop	{r4, r5, r6}
  403516:	4770      	bx	lr
  403518:	4614      	mov	r4, r2
  40351a:	4603      	mov	r3, r0
  40351c:	e7c2      	b.n	4034a4 <memset+0x20>
  40351e:	bf00      	nop

00403520 <setbuf>:
  403520:	2900      	cmp	r1, #0
  403522:	bf0c      	ite	eq
  403524:	2202      	moveq	r2, #2
  403526:	2200      	movne	r2, #0
  403528:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40352c:	f000 b800 	b.w	403530 <setvbuf>

00403530 <setvbuf>:
  403530:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403534:	4c51      	ldr	r4, [pc, #324]	; (40367c <setvbuf+0x14c>)
  403536:	6825      	ldr	r5, [r4, #0]
  403538:	b083      	sub	sp, #12
  40353a:	4604      	mov	r4, r0
  40353c:	460f      	mov	r7, r1
  40353e:	4690      	mov	r8, r2
  403540:	461e      	mov	r6, r3
  403542:	b115      	cbz	r5, 40354a <setvbuf+0x1a>
  403544:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403546:	2b00      	cmp	r3, #0
  403548:	d079      	beq.n	40363e <setvbuf+0x10e>
  40354a:	f1b8 0f02 	cmp.w	r8, #2
  40354e:	d004      	beq.n	40355a <setvbuf+0x2a>
  403550:	f1b8 0f01 	cmp.w	r8, #1
  403554:	d87f      	bhi.n	403656 <setvbuf+0x126>
  403556:	2e00      	cmp	r6, #0
  403558:	db7d      	blt.n	403656 <setvbuf+0x126>
  40355a:	4621      	mov	r1, r4
  40355c:	4628      	mov	r0, r5
  40355e:	f000 f943 	bl	4037e8 <_fflush_r>
  403562:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403564:	b141      	cbz	r1, 403578 <setvbuf+0x48>
  403566:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40356a:	4299      	cmp	r1, r3
  40356c:	d002      	beq.n	403574 <setvbuf+0x44>
  40356e:	4628      	mov	r0, r5
  403570:	f000 fa3a 	bl	4039e8 <_free_r>
  403574:	2300      	movs	r3, #0
  403576:	6323      	str	r3, [r4, #48]	; 0x30
  403578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40357c:	2200      	movs	r2, #0
  40357e:	61a2      	str	r2, [r4, #24]
  403580:	6062      	str	r2, [r4, #4]
  403582:	061a      	lsls	r2, r3, #24
  403584:	d454      	bmi.n	403630 <setvbuf+0x100>
  403586:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40358a:	f023 0303 	bic.w	r3, r3, #3
  40358e:	f1b8 0f02 	cmp.w	r8, #2
  403592:	81a3      	strh	r3, [r4, #12]
  403594:	d039      	beq.n	40360a <setvbuf+0xda>
  403596:	ab01      	add	r3, sp, #4
  403598:	466a      	mov	r2, sp
  40359a:	4621      	mov	r1, r4
  40359c:	4628      	mov	r0, r5
  40359e:	f000 fb35 	bl	403c0c <__swhatbuf_r>
  4035a2:	89a3      	ldrh	r3, [r4, #12]
  4035a4:	4318      	orrs	r0, r3
  4035a6:	81a0      	strh	r0, [r4, #12]
  4035a8:	b326      	cbz	r6, 4035f4 <setvbuf+0xc4>
  4035aa:	b327      	cbz	r7, 4035f6 <setvbuf+0xc6>
  4035ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4035ae:	2b00      	cmp	r3, #0
  4035b0:	d04d      	beq.n	40364e <setvbuf+0x11e>
  4035b2:	9b00      	ldr	r3, [sp, #0]
  4035b4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4035b8:	6027      	str	r7, [r4, #0]
  4035ba:	429e      	cmp	r6, r3
  4035bc:	bf1c      	itt	ne
  4035be:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4035c2:	81a0      	strhne	r0, [r4, #12]
  4035c4:	f1b8 0f01 	cmp.w	r8, #1
  4035c8:	bf08      	it	eq
  4035ca:	f040 0001 	orreq.w	r0, r0, #1
  4035ce:	b283      	uxth	r3, r0
  4035d0:	bf08      	it	eq
  4035d2:	81a0      	strheq	r0, [r4, #12]
  4035d4:	f003 0008 	and.w	r0, r3, #8
  4035d8:	b280      	uxth	r0, r0
  4035da:	6127      	str	r7, [r4, #16]
  4035dc:	6166      	str	r6, [r4, #20]
  4035de:	b318      	cbz	r0, 403628 <setvbuf+0xf8>
  4035e0:	f013 0001 	ands.w	r0, r3, #1
  4035e4:	d02f      	beq.n	403646 <setvbuf+0x116>
  4035e6:	2000      	movs	r0, #0
  4035e8:	4276      	negs	r6, r6
  4035ea:	61a6      	str	r6, [r4, #24]
  4035ec:	60a0      	str	r0, [r4, #8]
  4035ee:	b003      	add	sp, #12
  4035f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4035f4:	9e00      	ldr	r6, [sp, #0]
  4035f6:	4630      	mov	r0, r6
  4035f8:	f000 fb38 	bl	403c6c <malloc>
  4035fc:	4607      	mov	r7, r0
  4035fe:	b368      	cbz	r0, 40365c <setvbuf+0x12c>
  403600:	89a3      	ldrh	r3, [r4, #12]
  403602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403606:	81a3      	strh	r3, [r4, #12]
  403608:	e7d0      	b.n	4035ac <setvbuf+0x7c>
  40360a:	2000      	movs	r0, #0
  40360c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403610:	f043 0302 	orr.w	r3, r3, #2
  403614:	2500      	movs	r5, #0
  403616:	2101      	movs	r1, #1
  403618:	81a3      	strh	r3, [r4, #12]
  40361a:	60a5      	str	r5, [r4, #8]
  40361c:	6022      	str	r2, [r4, #0]
  40361e:	6122      	str	r2, [r4, #16]
  403620:	6161      	str	r1, [r4, #20]
  403622:	b003      	add	sp, #12
  403624:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403628:	60a0      	str	r0, [r4, #8]
  40362a:	b003      	add	sp, #12
  40362c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403630:	6921      	ldr	r1, [r4, #16]
  403632:	4628      	mov	r0, r5
  403634:	f000 f9d8 	bl	4039e8 <_free_r>
  403638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40363c:	e7a3      	b.n	403586 <setvbuf+0x56>
  40363e:	4628      	mov	r0, r5
  403640:	f000 f966 	bl	403910 <__sinit>
  403644:	e781      	b.n	40354a <setvbuf+0x1a>
  403646:	60a6      	str	r6, [r4, #8]
  403648:	b003      	add	sp, #12
  40364a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40364e:	4628      	mov	r0, r5
  403650:	f000 f95e 	bl	403910 <__sinit>
  403654:	e7ad      	b.n	4035b2 <setvbuf+0x82>
  403656:	f04f 30ff 	mov.w	r0, #4294967295
  40365a:	e7e2      	b.n	403622 <setvbuf+0xf2>
  40365c:	f8dd 9000 	ldr.w	r9, [sp]
  403660:	45b1      	cmp	r9, r6
  403662:	d006      	beq.n	403672 <setvbuf+0x142>
  403664:	4648      	mov	r0, r9
  403666:	f000 fb01 	bl	403c6c <malloc>
  40366a:	4607      	mov	r7, r0
  40366c:	b108      	cbz	r0, 403672 <setvbuf+0x142>
  40366e:	464e      	mov	r6, r9
  403670:	e7c6      	b.n	403600 <setvbuf+0xd0>
  403672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403676:	f04f 30ff 	mov.w	r0, #4294967295
  40367a:	e7c7      	b.n	40360c <setvbuf+0xdc>
  40367c:	20000438 	.word	0x20000438

00403680 <register_fini>:
  403680:	4b02      	ldr	r3, [pc, #8]	; (40368c <register_fini+0xc>)
  403682:	b113      	cbz	r3, 40368a <register_fini+0xa>
  403684:	4802      	ldr	r0, [pc, #8]	; (403690 <register_fini+0x10>)
  403686:	f000 b805 	b.w	403694 <atexit>
  40368a:	4770      	bx	lr
  40368c:	00000000 	.word	0x00000000
  403690:	00403925 	.word	0x00403925

00403694 <atexit>:
  403694:	2300      	movs	r3, #0
  403696:	4601      	mov	r1, r0
  403698:	461a      	mov	r2, r3
  40369a:	4618      	mov	r0, r3
  40369c:	f000 be16 	b.w	4042cc <__register_exitproc>

004036a0 <__sflush_r>:
  4036a0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4036a4:	b29a      	uxth	r2, r3
  4036a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036aa:	460d      	mov	r5, r1
  4036ac:	0711      	lsls	r1, r2, #28
  4036ae:	4680      	mov	r8, r0
  4036b0:	d43c      	bmi.n	40372c <__sflush_r+0x8c>
  4036b2:	686a      	ldr	r2, [r5, #4]
  4036b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4036b8:	2a00      	cmp	r2, #0
  4036ba:	81ab      	strh	r3, [r5, #12]
  4036bc:	dd73      	ble.n	4037a6 <__sflush_r+0x106>
  4036be:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4036c0:	2c00      	cmp	r4, #0
  4036c2:	d04b      	beq.n	40375c <__sflush_r+0xbc>
  4036c4:	b29b      	uxth	r3, r3
  4036c6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4036ca:	2100      	movs	r1, #0
  4036cc:	b292      	uxth	r2, r2
  4036ce:	f8d8 6000 	ldr.w	r6, [r8]
  4036d2:	f8c8 1000 	str.w	r1, [r8]
  4036d6:	2a00      	cmp	r2, #0
  4036d8:	d069      	beq.n	4037ae <__sflush_r+0x10e>
  4036da:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4036dc:	075f      	lsls	r7, r3, #29
  4036de:	d505      	bpl.n	4036ec <__sflush_r+0x4c>
  4036e0:	6869      	ldr	r1, [r5, #4]
  4036e2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4036e4:	1a52      	subs	r2, r2, r1
  4036e6:	b10b      	cbz	r3, 4036ec <__sflush_r+0x4c>
  4036e8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4036ea:	1ad2      	subs	r2, r2, r3
  4036ec:	2300      	movs	r3, #0
  4036ee:	69e9      	ldr	r1, [r5, #28]
  4036f0:	4640      	mov	r0, r8
  4036f2:	47a0      	blx	r4
  4036f4:	1c44      	adds	r4, r0, #1
  4036f6:	d03c      	beq.n	403772 <__sflush_r+0xd2>
  4036f8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4036fc:	692a      	ldr	r2, [r5, #16]
  4036fe:	602a      	str	r2, [r5, #0]
  403700:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403704:	2200      	movs	r2, #0
  403706:	81ab      	strh	r3, [r5, #12]
  403708:	04db      	lsls	r3, r3, #19
  40370a:	606a      	str	r2, [r5, #4]
  40370c:	d449      	bmi.n	4037a2 <__sflush_r+0x102>
  40370e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403710:	f8c8 6000 	str.w	r6, [r8]
  403714:	b311      	cbz	r1, 40375c <__sflush_r+0xbc>
  403716:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40371a:	4299      	cmp	r1, r3
  40371c:	d002      	beq.n	403724 <__sflush_r+0x84>
  40371e:	4640      	mov	r0, r8
  403720:	f000 f962 	bl	4039e8 <_free_r>
  403724:	2000      	movs	r0, #0
  403726:	6328      	str	r0, [r5, #48]	; 0x30
  403728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40372c:	692e      	ldr	r6, [r5, #16]
  40372e:	b1ae      	cbz	r6, 40375c <__sflush_r+0xbc>
  403730:	682c      	ldr	r4, [r5, #0]
  403732:	602e      	str	r6, [r5, #0]
  403734:	0790      	lsls	r0, r2, #30
  403736:	bf0c      	ite	eq
  403738:	696b      	ldreq	r3, [r5, #20]
  40373a:	2300      	movne	r3, #0
  40373c:	1ba4      	subs	r4, r4, r6
  40373e:	60ab      	str	r3, [r5, #8]
  403740:	e00a      	b.n	403758 <__sflush_r+0xb8>
  403742:	4623      	mov	r3, r4
  403744:	4632      	mov	r2, r6
  403746:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403748:	69e9      	ldr	r1, [r5, #28]
  40374a:	4640      	mov	r0, r8
  40374c:	47b8      	blx	r7
  40374e:	2800      	cmp	r0, #0
  403750:	eba4 0400 	sub.w	r4, r4, r0
  403754:	4406      	add	r6, r0
  403756:	dd04      	ble.n	403762 <__sflush_r+0xc2>
  403758:	2c00      	cmp	r4, #0
  40375a:	dcf2      	bgt.n	403742 <__sflush_r+0xa2>
  40375c:	2000      	movs	r0, #0
  40375e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403762:	89ab      	ldrh	r3, [r5, #12]
  403764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403768:	81ab      	strh	r3, [r5, #12]
  40376a:	f04f 30ff 	mov.w	r0, #4294967295
  40376e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403772:	f8d8 2000 	ldr.w	r2, [r8]
  403776:	2a1d      	cmp	r2, #29
  403778:	d8f3      	bhi.n	403762 <__sflush_r+0xc2>
  40377a:	4b1a      	ldr	r3, [pc, #104]	; (4037e4 <__sflush_r+0x144>)
  40377c:	40d3      	lsrs	r3, r2
  40377e:	f003 0301 	and.w	r3, r3, #1
  403782:	f083 0401 	eor.w	r4, r3, #1
  403786:	2b00      	cmp	r3, #0
  403788:	d0eb      	beq.n	403762 <__sflush_r+0xc2>
  40378a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40378e:	6929      	ldr	r1, [r5, #16]
  403790:	6029      	str	r1, [r5, #0]
  403792:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403796:	04d9      	lsls	r1, r3, #19
  403798:	606c      	str	r4, [r5, #4]
  40379a:	81ab      	strh	r3, [r5, #12]
  40379c:	d5b7      	bpl.n	40370e <__sflush_r+0x6e>
  40379e:	2a00      	cmp	r2, #0
  4037a0:	d1b5      	bne.n	40370e <__sflush_r+0x6e>
  4037a2:	6528      	str	r0, [r5, #80]	; 0x50
  4037a4:	e7b3      	b.n	40370e <__sflush_r+0x6e>
  4037a6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4037a8:	2a00      	cmp	r2, #0
  4037aa:	dc88      	bgt.n	4036be <__sflush_r+0x1e>
  4037ac:	e7d6      	b.n	40375c <__sflush_r+0xbc>
  4037ae:	2301      	movs	r3, #1
  4037b0:	69e9      	ldr	r1, [r5, #28]
  4037b2:	4640      	mov	r0, r8
  4037b4:	47a0      	blx	r4
  4037b6:	1c43      	adds	r3, r0, #1
  4037b8:	4602      	mov	r2, r0
  4037ba:	d002      	beq.n	4037c2 <__sflush_r+0x122>
  4037bc:	89ab      	ldrh	r3, [r5, #12]
  4037be:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4037c0:	e78c      	b.n	4036dc <__sflush_r+0x3c>
  4037c2:	f8d8 3000 	ldr.w	r3, [r8]
  4037c6:	2b00      	cmp	r3, #0
  4037c8:	d0f8      	beq.n	4037bc <__sflush_r+0x11c>
  4037ca:	2b1d      	cmp	r3, #29
  4037cc:	d001      	beq.n	4037d2 <__sflush_r+0x132>
  4037ce:	2b16      	cmp	r3, #22
  4037d0:	d102      	bne.n	4037d8 <__sflush_r+0x138>
  4037d2:	f8c8 6000 	str.w	r6, [r8]
  4037d6:	e7c1      	b.n	40375c <__sflush_r+0xbc>
  4037d8:	89ab      	ldrh	r3, [r5, #12]
  4037da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4037de:	81ab      	strh	r3, [r5, #12]
  4037e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4037e4:	20400001 	.word	0x20400001

004037e8 <_fflush_r>:
  4037e8:	b510      	push	{r4, lr}
  4037ea:	4604      	mov	r4, r0
  4037ec:	b082      	sub	sp, #8
  4037ee:	b108      	cbz	r0, 4037f4 <_fflush_r+0xc>
  4037f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4037f2:	b153      	cbz	r3, 40380a <_fflush_r+0x22>
  4037f4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4037f8:	b908      	cbnz	r0, 4037fe <_fflush_r+0x16>
  4037fa:	b002      	add	sp, #8
  4037fc:	bd10      	pop	{r4, pc}
  4037fe:	4620      	mov	r0, r4
  403800:	b002      	add	sp, #8
  403802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403806:	f7ff bf4b 	b.w	4036a0 <__sflush_r>
  40380a:	9101      	str	r1, [sp, #4]
  40380c:	f000 f880 	bl	403910 <__sinit>
  403810:	9901      	ldr	r1, [sp, #4]
  403812:	e7ef      	b.n	4037f4 <_fflush_r+0xc>

00403814 <_cleanup_r>:
  403814:	4901      	ldr	r1, [pc, #4]	; (40381c <_cleanup_r+0x8>)
  403816:	f000 b9cf 	b.w	403bb8 <_fwalk_reent>
  40381a:	bf00      	nop
  40381c:	00404395 	.word	0x00404395

00403820 <__sinit.part.1>:
  403820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403824:	4b35      	ldr	r3, [pc, #212]	; (4038fc <__sinit.part.1+0xdc>)
  403826:	6845      	ldr	r5, [r0, #4]
  403828:	63c3      	str	r3, [r0, #60]	; 0x3c
  40382a:	2400      	movs	r4, #0
  40382c:	4607      	mov	r7, r0
  40382e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403832:	2304      	movs	r3, #4
  403834:	2103      	movs	r1, #3
  403836:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40383a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40383e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403842:	b083      	sub	sp, #12
  403844:	602c      	str	r4, [r5, #0]
  403846:	606c      	str	r4, [r5, #4]
  403848:	60ac      	str	r4, [r5, #8]
  40384a:	666c      	str	r4, [r5, #100]	; 0x64
  40384c:	81ec      	strh	r4, [r5, #14]
  40384e:	612c      	str	r4, [r5, #16]
  403850:	616c      	str	r4, [r5, #20]
  403852:	61ac      	str	r4, [r5, #24]
  403854:	81ab      	strh	r3, [r5, #12]
  403856:	4621      	mov	r1, r4
  403858:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40385c:	2208      	movs	r2, #8
  40385e:	f7ff fe11 	bl	403484 <memset>
  403862:	68be      	ldr	r6, [r7, #8]
  403864:	f8df b098 	ldr.w	fp, [pc, #152]	; 403900 <__sinit.part.1+0xe0>
  403868:	f8df a098 	ldr.w	sl, [pc, #152]	; 403904 <__sinit.part.1+0xe4>
  40386c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403908 <__sinit.part.1+0xe8>
  403870:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40390c <__sinit.part.1+0xec>
  403874:	f8c5 b020 	str.w	fp, [r5, #32]
  403878:	2301      	movs	r3, #1
  40387a:	2209      	movs	r2, #9
  40387c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403880:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403884:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403888:	61ed      	str	r5, [r5, #28]
  40388a:	4621      	mov	r1, r4
  40388c:	81f3      	strh	r3, [r6, #14]
  40388e:	81b2      	strh	r2, [r6, #12]
  403890:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403894:	6034      	str	r4, [r6, #0]
  403896:	6074      	str	r4, [r6, #4]
  403898:	60b4      	str	r4, [r6, #8]
  40389a:	6674      	str	r4, [r6, #100]	; 0x64
  40389c:	6134      	str	r4, [r6, #16]
  40389e:	6174      	str	r4, [r6, #20]
  4038a0:	61b4      	str	r4, [r6, #24]
  4038a2:	2208      	movs	r2, #8
  4038a4:	9301      	str	r3, [sp, #4]
  4038a6:	f7ff fded 	bl	403484 <memset>
  4038aa:	68fd      	ldr	r5, [r7, #12]
  4038ac:	61f6      	str	r6, [r6, #28]
  4038ae:	2012      	movs	r0, #18
  4038b0:	2202      	movs	r2, #2
  4038b2:	f8c6 b020 	str.w	fp, [r6, #32]
  4038b6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4038ba:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4038be:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4038c2:	4621      	mov	r1, r4
  4038c4:	81a8      	strh	r0, [r5, #12]
  4038c6:	81ea      	strh	r2, [r5, #14]
  4038c8:	602c      	str	r4, [r5, #0]
  4038ca:	606c      	str	r4, [r5, #4]
  4038cc:	60ac      	str	r4, [r5, #8]
  4038ce:	666c      	str	r4, [r5, #100]	; 0x64
  4038d0:	612c      	str	r4, [r5, #16]
  4038d2:	616c      	str	r4, [r5, #20]
  4038d4:	61ac      	str	r4, [r5, #24]
  4038d6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4038da:	2208      	movs	r2, #8
  4038dc:	f7ff fdd2 	bl	403484 <memset>
  4038e0:	9b01      	ldr	r3, [sp, #4]
  4038e2:	61ed      	str	r5, [r5, #28]
  4038e4:	f8c5 b020 	str.w	fp, [r5, #32]
  4038e8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4038ec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4038f0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4038f4:	63bb      	str	r3, [r7, #56]	; 0x38
  4038f6:	b003      	add	sp, #12
  4038f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038fc:	00403815 	.word	0x00403815
  403900:	00404219 	.word	0x00404219
  403904:	0040423d 	.word	0x0040423d
  403908:	00404279 	.word	0x00404279
  40390c:	00404299 	.word	0x00404299

00403910 <__sinit>:
  403910:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403912:	b103      	cbz	r3, 403916 <__sinit+0x6>
  403914:	4770      	bx	lr
  403916:	f7ff bf83 	b.w	403820 <__sinit.part.1>
  40391a:	bf00      	nop

0040391c <__sfp_lock_acquire>:
  40391c:	4770      	bx	lr
  40391e:	bf00      	nop

00403920 <__sfp_lock_release>:
  403920:	4770      	bx	lr
  403922:	bf00      	nop

00403924 <__libc_fini_array>:
  403924:	b538      	push	{r3, r4, r5, lr}
  403926:	4d07      	ldr	r5, [pc, #28]	; (403944 <__libc_fini_array+0x20>)
  403928:	4c07      	ldr	r4, [pc, #28]	; (403948 <__libc_fini_array+0x24>)
  40392a:	1b2c      	subs	r4, r5, r4
  40392c:	10a4      	asrs	r4, r4, #2
  40392e:	d005      	beq.n	40393c <__libc_fini_array+0x18>
  403930:	3c01      	subs	r4, #1
  403932:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403936:	4798      	blx	r3
  403938:	2c00      	cmp	r4, #0
  40393a:	d1f9      	bne.n	403930 <__libc_fini_array+0xc>
  40393c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403940:	f000 bdd0 	b.w	4044e4 <_fini>
  403944:	004044f4 	.word	0x004044f4
  403948:	004044f0 	.word	0x004044f0

0040394c <_malloc_trim_r>:
  40394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40394e:	4f23      	ldr	r7, [pc, #140]	; (4039dc <_malloc_trim_r+0x90>)
  403950:	460c      	mov	r4, r1
  403952:	4606      	mov	r6, r0
  403954:	f000 fc4a 	bl	4041ec <__malloc_lock>
  403958:	68bb      	ldr	r3, [r7, #8]
  40395a:	685d      	ldr	r5, [r3, #4]
  40395c:	f025 0503 	bic.w	r5, r5, #3
  403960:	1b29      	subs	r1, r5, r4
  403962:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403966:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40396a:	f021 010f 	bic.w	r1, r1, #15
  40396e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403972:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403976:	db07      	blt.n	403988 <_malloc_trim_r+0x3c>
  403978:	2100      	movs	r1, #0
  40397a:	4630      	mov	r0, r6
  40397c:	f000 fc3a 	bl	4041f4 <_sbrk_r>
  403980:	68bb      	ldr	r3, [r7, #8]
  403982:	442b      	add	r3, r5
  403984:	4298      	cmp	r0, r3
  403986:	d004      	beq.n	403992 <_malloc_trim_r+0x46>
  403988:	4630      	mov	r0, r6
  40398a:	f000 fc31 	bl	4041f0 <__malloc_unlock>
  40398e:	2000      	movs	r0, #0
  403990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403992:	4261      	negs	r1, r4
  403994:	4630      	mov	r0, r6
  403996:	f000 fc2d 	bl	4041f4 <_sbrk_r>
  40399a:	3001      	adds	r0, #1
  40399c:	d00d      	beq.n	4039ba <_malloc_trim_r+0x6e>
  40399e:	4b10      	ldr	r3, [pc, #64]	; (4039e0 <_malloc_trim_r+0x94>)
  4039a0:	68ba      	ldr	r2, [r7, #8]
  4039a2:	6819      	ldr	r1, [r3, #0]
  4039a4:	1b2d      	subs	r5, r5, r4
  4039a6:	f045 0501 	orr.w	r5, r5, #1
  4039aa:	4630      	mov	r0, r6
  4039ac:	1b09      	subs	r1, r1, r4
  4039ae:	6055      	str	r5, [r2, #4]
  4039b0:	6019      	str	r1, [r3, #0]
  4039b2:	f000 fc1d 	bl	4041f0 <__malloc_unlock>
  4039b6:	2001      	movs	r0, #1
  4039b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4039ba:	2100      	movs	r1, #0
  4039bc:	4630      	mov	r0, r6
  4039be:	f000 fc19 	bl	4041f4 <_sbrk_r>
  4039c2:	68ba      	ldr	r2, [r7, #8]
  4039c4:	1a83      	subs	r3, r0, r2
  4039c6:	2b0f      	cmp	r3, #15
  4039c8:	ddde      	ble.n	403988 <_malloc_trim_r+0x3c>
  4039ca:	4c06      	ldr	r4, [pc, #24]	; (4039e4 <_malloc_trim_r+0x98>)
  4039cc:	4904      	ldr	r1, [pc, #16]	; (4039e0 <_malloc_trim_r+0x94>)
  4039ce:	6824      	ldr	r4, [r4, #0]
  4039d0:	f043 0301 	orr.w	r3, r3, #1
  4039d4:	1b00      	subs	r0, r0, r4
  4039d6:	6053      	str	r3, [r2, #4]
  4039d8:	6008      	str	r0, [r1, #0]
  4039da:	e7d5      	b.n	403988 <_malloc_trim_r+0x3c>
  4039dc:	2000043c 	.word	0x2000043c
  4039e0:	20000a98 	.word	0x20000a98
  4039e4:	20000848 	.word	0x20000848

004039e8 <_free_r>:
  4039e8:	2900      	cmp	r1, #0
  4039ea:	d045      	beq.n	403a78 <_free_r+0x90>
  4039ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039f0:	460d      	mov	r5, r1
  4039f2:	4680      	mov	r8, r0
  4039f4:	f000 fbfa 	bl	4041ec <__malloc_lock>
  4039f8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4039fc:	496a      	ldr	r1, [pc, #424]	; (403ba8 <_free_r+0x1c0>)
  4039fe:	f027 0301 	bic.w	r3, r7, #1
  403a02:	f1a5 0408 	sub.w	r4, r5, #8
  403a06:	18e2      	adds	r2, r4, r3
  403a08:	688e      	ldr	r6, [r1, #8]
  403a0a:	6850      	ldr	r0, [r2, #4]
  403a0c:	42b2      	cmp	r2, r6
  403a0e:	f020 0003 	bic.w	r0, r0, #3
  403a12:	d062      	beq.n	403ada <_free_r+0xf2>
  403a14:	07fe      	lsls	r6, r7, #31
  403a16:	6050      	str	r0, [r2, #4]
  403a18:	d40b      	bmi.n	403a32 <_free_r+0x4a>
  403a1a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403a1e:	1be4      	subs	r4, r4, r7
  403a20:	f101 0e08 	add.w	lr, r1, #8
  403a24:	68a5      	ldr	r5, [r4, #8]
  403a26:	4575      	cmp	r5, lr
  403a28:	443b      	add	r3, r7
  403a2a:	d06f      	beq.n	403b0c <_free_r+0x124>
  403a2c:	68e7      	ldr	r7, [r4, #12]
  403a2e:	60ef      	str	r7, [r5, #12]
  403a30:	60bd      	str	r5, [r7, #8]
  403a32:	1815      	adds	r5, r2, r0
  403a34:	686d      	ldr	r5, [r5, #4]
  403a36:	07ed      	lsls	r5, r5, #31
  403a38:	d542      	bpl.n	403ac0 <_free_r+0xd8>
  403a3a:	f043 0201 	orr.w	r2, r3, #1
  403a3e:	6062      	str	r2, [r4, #4]
  403a40:	50e3      	str	r3, [r4, r3]
  403a42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403a46:	d218      	bcs.n	403a7a <_free_r+0x92>
  403a48:	08db      	lsrs	r3, r3, #3
  403a4a:	1c5a      	adds	r2, r3, #1
  403a4c:	684d      	ldr	r5, [r1, #4]
  403a4e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  403a52:	60a7      	str	r7, [r4, #8]
  403a54:	2001      	movs	r0, #1
  403a56:	109b      	asrs	r3, r3, #2
  403a58:	fa00 f303 	lsl.w	r3, r0, r3
  403a5c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  403a60:	431d      	orrs	r5, r3
  403a62:	3808      	subs	r0, #8
  403a64:	60e0      	str	r0, [r4, #12]
  403a66:	604d      	str	r5, [r1, #4]
  403a68:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  403a6c:	60fc      	str	r4, [r7, #12]
  403a6e:	4640      	mov	r0, r8
  403a70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a74:	f000 bbbc 	b.w	4041f0 <__malloc_unlock>
  403a78:	4770      	bx	lr
  403a7a:	0a5a      	lsrs	r2, r3, #9
  403a7c:	2a04      	cmp	r2, #4
  403a7e:	d853      	bhi.n	403b28 <_free_r+0x140>
  403a80:	099a      	lsrs	r2, r3, #6
  403a82:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403a86:	007f      	lsls	r7, r7, #1
  403a88:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403a8c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  403a90:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  403a94:	4944      	ldr	r1, [pc, #272]	; (403ba8 <_free_r+0x1c0>)
  403a96:	3808      	subs	r0, #8
  403a98:	4290      	cmp	r0, r2
  403a9a:	d04d      	beq.n	403b38 <_free_r+0x150>
  403a9c:	6851      	ldr	r1, [r2, #4]
  403a9e:	f021 0103 	bic.w	r1, r1, #3
  403aa2:	428b      	cmp	r3, r1
  403aa4:	d202      	bcs.n	403aac <_free_r+0xc4>
  403aa6:	6892      	ldr	r2, [r2, #8]
  403aa8:	4290      	cmp	r0, r2
  403aaa:	d1f7      	bne.n	403a9c <_free_r+0xb4>
  403aac:	68d0      	ldr	r0, [r2, #12]
  403aae:	60e0      	str	r0, [r4, #12]
  403ab0:	60a2      	str	r2, [r4, #8]
  403ab2:	6084      	str	r4, [r0, #8]
  403ab4:	60d4      	str	r4, [r2, #12]
  403ab6:	4640      	mov	r0, r8
  403ab8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403abc:	f000 bb98 	b.w	4041f0 <__malloc_unlock>
  403ac0:	6895      	ldr	r5, [r2, #8]
  403ac2:	4f3a      	ldr	r7, [pc, #232]	; (403bac <_free_r+0x1c4>)
  403ac4:	42bd      	cmp	r5, r7
  403ac6:	4403      	add	r3, r0
  403ac8:	d03f      	beq.n	403b4a <_free_r+0x162>
  403aca:	68d0      	ldr	r0, [r2, #12]
  403acc:	60e8      	str	r0, [r5, #12]
  403ace:	f043 0201 	orr.w	r2, r3, #1
  403ad2:	6085      	str	r5, [r0, #8]
  403ad4:	6062      	str	r2, [r4, #4]
  403ad6:	50e3      	str	r3, [r4, r3]
  403ad8:	e7b3      	b.n	403a42 <_free_r+0x5a>
  403ada:	07ff      	lsls	r7, r7, #31
  403adc:	4403      	add	r3, r0
  403ade:	d407      	bmi.n	403af0 <_free_r+0x108>
  403ae0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403ae4:	1aa4      	subs	r4, r4, r2
  403ae6:	4413      	add	r3, r2
  403ae8:	68a0      	ldr	r0, [r4, #8]
  403aea:	68e2      	ldr	r2, [r4, #12]
  403aec:	60c2      	str	r2, [r0, #12]
  403aee:	6090      	str	r0, [r2, #8]
  403af0:	4a2f      	ldr	r2, [pc, #188]	; (403bb0 <_free_r+0x1c8>)
  403af2:	6812      	ldr	r2, [r2, #0]
  403af4:	f043 0001 	orr.w	r0, r3, #1
  403af8:	4293      	cmp	r3, r2
  403afa:	6060      	str	r0, [r4, #4]
  403afc:	608c      	str	r4, [r1, #8]
  403afe:	d3b6      	bcc.n	403a6e <_free_r+0x86>
  403b00:	4b2c      	ldr	r3, [pc, #176]	; (403bb4 <_free_r+0x1cc>)
  403b02:	4640      	mov	r0, r8
  403b04:	6819      	ldr	r1, [r3, #0]
  403b06:	f7ff ff21 	bl	40394c <_malloc_trim_r>
  403b0a:	e7b0      	b.n	403a6e <_free_r+0x86>
  403b0c:	1811      	adds	r1, r2, r0
  403b0e:	6849      	ldr	r1, [r1, #4]
  403b10:	07c9      	lsls	r1, r1, #31
  403b12:	d444      	bmi.n	403b9e <_free_r+0x1b6>
  403b14:	6891      	ldr	r1, [r2, #8]
  403b16:	68d2      	ldr	r2, [r2, #12]
  403b18:	60ca      	str	r2, [r1, #12]
  403b1a:	4403      	add	r3, r0
  403b1c:	f043 0001 	orr.w	r0, r3, #1
  403b20:	6091      	str	r1, [r2, #8]
  403b22:	6060      	str	r0, [r4, #4]
  403b24:	50e3      	str	r3, [r4, r3]
  403b26:	e7a2      	b.n	403a6e <_free_r+0x86>
  403b28:	2a14      	cmp	r2, #20
  403b2a:	d817      	bhi.n	403b5c <_free_r+0x174>
  403b2c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403b30:	007f      	lsls	r7, r7, #1
  403b32:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403b36:	e7a9      	b.n	403a8c <_free_r+0xa4>
  403b38:	10aa      	asrs	r2, r5, #2
  403b3a:	684b      	ldr	r3, [r1, #4]
  403b3c:	2501      	movs	r5, #1
  403b3e:	fa05 f202 	lsl.w	r2, r5, r2
  403b42:	4313      	orrs	r3, r2
  403b44:	604b      	str	r3, [r1, #4]
  403b46:	4602      	mov	r2, r0
  403b48:	e7b1      	b.n	403aae <_free_r+0xc6>
  403b4a:	f043 0201 	orr.w	r2, r3, #1
  403b4e:	614c      	str	r4, [r1, #20]
  403b50:	610c      	str	r4, [r1, #16]
  403b52:	60e5      	str	r5, [r4, #12]
  403b54:	60a5      	str	r5, [r4, #8]
  403b56:	6062      	str	r2, [r4, #4]
  403b58:	50e3      	str	r3, [r4, r3]
  403b5a:	e788      	b.n	403a6e <_free_r+0x86>
  403b5c:	2a54      	cmp	r2, #84	; 0x54
  403b5e:	d806      	bhi.n	403b6e <_free_r+0x186>
  403b60:	0b1a      	lsrs	r2, r3, #12
  403b62:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403b66:	007f      	lsls	r7, r7, #1
  403b68:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403b6c:	e78e      	b.n	403a8c <_free_r+0xa4>
  403b6e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403b72:	d806      	bhi.n	403b82 <_free_r+0x19a>
  403b74:	0bda      	lsrs	r2, r3, #15
  403b76:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403b7a:	007f      	lsls	r7, r7, #1
  403b7c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403b80:	e784      	b.n	403a8c <_free_r+0xa4>
  403b82:	f240 5054 	movw	r0, #1364	; 0x554
  403b86:	4282      	cmp	r2, r0
  403b88:	d806      	bhi.n	403b98 <_free_r+0x1b0>
  403b8a:	0c9a      	lsrs	r2, r3, #18
  403b8c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403b90:	007f      	lsls	r7, r7, #1
  403b92:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403b96:	e779      	b.n	403a8c <_free_r+0xa4>
  403b98:	27fe      	movs	r7, #254	; 0xfe
  403b9a:	257e      	movs	r5, #126	; 0x7e
  403b9c:	e776      	b.n	403a8c <_free_r+0xa4>
  403b9e:	f043 0201 	orr.w	r2, r3, #1
  403ba2:	6062      	str	r2, [r4, #4]
  403ba4:	50e3      	str	r3, [r4, r3]
  403ba6:	e762      	b.n	403a6e <_free_r+0x86>
  403ba8:	2000043c 	.word	0x2000043c
  403bac:	20000444 	.word	0x20000444
  403bb0:	20000844 	.word	0x20000844
  403bb4:	20000a94 	.word	0x20000a94

00403bb8 <_fwalk_reent>:
  403bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403bbc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403bc0:	d01f      	beq.n	403c02 <_fwalk_reent+0x4a>
  403bc2:	4688      	mov	r8, r1
  403bc4:	4606      	mov	r6, r0
  403bc6:	f04f 0900 	mov.w	r9, #0
  403bca:	687d      	ldr	r5, [r7, #4]
  403bcc:	68bc      	ldr	r4, [r7, #8]
  403bce:	3d01      	subs	r5, #1
  403bd0:	d411      	bmi.n	403bf6 <_fwalk_reent+0x3e>
  403bd2:	89a3      	ldrh	r3, [r4, #12]
  403bd4:	2b01      	cmp	r3, #1
  403bd6:	f105 35ff 	add.w	r5, r5, #4294967295
  403bda:	d908      	bls.n	403bee <_fwalk_reent+0x36>
  403bdc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403be0:	3301      	adds	r3, #1
  403be2:	4621      	mov	r1, r4
  403be4:	4630      	mov	r0, r6
  403be6:	d002      	beq.n	403bee <_fwalk_reent+0x36>
  403be8:	47c0      	blx	r8
  403bea:	ea49 0900 	orr.w	r9, r9, r0
  403bee:	1c6b      	adds	r3, r5, #1
  403bf0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403bf4:	d1ed      	bne.n	403bd2 <_fwalk_reent+0x1a>
  403bf6:	683f      	ldr	r7, [r7, #0]
  403bf8:	2f00      	cmp	r7, #0
  403bfa:	d1e6      	bne.n	403bca <_fwalk_reent+0x12>
  403bfc:	4648      	mov	r0, r9
  403bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c02:	46b9      	mov	r9, r7
  403c04:	4648      	mov	r0, r9
  403c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403c0a:	bf00      	nop

00403c0c <__swhatbuf_r>:
  403c0c:	b570      	push	{r4, r5, r6, lr}
  403c0e:	460d      	mov	r5, r1
  403c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c14:	2900      	cmp	r1, #0
  403c16:	b090      	sub	sp, #64	; 0x40
  403c18:	4614      	mov	r4, r2
  403c1a:	461e      	mov	r6, r3
  403c1c:	db14      	blt.n	403c48 <__swhatbuf_r+0x3c>
  403c1e:	aa01      	add	r2, sp, #4
  403c20:	f000 fbfa 	bl	404418 <_fstat_r>
  403c24:	2800      	cmp	r0, #0
  403c26:	db0f      	blt.n	403c48 <__swhatbuf_r+0x3c>
  403c28:	9a02      	ldr	r2, [sp, #8]
  403c2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403c2e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403c32:	fab2 f282 	clz	r2, r2
  403c36:	0952      	lsrs	r2, r2, #5
  403c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403c3c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403c40:	6032      	str	r2, [r6, #0]
  403c42:	6023      	str	r3, [r4, #0]
  403c44:	b010      	add	sp, #64	; 0x40
  403c46:	bd70      	pop	{r4, r5, r6, pc}
  403c48:	89a8      	ldrh	r0, [r5, #12]
  403c4a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403c4e:	b282      	uxth	r2, r0
  403c50:	2000      	movs	r0, #0
  403c52:	6030      	str	r0, [r6, #0]
  403c54:	b11a      	cbz	r2, 403c5e <__swhatbuf_r+0x52>
  403c56:	2340      	movs	r3, #64	; 0x40
  403c58:	6023      	str	r3, [r4, #0]
  403c5a:	b010      	add	sp, #64	; 0x40
  403c5c:	bd70      	pop	{r4, r5, r6, pc}
  403c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403c62:	4610      	mov	r0, r2
  403c64:	6023      	str	r3, [r4, #0]
  403c66:	b010      	add	sp, #64	; 0x40
  403c68:	bd70      	pop	{r4, r5, r6, pc}
  403c6a:	bf00      	nop

00403c6c <malloc>:
  403c6c:	4b02      	ldr	r3, [pc, #8]	; (403c78 <malloc+0xc>)
  403c6e:	4601      	mov	r1, r0
  403c70:	6818      	ldr	r0, [r3, #0]
  403c72:	f000 b803 	b.w	403c7c <_malloc_r>
  403c76:	bf00      	nop
  403c78:	20000438 	.word	0x20000438

00403c7c <_malloc_r>:
  403c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c80:	f101 050b 	add.w	r5, r1, #11
  403c84:	2d16      	cmp	r5, #22
  403c86:	b083      	sub	sp, #12
  403c88:	4606      	mov	r6, r0
  403c8a:	f240 809f 	bls.w	403dcc <_malloc_r+0x150>
  403c8e:	f035 0507 	bics.w	r5, r5, #7
  403c92:	f100 80bf 	bmi.w	403e14 <_malloc_r+0x198>
  403c96:	42a9      	cmp	r1, r5
  403c98:	f200 80bc 	bhi.w	403e14 <_malloc_r+0x198>
  403c9c:	f000 faa6 	bl	4041ec <__malloc_lock>
  403ca0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403ca4:	f0c0 829c 	bcc.w	4041e0 <_malloc_r+0x564>
  403ca8:	0a6b      	lsrs	r3, r5, #9
  403caa:	f000 80ba 	beq.w	403e22 <_malloc_r+0x1a6>
  403cae:	2b04      	cmp	r3, #4
  403cb0:	f200 8183 	bhi.w	403fba <_malloc_r+0x33e>
  403cb4:	09a8      	lsrs	r0, r5, #6
  403cb6:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  403cba:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403cbe:	3038      	adds	r0, #56	; 0x38
  403cc0:	4fc4      	ldr	r7, [pc, #784]	; (403fd4 <_malloc_r+0x358>)
  403cc2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403cc6:	f1a3 0108 	sub.w	r1, r3, #8
  403cca:	685c      	ldr	r4, [r3, #4]
  403ccc:	42a1      	cmp	r1, r4
  403cce:	d107      	bne.n	403ce0 <_malloc_r+0x64>
  403cd0:	e0ac      	b.n	403e2c <_malloc_r+0x1b0>
  403cd2:	2a00      	cmp	r2, #0
  403cd4:	f280 80ac 	bge.w	403e30 <_malloc_r+0x1b4>
  403cd8:	68e4      	ldr	r4, [r4, #12]
  403cda:	42a1      	cmp	r1, r4
  403cdc:	f000 80a6 	beq.w	403e2c <_malloc_r+0x1b0>
  403ce0:	6863      	ldr	r3, [r4, #4]
  403ce2:	f023 0303 	bic.w	r3, r3, #3
  403ce6:	1b5a      	subs	r2, r3, r5
  403ce8:	2a0f      	cmp	r2, #15
  403cea:	ddf2      	ble.n	403cd2 <_malloc_r+0x56>
  403cec:	49b9      	ldr	r1, [pc, #740]	; (403fd4 <_malloc_r+0x358>)
  403cee:	693c      	ldr	r4, [r7, #16]
  403cf0:	f101 0e08 	add.w	lr, r1, #8
  403cf4:	4574      	cmp	r4, lr
  403cf6:	f000 81b3 	beq.w	404060 <_malloc_r+0x3e4>
  403cfa:	6863      	ldr	r3, [r4, #4]
  403cfc:	f023 0303 	bic.w	r3, r3, #3
  403d00:	1b5a      	subs	r2, r3, r5
  403d02:	2a0f      	cmp	r2, #15
  403d04:	f300 8199 	bgt.w	40403a <_malloc_r+0x3be>
  403d08:	2a00      	cmp	r2, #0
  403d0a:	f8c1 e014 	str.w	lr, [r1, #20]
  403d0e:	f8c1 e010 	str.w	lr, [r1, #16]
  403d12:	f280 809e 	bge.w	403e52 <_malloc_r+0x1d6>
  403d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403d1a:	f080 8167 	bcs.w	403fec <_malloc_r+0x370>
  403d1e:	08db      	lsrs	r3, r3, #3
  403d20:	f103 0c01 	add.w	ip, r3, #1
  403d24:	2201      	movs	r2, #1
  403d26:	109b      	asrs	r3, r3, #2
  403d28:	fa02 f303 	lsl.w	r3, r2, r3
  403d2c:	684a      	ldr	r2, [r1, #4]
  403d2e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403d32:	f8c4 8008 	str.w	r8, [r4, #8]
  403d36:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  403d3a:	431a      	orrs	r2, r3
  403d3c:	f1a9 0308 	sub.w	r3, r9, #8
  403d40:	60e3      	str	r3, [r4, #12]
  403d42:	604a      	str	r2, [r1, #4]
  403d44:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  403d48:	f8c8 400c 	str.w	r4, [r8, #12]
  403d4c:	1083      	asrs	r3, r0, #2
  403d4e:	2401      	movs	r4, #1
  403d50:	409c      	lsls	r4, r3
  403d52:	4294      	cmp	r4, r2
  403d54:	f200 808a 	bhi.w	403e6c <_malloc_r+0x1f0>
  403d58:	4214      	tst	r4, r2
  403d5a:	d106      	bne.n	403d6a <_malloc_r+0xee>
  403d5c:	f020 0003 	bic.w	r0, r0, #3
  403d60:	0064      	lsls	r4, r4, #1
  403d62:	4214      	tst	r4, r2
  403d64:	f100 0004 	add.w	r0, r0, #4
  403d68:	d0fa      	beq.n	403d60 <_malloc_r+0xe4>
  403d6a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403d6e:	46cc      	mov	ip, r9
  403d70:	4680      	mov	r8, r0
  403d72:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403d76:	458c      	cmp	ip, r1
  403d78:	d107      	bne.n	403d8a <_malloc_r+0x10e>
  403d7a:	e173      	b.n	404064 <_malloc_r+0x3e8>
  403d7c:	2a00      	cmp	r2, #0
  403d7e:	f280 8181 	bge.w	404084 <_malloc_r+0x408>
  403d82:	68c9      	ldr	r1, [r1, #12]
  403d84:	458c      	cmp	ip, r1
  403d86:	f000 816d 	beq.w	404064 <_malloc_r+0x3e8>
  403d8a:	684b      	ldr	r3, [r1, #4]
  403d8c:	f023 0303 	bic.w	r3, r3, #3
  403d90:	1b5a      	subs	r2, r3, r5
  403d92:	2a0f      	cmp	r2, #15
  403d94:	ddf2      	ble.n	403d7c <_malloc_r+0x100>
  403d96:	460c      	mov	r4, r1
  403d98:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403d9c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403da0:	194b      	adds	r3, r1, r5
  403da2:	f045 0501 	orr.w	r5, r5, #1
  403da6:	604d      	str	r5, [r1, #4]
  403da8:	f042 0101 	orr.w	r1, r2, #1
  403dac:	f8c8 c00c 	str.w	ip, [r8, #12]
  403db0:	4630      	mov	r0, r6
  403db2:	f8cc 8008 	str.w	r8, [ip, #8]
  403db6:	617b      	str	r3, [r7, #20]
  403db8:	613b      	str	r3, [r7, #16]
  403dba:	f8c3 e00c 	str.w	lr, [r3, #12]
  403dbe:	f8c3 e008 	str.w	lr, [r3, #8]
  403dc2:	6059      	str	r1, [r3, #4]
  403dc4:	509a      	str	r2, [r3, r2]
  403dc6:	f000 fa13 	bl	4041f0 <__malloc_unlock>
  403dca:	e01f      	b.n	403e0c <_malloc_r+0x190>
  403dcc:	2910      	cmp	r1, #16
  403dce:	d821      	bhi.n	403e14 <_malloc_r+0x198>
  403dd0:	f000 fa0c 	bl	4041ec <__malloc_lock>
  403dd4:	2510      	movs	r5, #16
  403dd6:	2306      	movs	r3, #6
  403dd8:	2002      	movs	r0, #2
  403dda:	4f7e      	ldr	r7, [pc, #504]	; (403fd4 <_malloc_r+0x358>)
  403ddc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403de0:	f1a3 0208 	sub.w	r2, r3, #8
  403de4:	685c      	ldr	r4, [r3, #4]
  403de6:	4294      	cmp	r4, r2
  403de8:	f000 8145 	beq.w	404076 <_malloc_r+0x3fa>
  403dec:	6863      	ldr	r3, [r4, #4]
  403dee:	68e1      	ldr	r1, [r4, #12]
  403df0:	68a5      	ldr	r5, [r4, #8]
  403df2:	f023 0303 	bic.w	r3, r3, #3
  403df6:	4423      	add	r3, r4
  403df8:	4630      	mov	r0, r6
  403dfa:	685a      	ldr	r2, [r3, #4]
  403dfc:	60e9      	str	r1, [r5, #12]
  403dfe:	f042 0201 	orr.w	r2, r2, #1
  403e02:	608d      	str	r5, [r1, #8]
  403e04:	605a      	str	r2, [r3, #4]
  403e06:	f000 f9f3 	bl	4041f0 <__malloc_unlock>
  403e0a:	3408      	adds	r4, #8
  403e0c:	4620      	mov	r0, r4
  403e0e:	b003      	add	sp, #12
  403e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e14:	2400      	movs	r4, #0
  403e16:	230c      	movs	r3, #12
  403e18:	4620      	mov	r0, r4
  403e1a:	6033      	str	r3, [r6, #0]
  403e1c:	b003      	add	sp, #12
  403e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e22:	2380      	movs	r3, #128	; 0x80
  403e24:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403e28:	203f      	movs	r0, #63	; 0x3f
  403e2a:	e749      	b.n	403cc0 <_malloc_r+0x44>
  403e2c:	4670      	mov	r0, lr
  403e2e:	e75d      	b.n	403cec <_malloc_r+0x70>
  403e30:	4423      	add	r3, r4
  403e32:	68e1      	ldr	r1, [r4, #12]
  403e34:	685a      	ldr	r2, [r3, #4]
  403e36:	68a5      	ldr	r5, [r4, #8]
  403e38:	f042 0201 	orr.w	r2, r2, #1
  403e3c:	60e9      	str	r1, [r5, #12]
  403e3e:	4630      	mov	r0, r6
  403e40:	608d      	str	r5, [r1, #8]
  403e42:	605a      	str	r2, [r3, #4]
  403e44:	f000 f9d4 	bl	4041f0 <__malloc_unlock>
  403e48:	3408      	adds	r4, #8
  403e4a:	4620      	mov	r0, r4
  403e4c:	b003      	add	sp, #12
  403e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e52:	4423      	add	r3, r4
  403e54:	4630      	mov	r0, r6
  403e56:	685a      	ldr	r2, [r3, #4]
  403e58:	f042 0201 	orr.w	r2, r2, #1
  403e5c:	605a      	str	r2, [r3, #4]
  403e5e:	f000 f9c7 	bl	4041f0 <__malloc_unlock>
  403e62:	3408      	adds	r4, #8
  403e64:	4620      	mov	r0, r4
  403e66:	b003      	add	sp, #12
  403e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e6c:	68bc      	ldr	r4, [r7, #8]
  403e6e:	6863      	ldr	r3, [r4, #4]
  403e70:	f023 0803 	bic.w	r8, r3, #3
  403e74:	45a8      	cmp	r8, r5
  403e76:	d304      	bcc.n	403e82 <_malloc_r+0x206>
  403e78:	ebc5 0308 	rsb	r3, r5, r8
  403e7c:	2b0f      	cmp	r3, #15
  403e7e:	f300 808c 	bgt.w	403f9a <_malloc_r+0x31e>
  403e82:	4b55      	ldr	r3, [pc, #340]	; (403fd8 <_malloc_r+0x35c>)
  403e84:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403fe8 <_malloc_r+0x36c>
  403e88:	681a      	ldr	r2, [r3, #0]
  403e8a:	f8d9 3000 	ldr.w	r3, [r9]
  403e8e:	3301      	adds	r3, #1
  403e90:	442a      	add	r2, r5
  403e92:	eb04 0a08 	add.w	sl, r4, r8
  403e96:	f000 8160 	beq.w	40415a <_malloc_r+0x4de>
  403e9a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403e9e:	320f      	adds	r2, #15
  403ea0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403ea4:	f022 020f 	bic.w	r2, r2, #15
  403ea8:	4611      	mov	r1, r2
  403eaa:	4630      	mov	r0, r6
  403eac:	9201      	str	r2, [sp, #4]
  403eae:	f000 f9a1 	bl	4041f4 <_sbrk_r>
  403eb2:	f1b0 3fff 	cmp.w	r0, #4294967295
  403eb6:	4683      	mov	fp, r0
  403eb8:	9a01      	ldr	r2, [sp, #4]
  403eba:	f000 8158 	beq.w	40416e <_malloc_r+0x4f2>
  403ebe:	4582      	cmp	sl, r0
  403ec0:	f200 80fc 	bhi.w	4040bc <_malloc_r+0x440>
  403ec4:	4b45      	ldr	r3, [pc, #276]	; (403fdc <_malloc_r+0x360>)
  403ec6:	6819      	ldr	r1, [r3, #0]
  403ec8:	45da      	cmp	sl, fp
  403eca:	4411      	add	r1, r2
  403ecc:	6019      	str	r1, [r3, #0]
  403ece:	f000 8153 	beq.w	404178 <_malloc_r+0x4fc>
  403ed2:	f8d9 0000 	ldr.w	r0, [r9]
  403ed6:	f8df e110 	ldr.w	lr, [pc, #272]	; 403fe8 <_malloc_r+0x36c>
  403eda:	3001      	adds	r0, #1
  403edc:	bf1b      	ittet	ne
  403ede:	ebca 0a0b 	rsbne	sl, sl, fp
  403ee2:	4451      	addne	r1, sl
  403ee4:	f8ce b000 	streq.w	fp, [lr]
  403ee8:	6019      	strne	r1, [r3, #0]
  403eea:	f01b 0107 	ands.w	r1, fp, #7
  403eee:	f000 8117 	beq.w	404120 <_malloc_r+0x4a4>
  403ef2:	f1c1 0008 	rsb	r0, r1, #8
  403ef6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403efa:	4483      	add	fp, r0
  403efc:	3108      	adds	r1, #8
  403efe:	445a      	add	r2, fp
  403f00:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403f04:	ebc2 0901 	rsb	r9, r2, r1
  403f08:	4649      	mov	r1, r9
  403f0a:	4630      	mov	r0, r6
  403f0c:	9301      	str	r3, [sp, #4]
  403f0e:	f000 f971 	bl	4041f4 <_sbrk_r>
  403f12:	1c43      	adds	r3, r0, #1
  403f14:	9b01      	ldr	r3, [sp, #4]
  403f16:	f000 813f 	beq.w	404198 <_malloc_r+0x51c>
  403f1a:	ebcb 0200 	rsb	r2, fp, r0
  403f1e:	444a      	add	r2, r9
  403f20:	f042 0201 	orr.w	r2, r2, #1
  403f24:	6819      	ldr	r1, [r3, #0]
  403f26:	f8c7 b008 	str.w	fp, [r7, #8]
  403f2a:	4449      	add	r1, r9
  403f2c:	42bc      	cmp	r4, r7
  403f2e:	f8cb 2004 	str.w	r2, [fp, #4]
  403f32:	6019      	str	r1, [r3, #0]
  403f34:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403fdc <_malloc_r+0x360>
  403f38:	d016      	beq.n	403f68 <_malloc_r+0x2ec>
  403f3a:	f1b8 0f0f 	cmp.w	r8, #15
  403f3e:	f240 80fd 	bls.w	40413c <_malloc_r+0x4c0>
  403f42:	6862      	ldr	r2, [r4, #4]
  403f44:	f1a8 030c 	sub.w	r3, r8, #12
  403f48:	f023 0307 	bic.w	r3, r3, #7
  403f4c:	18e0      	adds	r0, r4, r3
  403f4e:	f002 0201 	and.w	r2, r2, #1
  403f52:	f04f 0e05 	mov.w	lr, #5
  403f56:	431a      	orrs	r2, r3
  403f58:	2b0f      	cmp	r3, #15
  403f5a:	6062      	str	r2, [r4, #4]
  403f5c:	f8c0 e004 	str.w	lr, [r0, #4]
  403f60:	f8c0 e008 	str.w	lr, [r0, #8]
  403f64:	f200 811c 	bhi.w	4041a0 <_malloc_r+0x524>
  403f68:	4b1d      	ldr	r3, [pc, #116]	; (403fe0 <_malloc_r+0x364>)
  403f6a:	68bc      	ldr	r4, [r7, #8]
  403f6c:	681a      	ldr	r2, [r3, #0]
  403f6e:	4291      	cmp	r1, r2
  403f70:	bf88      	it	hi
  403f72:	6019      	strhi	r1, [r3, #0]
  403f74:	4b1b      	ldr	r3, [pc, #108]	; (403fe4 <_malloc_r+0x368>)
  403f76:	681a      	ldr	r2, [r3, #0]
  403f78:	4291      	cmp	r1, r2
  403f7a:	6862      	ldr	r2, [r4, #4]
  403f7c:	bf88      	it	hi
  403f7e:	6019      	strhi	r1, [r3, #0]
  403f80:	f022 0203 	bic.w	r2, r2, #3
  403f84:	4295      	cmp	r5, r2
  403f86:	eba2 0305 	sub.w	r3, r2, r5
  403f8a:	d801      	bhi.n	403f90 <_malloc_r+0x314>
  403f8c:	2b0f      	cmp	r3, #15
  403f8e:	dc04      	bgt.n	403f9a <_malloc_r+0x31e>
  403f90:	4630      	mov	r0, r6
  403f92:	f000 f92d 	bl	4041f0 <__malloc_unlock>
  403f96:	2400      	movs	r4, #0
  403f98:	e738      	b.n	403e0c <_malloc_r+0x190>
  403f9a:	1962      	adds	r2, r4, r5
  403f9c:	f043 0301 	orr.w	r3, r3, #1
  403fa0:	f045 0501 	orr.w	r5, r5, #1
  403fa4:	6065      	str	r5, [r4, #4]
  403fa6:	4630      	mov	r0, r6
  403fa8:	60ba      	str	r2, [r7, #8]
  403faa:	6053      	str	r3, [r2, #4]
  403fac:	f000 f920 	bl	4041f0 <__malloc_unlock>
  403fb0:	3408      	adds	r4, #8
  403fb2:	4620      	mov	r0, r4
  403fb4:	b003      	add	sp, #12
  403fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fba:	2b14      	cmp	r3, #20
  403fbc:	d971      	bls.n	4040a2 <_malloc_r+0x426>
  403fbe:	2b54      	cmp	r3, #84	; 0x54
  403fc0:	f200 80a4 	bhi.w	40410c <_malloc_r+0x490>
  403fc4:	0b28      	lsrs	r0, r5, #12
  403fc6:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  403fca:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403fce:	306e      	adds	r0, #110	; 0x6e
  403fd0:	e676      	b.n	403cc0 <_malloc_r+0x44>
  403fd2:	bf00      	nop
  403fd4:	2000043c 	.word	0x2000043c
  403fd8:	20000a94 	.word	0x20000a94
  403fdc:	20000a98 	.word	0x20000a98
  403fe0:	20000a90 	.word	0x20000a90
  403fe4:	20000a8c 	.word	0x20000a8c
  403fe8:	20000848 	.word	0x20000848
  403fec:	0a5a      	lsrs	r2, r3, #9
  403fee:	2a04      	cmp	r2, #4
  403ff0:	d95e      	bls.n	4040b0 <_malloc_r+0x434>
  403ff2:	2a14      	cmp	r2, #20
  403ff4:	f200 80b3 	bhi.w	40415e <_malloc_r+0x4e2>
  403ff8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403ffc:	0049      	lsls	r1, r1, #1
  403ffe:	325b      	adds	r2, #91	; 0x5b
  404000:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404004:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  404008:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4041e8 <_malloc_r+0x56c>
  40400c:	f1ac 0c08 	sub.w	ip, ip, #8
  404010:	458c      	cmp	ip, r1
  404012:	f000 8088 	beq.w	404126 <_malloc_r+0x4aa>
  404016:	684a      	ldr	r2, [r1, #4]
  404018:	f022 0203 	bic.w	r2, r2, #3
  40401c:	4293      	cmp	r3, r2
  40401e:	d202      	bcs.n	404026 <_malloc_r+0x3aa>
  404020:	6889      	ldr	r1, [r1, #8]
  404022:	458c      	cmp	ip, r1
  404024:	d1f7      	bne.n	404016 <_malloc_r+0x39a>
  404026:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40402a:	687a      	ldr	r2, [r7, #4]
  40402c:	f8c4 c00c 	str.w	ip, [r4, #12]
  404030:	60a1      	str	r1, [r4, #8]
  404032:	f8cc 4008 	str.w	r4, [ip, #8]
  404036:	60cc      	str	r4, [r1, #12]
  404038:	e688      	b.n	403d4c <_malloc_r+0xd0>
  40403a:	1963      	adds	r3, r4, r5
  40403c:	f042 0701 	orr.w	r7, r2, #1
  404040:	f045 0501 	orr.w	r5, r5, #1
  404044:	6065      	str	r5, [r4, #4]
  404046:	4630      	mov	r0, r6
  404048:	614b      	str	r3, [r1, #20]
  40404a:	610b      	str	r3, [r1, #16]
  40404c:	f8c3 e00c 	str.w	lr, [r3, #12]
  404050:	f8c3 e008 	str.w	lr, [r3, #8]
  404054:	605f      	str	r7, [r3, #4]
  404056:	509a      	str	r2, [r3, r2]
  404058:	3408      	adds	r4, #8
  40405a:	f000 f8c9 	bl	4041f0 <__malloc_unlock>
  40405e:	e6d5      	b.n	403e0c <_malloc_r+0x190>
  404060:	684a      	ldr	r2, [r1, #4]
  404062:	e673      	b.n	403d4c <_malloc_r+0xd0>
  404064:	f108 0801 	add.w	r8, r8, #1
  404068:	f018 0f03 	tst.w	r8, #3
  40406c:	f10c 0c08 	add.w	ip, ip, #8
  404070:	f47f ae7f 	bne.w	403d72 <_malloc_r+0xf6>
  404074:	e030      	b.n	4040d8 <_malloc_r+0x45c>
  404076:	68dc      	ldr	r4, [r3, #12]
  404078:	42a3      	cmp	r3, r4
  40407a:	bf08      	it	eq
  40407c:	3002      	addeq	r0, #2
  40407e:	f43f ae35 	beq.w	403cec <_malloc_r+0x70>
  404082:	e6b3      	b.n	403dec <_malloc_r+0x170>
  404084:	440b      	add	r3, r1
  404086:	460c      	mov	r4, r1
  404088:	685a      	ldr	r2, [r3, #4]
  40408a:	68c9      	ldr	r1, [r1, #12]
  40408c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404090:	f042 0201 	orr.w	r2, r2, #1
  404094:	605a      	str	r2, [r3, #4]
  404096:	4630      	mov	r0, r6
  404098:	60e9      	str	r1, [r5, #12]
  40409a:	608d      	str	r5, [r1, #8]
  40409c:	f000 f8a8 	bl	4041f0 <__malloc_unlock>
  4040a0:	e6b4      	b.n	403e0c <_malloc_r+0x190>
  4040a2:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4040a6:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4040aa:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4040ae:	e607      	b.n	403cc0 <_malloc_r+0x44>
  4040b0:	099a      	lsrs	r2, r3, #6
  4040b2:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4040b6:	0049      	lsls	r1, r1, #1
  4040b8:	3238      	adds	r2, #56	; 0x38
  4040ba:	e7a1      	b.n	404000 <_malloc_r+0x384>
  4040bc:	42bc      	cmp	r4, r7
  4040be:	4b4a      	ldr	r3, [pc, #296]	; (4041e8 <_malloc_r+0x56c>)
  4040c0:	f43f af00 	beq.w	403ec4 <_malloc_r+0x248>
  4040c4:	689c      	ldr	r4, [r3, #8]
  4040c6:	6862      	ldr	r2, [r4, #4]
  4040c8:	f022 0203 	bic.w	r2, r2, #3
  4040cc:	e75a      	b.n	403f84 <_malloc_r+0x308>
  4040ce:	f859 3908 	ldr.w	r3, [r9], #-8
  4040d2:	4599      	cmp	r9, r3
  4040d4:	f040 8082 	bne.w	4041dc <_malloc_r+0x560>
  4040d8:	f010 0f03 	tst.w	r0, #3
  4040dc:	f100 30ff 	add.w	r0, r0, #4294967295
  4040e0:	d1f5      	bne.n	4040ce <_malloc_r+0x452>
  4040e2:	687b      	ldr	r3, [r7, #4]
  4040e4:	ea23 0304 	bic.w	r3, r3, r4
  4040e8:	607b      	str	r3, [r7, #4]
  4040ea:	0064      	lsls	r4, r4, #1
  4040ec:	429c      	cmp	r4, r3
  4040ee:	f63f aebd 	bhi.w	403e6c <_malloc_r+0x1f0>
  4040f2:	2c00      	cmp	r4, #0
  4040f4:	f43f aeba 	beq.w	403e6c <_malloc_r+0x1f0>
  4040f8:	421c      	tst	r4, r3
  4040fa:	4640      	mov	r0, r8
  4040fc:	f47f ae35 	bne.w	403d6a <_malloc_r+0xee>
  404100:	0064      	lsls	r4, r4, #1
  404102:	421c      	tst	r4, r3
  404104:	f100 0004 	add.w	r0, r0, #4
  404108:	d0fa      	beq.n	404100 <_malloc_r+0x484>
  40410a:	e62e      	b.n	403d6a <_malloc_r+0xee>
  40410c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404110:	d818      	bhi.n	404144 <_malloc_r+0x4c8>
  404112:	0be8      	lsrs	r0, r5, #15
  404114:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  404118:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40411c:	3077      	adds	r0, #119	; 0x77
  40411e:	e5cf      	b.n	403cc0 <_malloc_r+0x44>
  404120:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404124:	e6eb      	b.n	403efe <_malloc_r+0x282>
  404126:	2101      	movs	r1, #1
  404128:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40412c:	1092      	asrs	r2, r2, #2
  40412e:	fa01 f202 	lsl.w	r2, r1, r2
  404132:	431a      	orrs	r2, r3
  404134:	f8c8 2004 	str.w	r2, [r8, #4]
  404138:	4661      	mov	r1, ip
  40413a:	e777      	b.n	40402c <_malloc_r+0x3b0>
  40413c:	2301      	movs	r3, #1
  40413e:	f8cb 3004 	str.w	r3, [fp, #4]
  404142:	e725      	b.n	403f90 <_malloc_r+0x314>
  404144:	f240 5254 	movw	r2, #1364	; 0x554
  404148:	4293      	cmp	r3, r2
  40414a:	d820      	bhi.n	40418e <_malloc_r+0x512>
  40414c:	0ca8      	lsrs	r0, r5, #18
  40414e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404152:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404156:	307c      	adds	r0, #124	; 0x7c
  404158:	e5b2      	b.n	403cc0 <_malloc_r+0x44>
  40415a:	3210      	adds	r2, #16
  40415c:	e6a4      	b.n	403ea8 <_malloc_r+0x22c>
  40415e:	2a54      	cmp	r2, #84	; 0x54
  404160:	d826      	bhi.n	4041b0 <_malloc_r+0x534>
  404162:	0b1a      	lsrs	r2, r3, #12
  404164:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404168:	0049      	lsls	r1, r1, #1
  40416a:	326e      	adds	r2, #110	; 0x6e
  40416c:	e748      	b.n	404000 <_malloc_r+0x384>
  40416e:	68bc      	ldr	r4, [r7, #8]
  404170:	6862      	ldr	r2, [r4, #4]
  404172:	f022 0203 	bic.w	r2, r2, #3
  404176:	e705      	b.n	403f84 <_malloc_r+0x308>
  404178:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40417c:	2800      	cmp	r0, #0
  40417e:	f47f aea8 	bne.w	403ed2 <_malloc_r+0x256>
  404182:	4442      	add	r2, r8
  404184:	68bb      	ldr	r3, [r7, #8]
  404186:	f042 0201 	orr.w	r2, r2, #1
  40418a:	605a      	str	r2, [r3, #4]
  40418c:	e6ec      	b.n	403f68 <_malloc_r+0x2ec>
  40418e:	23fe      	movs	r3, #254	; 0xfe
  404190:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404194:	207e      	movs	r0, #126	; 0x7e
  404196:	e593      	b.n	403cc0 <_malloc_r+0x44>
  404198:	2201      	movs	r2, #1
  40419a:	f04f 0900 	mov.w	r9, #0
  40419e:	e6c1      	b.n	403f24 <_malloc_r+0x2a8>
  4041a0:	f104 0108 	add.w	r1, r4, #8
  4041a4:	4630      	mov	r0, r6
  4041a6:	f7ff fc1f 	bl	4039e8 <_free_r>
  4041aa:	f8d9 1000 	ldr.w	r1, [r9]
  4041ae:	e6db      	b.n	403f68 <_malloc_r+0x2ec>
  4041b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4041b4:	d805      	bhi.n	4041c2 <_malloc_r+0x546>
  4041b6:	0bda      	lsrs	r2, r3, #15
  4041b8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4041bc:	0049      	lsls	r1, r1, #1
  4041be:	3277      	adds	r2, #119	; 0x77
  4041c0:	e71e      	b.n	404000 <_malloc_r+0x384>
  4041c2:	f240 5154 	movw	r1, #1364	; 0x554
  4041c6:	428a      	cmp	r2, r1
  4041c8:	d805      	bhi.n	4041d6 <_malloc_r+0x55a>
  4041ca:	0c9a      	lsrs	r2, r3, #18
  4041cc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4041d0:	0049      	lsls	r1, r1, #1
  4041d2:	327c      	adds	r2, #124	; 0x7c
  4041d4:	e714      	b.n	404000 <_malloc_r+0x384>
  4041d6:	21fe      	movs	r1, #254	; 0xfe
  4041d8:	227e      	movs	r2, #126	; 0x7e
  4041da:	e711      	b.n	404000 <_malloc_r+0x384>
  4041dc:	687b      	ldr	r3, [r7, #4]
  4041de:	e784      	b.n	4040ea <_malloc_r+0x46e>
  4041e0:	08e8      	lsrs	r0, r5, #3
  4041e2:	1c43      	adds	r3, r0, #1
  4041e4:	005b      	lsls	r3, r3, #1
  4041e6:	e5f8      	b.n	403dda <_malloc_r+0x15e>
  4041e8:	2000043c 	.word	0x2000043c

004041ec <__malloc_lock>:
  4041ec:	4770      	bx	lr
  4041ee:	bf00      	nop

004041f0 <__malloc_unlock>:
  4041f0:	4770      	bx	lr
  4041f2:	bf00      	nop

004041f4 <_sbrk_r>:
  4041f4:	b538      	push	{r3, r4, r5, lr}
  4041f6:	4c07      	ldr	r4, [pc, #28]	; (404214 <_sbrk_r+0x20>)
  4041f8:	2300      	movs	r3, #0
  4041fa:	4605      	mov	r5, r0
  4041fc:	4608      	mov	r0, r1
  4041fe:	6023      	str	r3, [r4, #0]
  404200:	f7fd ff64 	bl	4020cc <_sbrk>
  404204:	1c43      	adds	r3, r0, #1
  404206:	d000      	beq.n	40420a <_sbrk_r+0x16>
  404208:	bd38      	pop	{r3, r4, r5, pc}
  40420a:	6823      	ldr	r3, [r4, #0]
  40420c:	2b00      	cmp	r3, #0
  40420e:	d0fb      	beq.n	404208 <_sbrk_r+0x14>
  404210:	602b      	str	r3, [r5, #0]
  404212:	bd38      	pop	{r3, r4, r5, pc}
  404214:	20000ccc 	.word	0x20000ccc

00404218 <__sread>:
  404218:	b510      	push	{r4, lr}
  40421a:	460c      	mov	r4, r1
  40421c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404220:	f000 f924 	bl	40446c <_read_r>
  404224:	2800      	cmp	r0, #0
  404226:	db03      	blt.n	404230 <__sread+0x18>
  404228:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40422a:	4403      	add	r3, r0
  40422c:	6523      	str	r3, [r4, #80]	; 0x50
  40422e:	bd10      	pop	{r4, pc}
  404230:	89a3      	ldrh	r3, [r4, #12]
  404232:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404236:	81a3      	strh	r3, [r4, #12]
  404238:	bd10      	pop	{r4, pc}
  40423a:	bf00      	nop

0040423c <__swrite>:
  40423c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404240:	4616      	mov	r6, r2
  404242:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404246:	461f      	mov	r7, r3
  404248:	05d3      	lsls	r3, r2, #23
  40424a:	460c      	mov	r4, r1
  40424c:	4605      	mov	r5, r0
  40424e:	d507      	bpl.n	404260 <__swrite+0x24>
  404250:	2200      	movs	r2, #0
  404252:	2302      	movs	r3, #2
  404254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404258:	f000 f8f2 	bl	404440 <_lseek_r>
  40425c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404264:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404268:	81a2      	strh	r2, [r4, #12]
  40426a:	463b      	mov	r3, r7
  40426c:	4632      	mov	r2, r6
  40426e:	4628      	mov	r0, r5
  404270:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404274:	f000 b814 	b.w	4042a0 <_write_r>

00404278 <__sseek>:
  404278:	b510      	push	{r4, lr}
  40427a:	460c      	mov	r4, r1
  40427c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404280:	f000 f8de 	bl	404440 <_lseek_r>
  404284:	89a3      	ldrh	r3, [r4, #12]
  404286:	1c42      	adds	r2, r0, #1
  404288:	bf0e      	itee	eq
  40428a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40428e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404292:	6520      	strne	r0, [r4, #80]	; 0x50
  404294:	81a3      	strh	r3, [r4, #12]
  404296:	bd10      	pop	{r4, pc}

00404298 <__sclose>:
  404298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40429c:	f000 b868 	b.w	404370 <_close_r>

004042a0 <_write_r>:
  4042a0:	b570      	push	{r4, r5, r6, lr}
  4042a2:	460d      	mov	r5, r1
  4042a4:	4c08      	ldr	r4, [pc, #32]	; (4042c8 <_write_r+0x28>)
  4042a6:	4611      	mov	r1, r2
  4042a8:	4606      	mov	r6, r0
  4042aa:	461a      	mov	r2, r3
  4042ac:	4628      	mov	r0, r5
  4042ae:	2300      	movs	r3, #0
  4042b0:	6023      	str	r3, [r4, #0]
  4042b2:	f7fc fb0f 	bl	4008d4 <_write>
  4042b6:	1c43      	adds	r3, r0, #1
  4042b8:	d000      	beq.n	4042bc <_write_r+0x1c>
  4042ba:	bd70      	pop	{r4, r5, r6, pc}
  4042bc:	6823      	ldr	r3, [r4, #0]
  4042be:	2b00      	cmp	r3, #0
  4042c0:	d0fb      	beq.n	4042ba <_write_r+0x1a>
  4042c2:	6033      	str	r3, [r6, #0]
  4042c4:	bd70      	pop	{r4, r5, r6, pc}
  4042c6:	bf00      	nop
  4042c8:	20000ccc 	.word	0x20000ccc

004042cc <__register_exitproc>:
  4042cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4042d0:	4c25      	ldr	r4, [pc, #148]	; (404368 <__register_exitproc+0x9c>)
  4042d2:	6825      	ldr	r5, [r4, #0]
  4042d4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4042d8:	4606      	mov	r6, r0
  4042da:	4688      	mov	r8, r1
  4042dc:	4692      	mov	sl, r2
  4042de:	4699      	mov	r9, r3
  4042e0:	b3c4      	cbz	r4, 404354 <__register_exitproc+0x88>
  4042e2:	6860      	ldr	r0, [r4, #4]
  4042e4:	281f      	cmp	r0, #31
  4042e6:	dc17      	bgt.n	404318 <__register_exitproc+0x4c>
  4042e8:	1c43      	adds	r3, r0, #1
  4042ea:	b176      	cbz	r6, 40430a <__register_exitproc+0x3e>
  4042ec:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4042f0:	2201      	movs	r2, #1
  4042f2:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4042f6:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4042fa:	4082      	lsls	r2, r0
  4042fc:	4311      	orrs	r1, r2
  4042fe:	2e02      	cmp	r6, #2
  404300:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404304:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404308:	d01e      	beq.n	404348 <__register_exitproc+0x7c>
  40430a:	3002      	adds	r0, #2
  40430c:	6063      	str	r3, [r4, #4]
  40430e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404312:	2000      	movs	r0, #0
  404314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404318:	4b14      	ldr	r3, [pc, #80]	; (40436c <__register_exitproc+0xa0>)
  40431a:	b303      	cbz	r3, 40435e <__register_exitproc+0x92>
  40431c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404320:	f7ff fca4 	bl	403c6c <malloc>
  404324:	4604      	mov	r4, r0
  404326:	b1d0      	cbz	r0, 40435e <__register_exitproc+0x92>
  404328:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40432c:	2700      	movs	r7, #0
  40432e:	e880 0088 	stmia.w	r0, {r3, r7}
  404332:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404336:	4638      	mov	r0, r7
  404338:	2301      	movs	r3, #1
  40433a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40433e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404342:	2e00      	cmp	r6, #0
  404344:	d0e1      	beq.n	40430a <__register_exitproc+0x3e>
  404346:	e7d1      	b.n	4042ec <__register_exitproc+0x20>
  404348:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40434c:	430a      	orrs	r2, r1
  40434e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404352:	e7da      	b.n	40430a <__register_exitproc+0x3e>
  404354:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404358:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40435c:	e7c1      	b.n	4042e2 <__register_exitproc+0x16>
  40435e:	f04f 30ff 	mov.w	r0, #4294967295
  404362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404366:	bf00      	nop
  404368:	004044cc 	.word	0x004044cc
  40436c:	00403c6d 	.word	0x00403c6d

00404370 <_close_r>:
  404370:	b538      	push	{r3, r4, r5, lr}
  404372:	4c07      	ldr	r4, [pc, #28]	; (404390 <_close_r+0x20>)
  404374:	2300      	movs	r3, #0
  404376:	4605      	mov	r5, r0
  404378:	4608      	mov	r0, r1
  40437a:	6023      	str	r3, [r4, #0]
  40437c:	f7fd fed2 	bl	402124 <_close>
  404380:	1c43      	adds	r3, r0, #1
  404382:	d000      	beq.n	404386 <_close_r+0x16>
  404384:	bd38      	pop	{r3, r4, r5, pc}
  404386:	6823      	ldr	r3, [r4, #0]
  404388:	2b00      	cmp	r3, #0
  40438a:	d0fb      	beq.n	404384 <_close_r+0x14>
  40438c:	602b      	str	r3, [r5, #0]
  40438e:	bd38      	pop	{r3, r4, r5, pc}
  404390:	20000ccc 	.word	0x20000ccc

00404394 <_fclose_r>:
  404394:	2900      	cmp	r1, #0
  404396:	d03d      	beq.n	404414 <_fclose_r+0x80>
  404398:	b570      	push	{r4, r5, r6, lr}
  40439a:	4605      	mov	r5, r0
  40439c:	460c      	mov	r4, r1
  40439e:	b108      	cbz	r0, 4043a4 <_fclose_r+0x10>
  4043a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4043a2:	b37b      	cbz	r3, 404404 <_fclose_r+0x70>
  4043a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4043a8:	b90b      	cbnz	r3, 4043ae <_fclose_r+0x1a>
  4043aa:	2000      	movs	r0, #0
  4043ac:	bd70      	pop	{r4, r5, r6, pc}
  4043ae:	4621      	mov	r1, r4
  4043b0:	4628      	mov	r0, r5
  4043b2:	f7ff f975 	bl	4036a0 <__sflush_r>
  4043b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4043b8:	4606      	mov	r6, r0
  4043ba:	b133      	cbz	r3, 4043ca <_fclose_r+0x36>
  4043bc:	69e1      	ldr	r1, [r4, #28]
  4043be:	4628      	mov	r0, r5
  4043c0:	4798      	blx	r3
  4043c2:	2800      	cmp	r0, #0
  4043c4:	bfb8      	it	lt
  4043c6:	f04f 36ff 	movlt.w	r6, #4294967295
  4043ca:	89a3      	ldrh	r3, [r4, #12]
  4043cc:	061b      	lsls	r3, r3, #24
  4043ce:	d41c      	bmi.n	40440a <_fclose_r+0x76>
  4043d0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4043d2:	b141      	cbz	r1, 4043e6 <_fclose_r+0x52>
  4043d4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4043d8:	4299      	cmp	r1, r3
  4043da:	d002      	beq.n	4043e2 <_fclose_r+0x4e>
  4043dc:	4628      	mov	r0, r5
  4043de:	f7ff fb03 	bl	4039e8 <_free_r>
  4043e2:	2300      	movs	r3, #0
  4043e4:	6323      	str	r3, [r4, #48]	; 0x30
  4043e6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4043e8:	b121      	cbz	r1, 4043f4 <_fclose_r+0x60>
  4043ea:	4628      	mov	r0, r5
  4043ec:	f7ff fafc 	bl	4039e8 <_free_r>
  4043f0:	2300      	movs	r3, #0
  4043f2:	6463      	str	r3, [r4, #68]	; 0x44
  4043f4:	f7ff fa92 	bl	40391c <__sfp_lock_acquire>
  4043f8:	2300      	movs	r3, #0
  4043fa:	81a3      	strh	r3, [r4, #12]
  4043fc:	f7ff fa90 	bl	403920 <__sfp_lock_release>
  404400:	4630      	mov	r0, r6
  404402:	bd70      	pop	{r4, r5, r6, pc}
  404404:	f7ff fa84 	bl	403910 <__sinit>
  404408:	e7cc      	b.n	4043a4 <_fclose_r+0x10>
  40440a:	6921      	ldr	r1, [r4, #16]
  40440c:	4628      	mov	r0, r5
  40440e:	f7ff faeb 	bl	4039e8 <_free_r>
  404412:	e7dd      	b.n	4043d0 <_fclose_r+0x3c>
  404414:	2000      	movs	r0, #0
  404416:	4770      	bx	lr

00404418 <_fstat_r>:
  404418:	b538      	push	{r3, r4, r5, lr}
  40441a:	460b      	mov	r3, r1
  40441c:	4c07      	ldr	r4, [pc, #28]	; (40443c <_fstat_r+0x24>)
  40441e:	4605      	mov	r5, r0
  404420:	4611      	mov	r1, r2
  404422:	4618      	mov	r0, r3
  404424:	2300      	movs	r3, #0
  404426:	6023      	str	r3, [r4, #0]
  404428:	f7fd fe88 	bl	40213c <_fstat>
  40442c:	1c43      	adds	r3, r0, #1
  40442e:	d000      	beq.n	404432 <_fstat_r+0x1a>
  404430:	bd38      	pop	{r3, r4, r5, pc}
  404432:	6823      	ldr	r3, [r4, #0]
  404434:	2b00      	cmp	r3, #0
  404436:	d0fb      	beq.n	404430 <_fstat_r+0x18>
  404438:	602b      	str	r3, [r5, #0]
  40443a:	bd38      	pop	{r3, r4, r5, pc}
  40443c:	20000ccc 	.word	0x20000ccc

00404440 <_lseek_r>:
  404440:	b570      	push	{r4, r5, r6, lr}
  404442:	460d      	mov	r5, r1
  404444:	4c08      	ldr	r4, [pc, #32]	; (404468 <_lseek_r+0x28>)
  404446:	4611      	mov	r1, r2
  404448:	4606      	mov	r6, r0
  40444a:	461a      	mov	r2, r3
  40444c:	4628      	mov	r0, r5
  40444e:	2300      	movs	r3, #0
  404450:	6023      	str	r3, [r4, #0]
  404452:	f7fd fe83 	bl	40215c <_lseek>
  404456:	1c43      	adds	r3, r0, #1
  404458:	d000      	beq.n	40445c <_lseek_r+0x1c>
  40445a:	bd70      	pop	{r4, r5, r6, pc}
  40445c:	6823      	ldr	r3, [r4, #0]
  40445e:	2b00      	cmp	r3, #0
  404460:	d0fb      	beq.n	40445a <_lseek_r+0x1a>
  404462:	6033      	str	r3, [r6, #0]
  404464:	bd70      	pop	{r4, r5, r6, pc}
  404466:	bf00      	nop
  404468:	20000ccc 	.word	0x20000ccc

0040446c <_read_r>:
  40446c:	b570      	push	{r4, r5, r6, lr}
  40446e:	460d      	mov	r5, r1
  404470:	4c08      	ldr	r4, [pc, #32]	; (404494 <_read_r+0x28>)
  404472:	4611      	mov	r1, r2
  404474:	4606      	mov	r6, r0
  404476:	461a      	mov	r2, r3
  404478:	4628      	mov	r0, r5
  40447a:	2300      	movs	r3, #0
  40447c:	6023      	str	r3, [r4, #0]
  40447e:	f7fc f9ff 	bl	400880 <_read>
  404482:	1c43      	adds	r3, r0, #1
  404484:	d000      	beq.n	404488 <_read_r+0x1c>
  404486:	bd70      	pop	{r4, r5, r6, pc}
  404488:	6823      	ldr	r3, [r4, #0]
  40448a:	2b00      	cmp	r3, #0
  40448c:	d0fb      	beq.n	404486 <_read_r+0x1a>
  40448e:	6033      	str	r3, [r6, #0]
  404490:	bd70      	pop	{r4, r5, r6, pc}
  404492:	bf00      	nop
  404494:	20000ccc 	.word	0x20000ccc
  404498:	00002580 	.word	0x00002580
  40449c:	000000c0 	.word	0x000000c0
  4044a0:	00000800 	.word	0x00000800
	...
  4044b0:	000e1000 	.word	0x000e1000
  4044b4:	000000c0 	.word	0x000000c0
  4044b8:	00000800 	.word	0x00000800
	...
  4044c8:	00000043 	.word	0x00000043

004044cc <_global_impure_ptr>:
  4044cc:	20000010                                ... 

004044d0 <_init>:
  4044d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044d2:	bf00      	nop
  4044d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044d6:	bc08      	pop	{r3}
  4044d8:	469e      	mov	lr, r3
  4044da:	4770      	bx	lr

004044dc <__init_array_start>:
  4044dc:	00403681 	.word	0x00403681

004044e0 <__frame_dummy_init_array_entry>:
  4044e0:	004000f1                                ..@.

004044e4 <_fini>:
  4044e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044e6:	bf00      	nop
  4044e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044ea:	bc08      	pop	{r3}
  4044ec:	469e      	mov	lr, r3
  4044ee:	4770      	bx	lr

004044f0 <__fini_array_start>:
  4044f0:	004000cd 	.word	0x004000cd
