

================================================================
== Synthesis Summary Report of 'tiled_cim_conv'
================================================================
+ General Information: 
    * Date:           Sun May  7 16:24:45 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+----------+----------+-------------+-------------+-----+
    |                                Modules                                |  Issue |       |  Latency   |  Latency  | Iteration|            | Trip |          |          |          |             |             |     |
    |                                & Loops                                |  Type  | Slack |  (cycles)  |    (ns)   |  Latency |  Interval  | Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+----------+----------+-------------+-------------+-----+
    |+ tiled_cim_conv                                                       |  Timing|  -0.84|  1114280031|  1.114e+10|         -|  1114280032|     -|        no|  87 (31%)|  26 (11%)|  12358 (11%)|  16453 (30%)|    -|
    | + load_v_ref_from_DRAM                                                |       -|   0.00|          43|    430.000|         -|          43|     -|        no|         -|         -|    122 (~0%)|    269 (~0%)|    -|
    |  + load_v_ref_from_DRAM_Pipeline_V_REF_BUFFER                         |       -|   0.00|          35|    350.000|         -|          35|     -|        no|         -|         -|     50 (~0%)|     75 (~0%)|    -|
    |   o V_REF_BUFFER                                                      |       -|   7.30|          33|    330.000|         3|           1|    32|       yes|         -|         -|            -|            -|    -|
    | + load_cim_args_from_DRAM                                             |       -|   0.00|          14|    140.000|         -|          14|     -|        no|         -|         -|    179 (~0%)|    333 (~0%)|    -|
    |  + load_cim_args_from_DRAM_Pipeline_CIM_ARGS_BUFFER                   |       -|   0.00|           5|     50.000|         -|           5|     -|        no|         -|         -|    106 (~0%)|    133 (~0%)|    -|
    |   o CIM_ARGS_BUFFER                                                   |       -|   7.30|           3|     30.000|         3|           1|     2|       yes|         -|         -|            -|            -|    -|
    | o TILE_ROW_TILE_COL                                                   |       -|   7.30|  1114279985|  1.114e+10|   2448967|           -|   455|        no|         -|         -|            -|            -|    -|
    |  + tiled_cim_conv_Pipeline_INPUT_BUFFER_HEIGHT                        |       -|   0.00|        4068|  4.068e+04|         -|        4068|     -|        no|         -|   1 (~0%)|    315 (~0%)|    368 (~0%)|    -|
    |   o INPUT_BUFFER_HEIGHT                                               |      II|   7.30|        4066|  4.066e+04|        34|          21|   193|       yes|         -|         -|            -|            -|    -|
    |  o TILE_WEIGHT                                                        |       -|   7.30|     2444895|  2.445e+07|    488979|           -|     5|        no|         -|         -|            -|            -|    -|
    |   + load_weight_tile_block_from_DRAM                                  |       -|   0.00|        2197|  2.197e+04|         -|        2197|     -|        no|         -|   1 (~0%)|    505 (~0%)|     651 (1%)|    -|
    |    + load_weight_tile_block_from_DRAM_Pipeline_WEIGHT_BUFFER_WIDTH    |       -|   0.00|        2195|  2.195e+04|         -|        2195|     -|        no|         -|   1 (~0%)|    420 (~0%)|    475 (~0%)|    -|
    |     o WEIGHT_BUFFER_HEIGHT_WEIGHT_BUFFER_WIDTH                        |       -|   7.30|        2193|  2.193e+04|        11|           1|  2184|       yes|         -|         -|            -|            -|    -|
    |   + tiled_cim_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |       -|   0.00|        2526|  2.526e+04|         -|        2526|     -|        no|         -|   1 (~0%)|    409 (~0%)|     587 (1%)|    -|
    |    o OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH                         |       -|   7.30|        2524|  2.524e+04|        17|           1|  2509|       yes|         -|         -|            -|            -|    -|
    |   o VITIS_LOOP_12_1_VITIS_LOOP_13_2                                   |       -|   7.30|      484237|  4.842e+06|       193|           -|  2509|        no|         -|         -|            -|            -|    -|
    |    + tiled_cim_conv_Pipeline_VITIS_LOOP_16_3_VITIS_LOOP_19_4          |  Timing|  -0.84|         189|  1.890e+03|         -|         189|     -|        no|         -|  22 (10%)|    6712 (6%)|   7848 (14%)|    -|
    |     o VITIS_LOOP_16_3_VITIS_LOOP_19_4                                 |      II|   7.30|         187|  1.870e+03|        62|           2|    64|       yes|         -|         -|            -|            -|    -|
    +-----------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_mem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_mem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input2d_1       | 0x10   | 32    | W      | Data signal of input2d           |                                                                      |
| s_axi_control | input2d_2       | 0x14   | 32    | W      | Data signal of input2d           |                                                                      |
| s_axi_control | weight2d_cond_1 | 0x1c   | 32    | W      | Data signal of weight2d_cond     |                                                                      |
| s_axi_control | weight2d_cond_2 | 0x20   | 32    | W      | Data signal of weight2d_cond     |                                                                      |
| s_axi_control | v_ref_1         | 0x28   | 32    | W      | Data signal of v_ref             |                                                                      |
| s_axi_control | v_ref_2         | 0x2c   | 32    | W      | Data signal of v_ref             |                                                                      |
| s_axi_control | output_r_1      | 0x34   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2      | 0x38   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | cim_args_1      | 0x40   | 32    | W      | Data signal of cim_args          |                                                                      |
| s_axi_control | cim_args_2      | 0x44   | 32    | W      | Data signal of cim_args          |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------------------------------+
| Argument      | Direction | Datatype                             |
+---------------+-----------+--------------------------------------+
| input2d       | in        | int*                                 |
| weight2d_cond | in        | ap_fixed<26, 6, AP_TRN, AP_WRAP, 0>* |
| v_ref         | inout     | ap_fixed<26, 6, AP_TRN, AP_WRAP, 0>* |
| output        | inout     | int*                                 |
| cim_args      | in        | int*                                 |
+---------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| input2d       | m_axi_mem1    | interface |          |                                           |
| input2d       | s_axi_control | register  | offset   | name=input2d_1 offset=0x10 range=32       |
| input2d       | s_axi_control | register  | offset   | name=input2d_2 offset=0x14 range=32       |
| weight2d_cond | m_axi_mem1    | interface |          |                                           |
| weight2d_cond | s_axi_control | register  | offset   | name=weight2d_cond_1 offset=0x1c range=32 |
| weight2d_cond | s_axi_control | register  | offset   | name=weight2d_cond_2 offset=0x20 range=32 |
| v_ref         | m_axi_mem2    | interface |          |                                           |
| v_ref         | s_axi_control | register  | offset   | name=v_ref_1 offset=0x28 range=32         |
| v_ref         | s_axi_control | register  | offset   | name=v_ref_2 offset=0x2c range=32         |
| output        | m_axi_mem2    | interface |          |                                           |
| output        | s_axi_control | interface | offset   |                                           |
| cim_args      | m_axi_mem3    | interface |          |                                           |
| cim_args      | s_axi_control | register  | offset   | name=cim_args_1 offset=0x40 range=32      |
| cim_args      | s_axi_control | register  | offset   | name=cim_args_2 offset=0x44 range=32      |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+---------------------+-----------+--------+-------+----------------+
| HW Interface | Loop                | Direction | Length | Width | Location       |
+--------------+---------------------+-----------+--------+-------+----------------+
| m_axi_mem2   | V_REF_BUFFER        | read      | 32     | 32    | utils.cpp:61:3 |
| m_axi_mem3   | CIM_ARGS_BUFFER     | read      | 2      | 32    | utils.cpp:78:3 |
| m_axi_mem1   | WEIGHT_BUFFER_WIDTH | read      | 104    | 32    | utils.cpp:44:5 |
| m_axi_mem1   | INPUT_BUFFER_WIDTH  | read      | 21     | 32    | utils.cpp:20:5 |
+--------------+---------------------+-----------+--------+-------+----------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| HW Interface | Variable | Loop                 | Problem                                                                                               | Resolution | Location         |
+--------------+----------+----------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| m_axi_mem1   | input2d  | INPUT_BUFFER_HEIGHT  | Stride is incompatible                                                                                | 214-230    | utils.cpp:18:3   |
| m_axi_mem2   | output   |                      | Access is clobbered by store                                                                          | 214-231    | utils.cpp:101:51 |
| m_axi_mem2   | output   |                      | Access is clobbered by load                                                                           | 214-231    | utils.cpp:101:51 |
| m_axi_mem1   | weights  | WEIGHT_BUFFER_HEIGHT | Stride is incompatible                                                                                | 214-230    | utils.cpp:42:3   |
| m_axi_mem1   | input2d  | INPUT_BUFFER_WIDTH   | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:20:5   |
| m_axi_mem2   | v_ref    | V_REF_BUFFER         | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:61:3   |
| m_axi_mem3   | cim_args | CIM_ARGS_BUFFER      | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:78:3   |
| m_axi_mem1   | weights  | WEIGHT_BUFFER_WIDTH  | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:44:5   |
+--------------+----------+----------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                                                | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+---------------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + tiled_cim_conv                                                    | 26  |        |               |     |        |         |
|   add_ln35_1_fu_1100_p2                                             | -   |        | add_ln35_1    | add | fabric | 0       |
|   add_ln35_fu_1112_p2                                               | -   |        | add_ln35      | add | fabric | 0       |
|   mul_7ns_9ns_14_1_1_U146                                           | -   |        | mul_ln37      | mul | auto   | 0       |
|   mul_3ns_8ns_10_1_1_U147                                           | -   |        | empty_39      | mul | auto   | 0       |
|   add_ln45_1_fu_1160_p2                                             | -   |        | add_ln45_1    | add | fabric | 0       |
|   add_ln45_fu_1172_p2                                               | -   |        | add_ln45      | add | fabric | 0       |
|   add_ln12_1_fu_1202_p2                                             | -   |        | add_ln12_1    | add | fabric | 0       |
|   add_ln12_fu_1208_p2                                               | -   |        | add_ln12      | add | fabric | 0       |
|   mac_muladd_8ns_4ns_4ns_12_4_1_U148                                | 1   |        | mul_ln14      | mul | dsp48  | 3       |
|   mac_muladd_8ns_4ns_4ns_12_4_1_U148                                | 1   |        | add_ln14      | add | dsp48  | 3       |
|   add_ln13_fu_1265_p2                                               | -   |        | add_ln13      | add | fabric | 0       |
|   add_ln37_fu_1178_p2                                               | -   |        | add_ln37      | add | fabric | 0       |
|  + load_v_ref_from_DRAM                                             | 0   |        |               |     |        |         |
|   + load_v_ref_from_DRAM_Pipeline_V_REF_BUFFER                      | 0   |        |               |     |        |         |
|     add_ln61_fu_94_p2                                               | -   |        | add_ln61      | add | fabric | 0       |
|  + load_cim_args_from_DRAM                                          | 0   |        |               |     |        |         |
|   + load_cim_args_from_DRAM_Pipeline_CIM_ARGS_BUFFER                | 0   |        |               |     |        |         |
|     add_ln78_fu_105_p2                                              | -   |        | add_ln78      | add | fabric | 0       |
|  + tiled_cim_conv_Pipeline_INPUT_BUFFER_HEIGHT                      | 1   |        |               |     |        |         |
|    add_ln18_fu_486_p2                                               | -   |        | add_ln18      | add | fabric | 0       |
|    empty_32_fu_439_p2                                               | -   |        | empty_32      | add | fabric | 0       |
|    mul_mul_14ns_10ns_24_4_1_U13                                     | 1   |        | empty_33      | mul | dsp48  | 3       |
|  + load_weight_tile_block_from_DRAM                                 | 1   |        |               |     |        |         |
|    mul_3ns_6ns_8_1_1_U46                                            | -   |        | height_offset | mul | auto   | 0       |
|    mul_3ns_8ns_9_1_1_U47                                            | -   |        | width_offset  | mul | auto   | 0       |
|    tmp_fu_101_p2                                                    | -   |        | tmp           | add | fabric | 0       |
|   + load_weight_tile_block_from_DRAM_Pipeline_WEIGHT_BUFFER_WIDTH   | 1   |        |               |     |        |         |
|     empty_fu_171_p2                                                 | -   |        | empty         | add | fabric | 0       |
|     tmp1_fu_275_p2                                                  | -   |        | tmp1          | add | fabric | 0       |
|     add_ln42_2_fu_183_p2                                            | -   |        | add_ln42_2    | add | fabric | 0       |
|     add_ln42_fu_192_p2                                              | -   |        | add_ln42      | add | fabric | 0       |
|     mac_muladd_5ns_7ns_7ns_12_4_1_U40                               | 1   |        | mul_ln45      | mul | dsp48  | 3       |
|     p_mid1_fu_230_p2                                                | -   |        | p_mid1        | add | fabric | 0       |
|     tmp1_mid1_fu_299_p2                                             | -   |        | tmp1_mid1     | add | fabric | 0       |
|     add_ln42_1_fu_316_p2                                            | -   |        | add_ln42_1    | add | fabric | 0       |
|     mac_muladd_5ns_7ns_7ns_12_4_1_U40                               | 1   |        | add_ln45      | add | dsp48  | 3       |
|     add_ln44_fu_236_p2                                              | -   |        | add_ln44      | add | fabric | 0       |
|  + tiled_cim_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH | 1   |        |               |     |        |         |
|    empty_fu_186_p2                                                  | -   |        | empty         | add | fabric | 0       |
|    add_ln101_1_fu_212_p2                                            | -   |        | add_ln101_1   | add | fabric | 0       |
|    add_ln98_1_fu_224_p2                                             | -   |        | add_ln98_1    | add | fabric | 0       |
|    add_ln98_fu_233_p2                                               | -   |        | add_ln98      | add | fabric | 0       |
|    mac_muladd_8ns_4ns_4ns_12_4_1_U139                               | 1   |        | mul_ln101     | mul | dsp48  | 3       |
|    p_mid1_fu_265_p2                                                 | -   |        | p_mid1        | add | fabric | 0       |
|    add_ln101_5_fu_291_p2                                            | -   |        | add_ln101_5   | add | fabric | 0       |
|    mac_muladd_8ns_4ns_4ns_12_4_1_U139                               | 1   |        | add_ln101_6   | add | dsp48  | 3       |
|    add_ln101_fu_332_p2                                              | -   |        | add_ln101     | add | fabric | 0       |
|    add_ln101_3_fu_394_p2                                            | -   |        | add_ln101_3   | add | fabric | 0       |
|    add_ln100_fu_305_p2                                              | -   |        | add_ln100     | add | fabric | 0       |
|  + tiled_cim_conv_Pipeline_VITIS_LOOP_16_3_VITIS_LOOP_19_4          | 22  |        |               |     |        |         |
|    add_ln16_fu_1407_p2                                              | -   |        | add_ln16      | add | fabric | 0       |
|    m_3_fu_1416_p2                                                   | -   |        | m_3           | add | fabric | 0       |
|    empty_30_fu_1862_p2                                              | -   |        | empty_30      | add | fabric | 0       |
|    add_ln1319_fu_2039_p2                                            | -   |        | add_ln1319    | add | fabric | 0       |
|    add_ln1319_1_fu_1879_p2                                          | -   |        | add_ln1319_1  | add | fabric | 0       |
|    add_ln1319_2_fu_1890_p2                                          | -   |        | add_ln1319_2  | add | fabric | 0       |
|    add_ln1319_3_fu_1901_p2                                          | -   |        | add_ln1319_3  | add | fabric | 0       |
|    add_ln1319_4_fu_2050_p2                                          | -   |        | add_ln1319_4  | add | fabric | 0       |
|    add_ln1319_5_fu_2060_p2                                          | -   |        | add_ln1319_5  | add | fabric | 0       |
|    add_ln1319_6_fu_1912_p2                                          | -   |        | add_ln1319_6  | add | fabric | 0       |
|    add_ln1319_7_fu_1923_p2                                          | -   |        | add_ln1319_7  | add | fabric | 0       |
|    add_ln1319_8_fu_1938_p2                                          | -   |        | add_ln1319_8  | add | fabric | 0       |
|    add_ln1319_9_fu_1949_p2                                          | -   |        | add_ln1319_9  | add | fabric | 0       |
|    add_ln1319_10_fu_2070_p2                                         | -   |        | add_ln1319_10 | add | fabric | 0       |
|    add_ln1319_11_fu_1960_p2                                         | -   |        | add_ln1319_11 | add | fabric | 0       |
|    add_ln1319_12_fu_2080_p2                                         | -   |        | add_ln1319_12 | add | fabric | 0       |
|    add_ln1319_13_fu_1971_p2                                         | -   |        | add_ln1319_13 | add | fabric | 0       |
|    add_ln1319_14_fu_1982_p2                                         | -   |        | add_ln1319_14 | add | fabric | 0       |
|    add_ln1319_15_fu_2090_p2                                         | -   |        | add_ln1319_15 | add | fabric | 0       |
|    add_ln1319_16_fu_2104_p2                                         | -   |        | add_ln1319_16 | add | fabric | 0       |
|    add_ln1319_17_fu_2118_p2                                         | -   |        | add_ln1319_17 | add | fabric | 0       |
|    add_ln1319_18_fu_2129_p2                                         | -   |        | add_ln1319_18 | add | fabric | 0       |
|    mul_26s_8ns_26_1_1_U66                                           | 1   |        | mul_ln859_1   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U67                                           | 1   |        | mul_ln859_2   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U55                                           | 1   |        | mul_ln859_3   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U56                                           | 1   |        | mul_ln859_4   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U57                                           | 1   |        | mul_ln859_5   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U68                                           | 1   |        | mul_ln859_6   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U69                                           | 1   |        | mul_ln859_7   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U58                                           | 1   |        | mul_ln859_8   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U59                                           | 1   |        | mul_ln859_9   | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U60                                           | 1   |        | mul_ln859_10  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U61                                           | 1   |        | mul_ln859_11  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U70                                           | 1   |        | mul_ln859_12  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U62                                           | 1   |        | mul_ln859_13  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U71                                           | 1   |        | mul_ln859_14  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U63                                           | 1   |        | mul_ln859_15  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U64                                           | 1   |        | mul_ln859_16  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U65                                           | 1   |        | mul_ln859_17  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U72                                           | 1   |        | mul_ln859_18  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U73                                           | 1   |        | mul_ln859_19  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U74                                           | 1   |        | mul_ln859_20  | mul | auto   | 0       |
|    mul_26s_8ns_26_1_1_U75                                           | 1   |        | mul_ln859_21  | mul | auto   | 0       |
|    add_ln859_9_fu_2378_p2                                           | -   |        | add_ln859_9   | add | fabric | 0       |
|    add_ln859_13_fu_2350_p2                                          | -   |        | add_ln859_13  | add | fabric | 0       |
|    add_ln859_15_fu_2387_p2                                          | -   |        | add_ln859_15  | add | fabric | 0       |
|    add_ln859_16_fu_2391_p2                                          | -   |        | add_ln859_16  | add | fabric | 0       |
|    mul_26s_26s_26_1_1_U76                                           | 1   |        | mul_ln859     | mul | auto   | 0       |
|    temp_fu_2422_p2                                                  | -   |        | temp          | add | fabric | 0       |
|    add_ln45_fu_2646_p2                                              | -   |        | add_ln45      | add | fabric | 0       |
|    add_ln19_fu_2014_p2                                              | -   |        | add_ln19      | add | fabric | 0       |
+---------------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| + tiled_cim_conv      | 87   | 0    |        |                   |         |      |         |
|   input_buf_0_U       | 1    | -    |        | input_buf_0       | ram_1p  | auto | 1       |
|   input_buf_1_U       | 1    | -    |        | input_buf_1       | ram_1p  | auto | 1       |
|   input_buf_2_U       | 1    | -    |        | input_buf_2       | ram_1p  | auto | 1       |
|   input_buf_3_U       | 1    | -    |        | input_buf_3       | ram_1p  | auto | 1       |
|   input_buf_4_U       | 1    | -    |        | input_buf_4       | ram_1p  | auto | 1       |
|   input_buf_5_U       | 1    | -    |        | input_buf_5       | ram_1p  | auto | 1       |
|   input_buf_6_U       | 1    | -    |        | input_buf_6       | ram_1p  | auto | 1       |
|   input_buf_7_U       | 1    | -    |        | input_buf_7       | ram_1p  | auto | 1       |
|   input_buf_8_U       | 1    | -    |        | input_buf_8       | ram_1p  | auto | 1       |
|   input_buf_9_U       | 1    | -    |        | input_buf_9       | ram_1p  | auto | 1       |
|   input_buf_10_U      | 1    | -    |        | input_buf_10      | ram_1p  | auto | 1       |
|   input_buf_11_U      | 1    | -    |        | input_buf_11      | ram_1p  | auto | 1       |
|   input_buf_12_U      | 1    | -    |        | input_buf_12      | ram_1p  | auto | 1       |
|   input_buf_13_U      | 1    | -    |        | input_buf_13      | ram_1p  | auto | 1       |
|   input_buf_14_U      | 1    | -    |        | input_buf_14      | ram_1p  | auto | 1       |
|   input_buf_15_U      | 1    | -    |        | input_buf_15      | ram_1p  | auto | 1       |
|   input_buf_16_U      | 1    | -    |        | input_buf_16      | ram_1p  | auto | 1       |
|   input_buf_17_U      | 1    | -    |        | input_buf_17      | ram_1p  | auto | 1       |
|   input_buf_18_U      | 1    | -    |        | input_buf_18      | ram_1p  | auto | 1       |
|   input_buf_19_U      | 1    | -    |        | input_buf_19      | ram_1p  | auto | 1       |
|   input_buf_20_U      | 1    | -    |        | input_buf_20      | ram_1p  | auto | 1       |
|   weight2d_cond_buf_U | 6    | -    |        | weight2d_cond_buf | rom_np  | auto | 1       |
|   v_ref_buf_U         | -    | -    |        | v_ref_buf         | ram_s2p | auto | 1       |
|   output_buf_U        | 6    | -    |        | output_buf        | ram_1p  | auto | 1       |
+-----------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                   | Location                                               |
+-----------+-----------------------------------------------------------+--------------------------------------------------------+
| interface | m_axi depth=1 port=input2d offset=slave bundle=mem1       | tiled_cim_conv.cpp:12 in tiled_cim_conv, input2d       |
| interface | m_axi depth=1 port=weight2d_cond offset=slave bundle=mem1 | tiled_cim_conv.cpp:13 in tiled_cim_conv, weight2d_cond |
| interface | m_axi depth=1 port=v_ref offset=slave bundle=mem2         | tiled_cim_conv.cpp:14 in tiled_cim_conv, v_ref         |
| interface | m_axi depth=1 port=output offset=slave bundle=mem2        | tiled_cim_conv.cpp:15 in tiled_cim_conv, output        |
| interface | m_axi depth=1 port=cim_args offset=slave bundle=mem3      | tiled_cim_conv.cpp:16 in tiled_cim_conv, cim_args      |
| interface | s_axilite register port=return                            | tiled_cim_conv.cpp:18 in tiled_cim_conv, return        |
| inline    | off                                                       | utils.cpp:36 in load_weight_tile_block_from_dram       |
| inline    | off                                                       | utils.cpp:58 in load_v_ref_from_dram                   |
| inline    | off                                                       | utils.cpp:75 in load_cim_args_from_dram                |
+-----------+-----------------------------------------------------------+--------------------------------------------------------+


