Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Apr 14 00:22:40 2024
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8192)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_halt_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/commit_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mmio/FSM_sequential_mmio_cs_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mmio/FSM_sequential_mmio_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_valid_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[0]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[2]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[3]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.236        0.000                      0                11291        0.034        0.000                      0                11291        3.000        0.000                       0                  2231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clk_50       {0.000 20.000}     40.000          25.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clk_50             9.236        0.000                      0                11291        0.034        0.000                      0                11291       18.750        0.000                       0                  2228  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50                      
(none)        n_clk_fbout                 
(none)                      clk_50        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :            0  Failing Endpoints,  Worst Slack        9.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        30.521ns  (logic 7.732ns (25.334%)  route 22.789ns (74.666%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 45.891 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.324    35.941    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.326    36.267 r  pdu/info_sender/pdu_dmem_rdata_r[15]_i_1/O
                         net (fo=1, routed)           0.494    36.761    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X63Y112        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.491    45.891    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X63Y112        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[15]/C
                         clock pessimism              0.240    46.131    
                         clock uncertainty           -0.067    46.064    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)       -0.067    45.997    mem_bridge/pdu_dmem_rdata_r_reg[15]
  -------------------------------------------------------------------
                         required time                         45.997    
                         arrival time                         -36.761    
  -------------------------------------------------------------------
                         slack                                  9.236    

Slack (MET) :             9.258ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        30.634ns  (logic 7.528ns (24.574%)  route 23.106ns (75.426%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.884ns = ( 45.884 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.952    33.207    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/A0
    SLICE_X56Y87         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    33.538 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.538    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/OD
    SLICE_X56Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    33.779 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    33.779    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/O0
    SLICE_X56Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    33.877 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           1.459    35.336    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.319    35.655 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=6, routed)           1.069    36.724    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[8]
    SLICE_X57Y113        LUT2 (Prop_lut2_I1_O)        0.150    36.874 r  pdu/info_sender/pdu_dmem_rdata_r[8]_i_1/O
                         net (fo=1, routed)           0.000    36.874    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[8]
    SLICE_X57Y113        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.484    45.884    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X57Y113        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[8]/C
                         clock pessimism              0.240    46.124    
                         clock uncertainty           -0.067    46.057    
    SLICE_X57Y113        FDRE (Setup_fdre_C_D)        0.075    46.132    mem_bridge/pdu_dmem_rdata_r_reg[8]
  -------------------------------------------------------------------
                         required time                         46.132    
                         arrival time                         -36.874    
  -------------------------------------------------------------------
                         slack                                  9.258    

Slack (MET) :             9.301ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        30.601ns  (logic 7.738ns (25.287%)  route 22.863ns (74.713%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 45.888 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.802    33.057    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A0
    SLICE_X56Y86         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    33.388 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.388    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OD
    SLICE_X56Y86         MUXF7 (Prop_muxf7_I0_O)      0.241    33.629 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    33.629    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O0
    SLICE_X56Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    33.727 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           1.490    35.217    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.347    35.564 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=4, routed)           0.945    36.509    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[5]
    SLICE_X58Y113        LUT2 (Prop_lut2_I1_O)        0.332    36.841 r  pdu/info_sender/pdu_dmem_rdata_r[5]_i_1/O
                         net (fo=1, routed)           0.000    36.841    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[5]
    SLICE_X58Y113        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.488    45.888    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X58Y113        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[5]/C
                         clock pessimism              0.240    46.128    
                         clock uncertainty           -0.067    46.061    
    SLICE_X58Y113        FDRE (Setup_fdre_C_D)        0.081    46.142    mem_bridge/pdu_dmem_rdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         46.142    
                         arrival time                         -36.841    
  -------------------------------------------------------------------
                         slack                                  9.301    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        30.309ns  (logic 7.729ns (25.500%)  route 22.580ns (74.500%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 45.890 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.744    32.999    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/A0
    SLICE_X56Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    33.330 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.330    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/OD
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    33.571 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    33.571    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/O0
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I0_O)      0.098    33.669 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F8/O
                         net (fo=1, routed)           1.146    34.815    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.348    35.163 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=6, routed)           1.064    36.228    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[9]
    SLICE_X63Y114        LUT2 (Prop_lut2_I1_O)        0.322    36.550 r  pdu/info_sender/pdu_dmem_rdata_r[9]_i_1/O
                         net (fo=1, routed)           0.000    36.550    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[9]
    SLICE_X63Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.490    45.890    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X63Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[9]/C
                         clock pessimism              0.240    46.130    
                         clock uncertainty           -0.067    46.063    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)        0.075    46.138    mem_bridge/pdu_dmem_rdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         46.138    
                         arrival time                         -36.550    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.966ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        29.930ns  (logic 7.530ns (25.159%)  route 22.400ns (74.841%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 45.888 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.575    32.830    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/A0
    SLICE_X56Y92         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    33.161 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.161    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/OD
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    33.402 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    33.402    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/O0
    SLICE_X56Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    33.500 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           1.145    34.645    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.319    34.964 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=4, routed)           1.054    36.018    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[4]
    SLICE_X61Y113        LUT2 (Prop_lut2_I1_O)        0.152    36.170 r  pdu/info_sender/pdu_dmem_rdata_r[4]_i_1/O
                         net (fo=1, routed)           0.000    36.170    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[4]
    SLICE_X61Y113        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.488    45.888    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X61Y113        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[4]/C
                         clock pessimism              0.240    46.128    
                         clock uncertainty           -0.067    46.061    
    SLICE_X61Y113        FDRE (Setup_fdre_C_D)        0.075    46.136    mem_bridge/pdu_dmem_rdata_r_reg[4]
  -------------------------------------------------------------------
                         required time                         46.136    
                         arrival time                         -36.170    
  -------------------------------------------------------------------
                         slack                                  9.966    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        29.689ns  (logic 7.790ns (26.239%)  route 21.899ns (73.761%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 45.888 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.142    32.397    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A0
    SLICE_X60Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    32.825 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    32.825    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X60Y94         MUXF7 (Prop_muxf7_I1_O)      0.214    33.039 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    33.039    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X60Y94         MUXF8 (Prop_muxf8_I1_O)      0.088    33.127 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.161    34.288    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.345    34.633 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=6, routed)           0.970    35.603    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[13]
    SLICE_X59Y114        LUT2 (Prop_lut2_I1_O)        0.326    35.929 r  pdu/info_sender/pdu_dmem_rdata_r[13]_i_1/O
                         net (fo=1, routed)           0.000    35.929    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[13]
    SLICE_X59Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.488    45.888    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X59Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[13]/C
                         clock pessimism              0.240    46.128    
                         clock uncertainty           -0.067    46.061    
    SLICE_X59Y114        FDRE (Setup_fdre_C_D)        0.029    46.090    mem_bridge/pdu_dmem_rdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                         46.090    
                         arrival time                         -35.929    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.260ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        29.681ns  (logic 7.614ns (25.654%)  route 22.066ns (74.346%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 45.890 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.047    32.302    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A0
    SLICE_X60Y95         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.487    32.789 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    32.789    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OA
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    33.003 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000    33.003    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X60Y95         MUXF8 (Prop_muxf8_I1_O)      0.088    33.091 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           1.021    34.112    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.319    34.431 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=4, routed)           1.373    35.804    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[2]
    SLICE_X62Y114        LUT2 (Prop_lut2_I1_O)        0.117    35.921 r  pdu/info_sender/pdu_dmem_rdata_r[2]_i_1/O
                         net (fo=1, routed)           0.000    35.921    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[2]
    SLICE_X62Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.490    45.890    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X62Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[2]/C
                         clock pessimism              0.240    46.130    
                         clock uncertainty           -0.067    46.063    
    SLICE_X62Y114        FDRE (Setup_fdre_C_D)        0.118    46.181    mem_bridge/pdu_dmem_rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         46.181    
                         arrival time                         -35.921    
  -------------------------------------------------------------------
                         slack                                 10.260    

Slack (MET) :             10.273ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        29.630ns  (logic 7.732ns (26.095%)  route 21.898ns (73.905%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 45.890 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         1.913    32.168    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A0
    SLICE_X56Y99         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.499 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.499    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X56Y99         MUXF7 (Prop_muxf7_I0_O)      0.241    32.740 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000    32.740    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X56Y99         MUXF8 (Prop_muxf8_I0_O)      0.098    32.838 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.946    33.783    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.347    34.130 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=4, routed)           1.414    35.545    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[1]
    SLICE_X62Y114        LUT2 (Prop_lut2_I1_O)        0.326    35.871 r  pdu/info_sender/pdu_dmem_rdata_r[1]_i_1/O
                         net (fo=1, routed)           0.000    35.871    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[1]
    SLICE_X62Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.490    45.890    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X62Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[1]/C
                         clock pessimism              0.240    46.130    
                         clock uncertainty           -0.067    46.063    
    SLICE_X62Y114        FDRE (Setup_fdre_C_D)        0.081    46.144    mem_bridge/pdu_dmem_rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         46.144    
                         arrival time                         -35.871    
  -------------------------------------------------------------------
                         slack                                 10.273    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        29.572ns  (logic 7.508ns (25.389%)  route 22.064ns (74.611%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 45.879 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.062    32.317    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/A0
    SLICE_X56Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.374    32.691 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_A/O
                         net (fo=1, routed)           0.000    32.691    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/OA
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    32.905 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F7.A/O
                         net (fo=1, routed)           0.000    32.905    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/O1
    SLICE_X56Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    32.993 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F8/O
                         net (fo=1, routed)           1.383    34.376    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30_n_0
    SLICE_X61Y111        LUT3 (Prop_lut3_I0_O)        0.319    34.695 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           0.993    35.688    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[30]
    SLICE_X58Y122        LUT2 (Prop_lut2_I1_O)        0.124    35.812 r  pdu/info_sender/pdu_dmem_rdata_r[30]_i_1/O
                         net (fo=1, routed)           0.000    35.812    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[30]
    SLICE_X58Y122        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.479    45.879    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X58Y122        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[30]/C
                         clock pessimism              0.240    46.119    
                         clock uncertainty           -0.067    46.052    
    SLICE_X58Y122        FDRE (Setup_fdre_C_D)        0.077    46.129    mem_bridge/pdu_dmem_rdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                         46.129    
                         arrival time                         -35.812    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_50 rise@40.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        29.554ns  (logic 7.528ns (25.472%)  route 22.026ns (74.528%))
  Logic Levels:           32  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 45.888 - 40.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.282    32.537    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/A0
    SLICE_X56Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/OD
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    33.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/F7.B/O
                         net (fo=1, routed)           0.000    33.109    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/O0
    SLICE_X56Y94         MUXF8 (Prop_muxf8_I0_O)      0.098    33.207 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           1.062    34.269    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.319    34.588 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=6, routed)           1.056    35.644    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[14]
    SLICE_X59Y114        LUT2 (Prop_lut2_I1_O)        0.150    35.794 r  pdu/info_sender/pdu_dmem_rdata_r[14]_i_1/O
                         net (fo=1, routed)           0.000    35.794    mem_bridge/pdu_dmem_rdata_r_reg[31]_1[14]
    SLICE_X59Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.488    45.888    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X59Y114        FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[14]/C
                         clock pessimism              0.240    46.128    
                         clock uncertainty           -0.067    46.061    
    SLICE_X59Y114        FDRE (Setup_fdre_C_D)        0.075    46.136    mem_bridge/pdu_dmem_rdata_r_reg[14]
  -------------------------------------------------------------------
                         required time                         46.136    
                         arrival time                         -35.794    
  -------------------------------------------------------------------
                         slack                                 10.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.146     2.133    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD3
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.098    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.146     2.133    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD3
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.098    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.146     2.133    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD3
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.098    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[3]/Q
                         net (fo=248, routed)         0.146     2.133    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD3
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.098    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.117     2.103    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD4
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.058    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.117     2.103    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD4
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.058    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.117     2.103    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD4
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.058    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.742%)  route 0.117ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.566     1.845    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X31Y100        FDRE                                         r  pdu/rx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.986 r  pdu/rx_queue/rear_reg[4]/Q
                         net (fo=247, routed)         0.117     2.103    pdu/rx_queue/fifo_queue_reg_256_319_6_7/ADDRD4
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.837     2.397    pdu/rx_queue/fifo_queue_reg_256_319_6_7/WCLK
    SLICE_X30Y100        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD/CLK
                         clock pessimism             -0.538     1.858    
    SLICE_X30Y100        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.058    pdu/rx_queue/fifo_queue_reg_256_319_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu/commit_pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/info_sender/local_print_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.142%)  route 0.226ns (54.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.550     1.829    cpu/CLK_25MHZ_BUFG
    SLICE_X53Y119        FDRE                                         r  cpu/commit_pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  cpu/commit_pc_reg_reg[4]/Q
                         net (fo=3, routed)           0.226     2.196    pdu/bp_reg/local_print_data_reg[31][4]
    SLICE_X47Y119        LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  pdu/bp_reg/local_print_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.241    pdu/info_sender/local_print_data_reg[62]_1[4]
    SLICE_X47Y119        FDRE                                         r  pdu/info_sender/local_print_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.821     2.381    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X47Y119        FDRE                                         r  pdu/info_sender/local_print_data_reg[4]/C
                         clock pessimism             -0.285     2.095    
    SLICE_X47Y119        FDRE (Hold_fdre_C_D)         0.092     2.187    pdu/info_sender/local_print_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mem_bridge/pdu_imem_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.604%)  route 0.320ns (69.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.556     1.835    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X48Y114        FDRE                                         r  mem_bridge/pdu_imem_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141     1.976 r  mem_bridge/pdu_imem_wdata_r_reg[3]/Q
                         net (fo=9, routed)           0.320     2.296    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/D
    SLICE_X56Y118        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.820     2.380    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/WCLK
    SLICE_X56Y118        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.285     2.094    
    SLICE_X56Y118        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.238    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  CLK_25MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X55Y122   cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X53Y120   cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X54Y124   cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X54Y121   cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X53Y121   cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X54Y121   cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X52Y124   cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X55Y121   cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y117   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.623ns  (logic 5.169ns (44.472%)  route 6.454ns (55.528%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           2.866     4.356    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588     8.068    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.623 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.623    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.155ns  (logic 1.558ns (37.503%)  route 2.597ns (62.497%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.336     1.594    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.639 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.261     2.899    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.155 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.155    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.020ns  (logic 8.300ns (23.701%)  route 26.720ns (76.299%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          2.060    40.165    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X72Y114        LUT5 (Prop_lut5_I3_O)        0.124    40.289 r  pdu/info_sender/rd_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.971    41.260    cpu/sl_unit/D[31]
    SLICE_X73Y123        LDCE                                         r  cpu/sl_unit/rd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.587ns  (logic 8.038ns (23.240%)  route 26.549ns (76.760%))
  Logic Levels:           34  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.142    32.397    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A0
    SLICE_X60Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    32.825 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    32.825    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X60Y94         MUXF7 (Prop_muxf7_I1_O)      0.214    33.039 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    33.039    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X60Y94         MUXF8 (Prop_muxf8_I1_O)      0.088    33.127 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.161    34.288    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X61Y100        LUT3 (Prop_lut3_I2_O)        0.345    34.633 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=6, routed)           2.666    37.299    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[13]
    SLICE_X75Y110        LUT6 (Prop_lut6_I1_O)        0.326    37.625 f  pdu/info_sender/rd_out_reg[13]_i_8/O
                         net (fo=3, routed)           1.180    38.805    pdu/info_sender/rd_out_reg[13]_i_8_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I4_O)        0.124    38.929 f  pdu/info_sender/rd_out_reg[5]_i_3/O
                         net (fo=1, routed)           1.004    39.933    pdu/info_sender/rd_out_reg[5]_i_3_n_2
    SLICE_X73Y109        LUT6 (Prop_lut6_I2_O)        0.124    40.057 r  pdu/info_sender/rd_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.771    40.828    cpu/sl_unit/D[5]
    SLICE_X73Y117        LDCE                                         r  cpu/sl_unit/rd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.422ns  (logic 8.300ns (24.112%)  route 26.122ns (75.888%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          2.054    40.160    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X75Y115        LUT5 (Prop_lut5_I3_O)        0.124    40.284 r  pdu/info_sender/rd_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.379    40.663    cpu/sl_unit/D[20]
    SLICE_X75Y115        LDCE                                         r  cpu/sl_unit/rd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.373ns  (logic 8.300ns (24.147%)  route 26.073ns (75.853%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          2.052    40.158    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X75Y115        LUT5 (Prop_lut5_I3_O)        0.124    40.282 r  pdu/info_sender/rd_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.331    40.613    cpu/sl_unit/D[17]
    SLICE_X75Y117        LDCE                                         r  cpu/sl_unit/rd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.318ns  (logic 8.300ns (24.185%)  route 26.018ns (75.815%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          1.991    40.096    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X73Y113        LUT5 (Prop_lut5_I3_O)        0.124    40.220 r  pdu/info_sender/rd_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.338    40.558    cpu/sl_unit/D[19]
    SLICE_X74Y113        LDCE                                         r  cpu/sl_unit/rd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.085ns  (logic 8.300ns (24.351%)  route 25.785ns (75.649%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          1.717    39.822    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X72Y113        LUT5 (Prop_lut5_I3_O)        0.124    39.946 r  pdu/info_sender/rd_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.379    40.325    cpu/sl_unit/D[16]
    SLICE_X72Y113        LDCE                                         r  cpu/sl_unit/rd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.070ns  (logic 8.300ns (24.362%)  route 25.770ns (75.638%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          2.081    40.186    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X72Y115        LUT5 (Prop_lut5_I3_O)        0.124    40.310 r  pdu/info_sender/rd_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    40.310    cpu/sl_unit/D[30]
    SLICE_X72Y115        LDCE                                         r  cpu/sl_unit/rd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.019ns  (logic 8.300ns (24.398%)  route 25.719ns (75.602%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          1.650    39.756    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X75Y115        LUT5 (Prop_lut5_I3_O)        0.124    39.880 r  pdu/info_sender/rd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.379    40.259    cpu/sl_unit/D[26]
    SLICE_X75Y115        LDCE                                         r  cpu/sl_unit/rd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.001ns  (logic 8.300ns (24.411%)  route 25.701ns (75.589%))
  Logic Levels:           35  (CARRY4=8 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.041    32.296    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A0
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    32.627 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    32.627    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    32.868 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    32.868    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    32.966 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.303    34.270    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I2_O)        0.347    34.617 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=6, routed)           1.079    35.696    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[15]
    SLICE_X65Y112        LUT2 (Prop_lut2_I1_O)        0.320    36.016 f  pdu/info_sender/rd_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.433    36.449    pdu/info_sender/rd_out_reg[31]_i_21_n_2
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.326    36.775 r  pdu/info_sender/rd_out_reg[31]_i_14/O
                         net (fo=1, routed)           1.206    37.981    pdu/info_sender/rd_out_reg[31]_i_14_n_2
    SLICE_X68Y112        LUT6 (Prop_lut6_I4_O)        0.124    38.105 f  pdu/info_sender/rd_out_reg[31]_i_5/O
                         net (fo=24, routed)          1.491    39.596    pdu/info_sender/rd_out_reg[31]_i_5_n_2
    SLICE_X75Y114        LUT5 (Prop_lut5_I3_O)        0.124    39.720 r  pdu/info_sender/rd_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.521    40.242    cpu/sl_unit/D[28]
    SLICE_X75Y114        LDCE                                         r  cpu/sl_unit/rd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.984ns  (logic 7.750ns (22.805%)  route 26.234ns (77.195%))
  Logic Levels:           34  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.608     6.240    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.478     6.718 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.580     7.298    pdu/bp_reg/bp_0_31[5]
    SLICE_X44Y118        LUT1 (Prop_lut1_I0_O)        0.301     7.599 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.599    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.131 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.131    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.245    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.359    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.473    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.587    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.701    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.940 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/O[2]
                         net (fo=2, routed)           0.819     9.759    cpu/pdu_ctrl_ns3[30]
    SLICE_X45Y122        LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  cpu/pdu_ctrl_cs[6]_i_17/O
                         net (fo=1, routed)           0.000    10.061    cpu/pdu_ctrl_cs[6]_i_17_n_2
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.219    11.681    cpu/alu/CO[0]
    SLICE_X55Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.805 r  cpu/alu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=4, routed)           0.597    12.402    pdu/info_sender/commit_inst_reg_reg[29]
    SLICE_X59Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.526 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_20/O
                         net (fo=148, routed)         1.403    13.928    mem_bridge/instruction_memory
    SLICE_X54Y118        LUT3 (Prop_lut3_I1_O)        0.150    14.078 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.852    15.930    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A1
    SLICE_X60Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.328    16.258 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X60Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.499 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    16.499    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X60Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.597 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.238    17.835    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X59Y127        LUT3 (Prop_lut3_I2_O)        0.347    18.182 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=4, routed)           0.854    19.035    pdu/info_sender/spo[23]
    SLICE_X58Y119        LUT2 (Prop_lut2_I0_O)        0.319    19.354 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=34, routed)          1.052    20.406    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X62Y118        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.377    20.783 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=14, routed)          1.315    22.098    pdu/info_sender/rf_rd1[4]
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.359    22.457 f  pdu/info_sender/alu_res0_carry__0_i_12/O
                         net (fo=17, routed)          0.847    23.304    pdu/info_sender/alu_res0_carry__0_i_12_n_2
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.326    23.630 r  pdu/info_sender/alu_res0_carry__0_i_11/O
                         net (fo=119, routed)         1.536    25.166    cpu/my_pc/alu_src1[3]
    SLICE_X74Y128        LUT6 (Prop_lut6_I5_O)        0.124    25.290 f  cpu/my_pc/pc[7]_i_12/O
                         net (fo=5, routed)           0.831    26.121    cpu/my_pc/pc[7]_i_12_n_2
    SLICE_X77Y126        LUT5 (Prop_lut5_I0_O)        0.124    26.245 f  cpu/my_pc/pc[3]_i_14/O
                         net (fo=2, routed)           0.307    26.551    cpu/my_pc/pc_reg[27]_3
    SLICE_X77Y127        LUT5 (Prop_lut5_I4_O)        0.124    26.675 f  cpu/my_pc/pc[3]_i_8/O
                         net (fo=3, routed)           0.827    27.502    pdu/info_sender/pc[3]_i_2_0
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.124    27.626 f  pdu/info_sender/pc[2]_i_4/O
                         net (fo=1, routed)           0.452    28.078    pdu/info_sender/pc[2]_i_4_n_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  pdu/info_sender/pc[2]_i_2/O
                         net (fo=39, routed)          1.900    30.102    pdu/info_sender/pc[31]_i_16_0
    SLICE_X54Y118        LUT3 (Prop_lut3_I2_O)        0.153    30.255 r  pdu/info_sender/data_memory_i_9/O
                         net (fo=256, routed)         2.952    33.207    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/A0
    SLICE_X56Y87         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.331    33.538 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    33.538    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/OD
    SLICE_X56Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    33.779 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    33.779    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/O0
    SLICE_X56Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    33.877 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           1.459    35.336    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8_n_0
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.319    35.655 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=6, routed)           1.697    37.352    pdu/info_sender/pdu_dmem_rdata_r_reg[31]_1[8]
    SLICE_X67Y108        LUT6 (Prop_lut6_I1_O)        0.124    37.476 f  pdu/info_sender/rd_out_reg[8]_i_6/O
                         net (fo=3, routed)           1.106    38.581    pdu/info_sender/rd_out_reg[8]_i_6_n_2
    SLICE_X67Y110        LUT6 (Prop_lut6_I0_O)        0.124    38.705 r  pdu/info_sender/rd_out_reg[8]_i_3/O
                         net (fo=1, routed)           0.639    39.345    pdu/info_sender/rd_out_reg[8]_i_3_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I5_O)        0.124    39.469 r  pdu/info_sender/rd_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.756    40.224    cpu/sl_unit/D[8]
    SLICE_X72Y113        LDCE                                         r  cpu/sl_unit/rd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmio/pdu_uart_ready_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.276ns (37.252%)  route 0.465ns (62.748%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.588     1.867    mmio/CLK_25MHZ_BUFG
    SLICE_X75Y112        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  mmio/pdu_uart_ready_reg_reg[26]/Q
                         net (fo=1, routed)           0.091     2.100    mmio/pdu_uart_ready_reg[26]
    SLICE_X74Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.145 f  mmio/rd_out_reg[26]_i_3/O
                         net (fo=2, routed)           0.152     2.297    pdu/info_sender/rd_out_reg[26]_i_1_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.045     2.342 r  pdu/info_sender/rd_out_reg[26]_i_2/O
                         net (fo=1, routed)           0.105     2.447    pdu/info_sender/rd_out_reg[26]_i_2_n_2
    SLICE_X75Y115        LUT5 (Prop_lut5_I4_O)        0.045     2.492 r  pdu/info_sender/rd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.116     2.608    cpu/sl_unit/D[26]
    SLICE_X75Y115        LDCE                                         r  cpu/sl_unit/rd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/cpu_led_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.276ns (35.768%)  route 0.496ns (64.232%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.562     1.841    mmio/CLK_25MHZ_BUFG
    SLICE_X69Y105        FDRE                                         r  mmio/cpu_led_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  mmio/cpu_led_reg_reg[11]/Q
                         net (fo=1, routed)           0.136     2.119    mmio/cpu_led_reg_reg_n_2_[11]
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.045     2.164 f  mmio/rd_out_reg[11]_i_5/O
                         net (fo=5, routed)           0.163     2.326    pdu/info_sender/rd_out_reg[11]_i_1_0
    SLICE_X71Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.371 r  pdu/info_sender/wd_out_reg[11]_i_2/O
                         net (fo=1, routed)           0.052     2.423    pdu/info_sender/wd_out_reg[11]_i_2_n_2
    SLICE_X71Y107        LUT5 (Prop_lut5_I0_O)        0.045     2.468 r  pdu/info_sender/wd_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.145     2.613    cpu/sl_unit/cpu_uart_valid_reg_reg[31][11]
    SLICE_X71Y107        LDCE                                         r  cpu/sl_unit/wd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/pdu_uart_ready_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.276ns (36.848%)  route 0.473ns (63.152%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.589     1.868    mmio/CLK_25MHZ_BUFG
    SLICE_X73Y105        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  mmio/pdu_uart_ready_reg_reg[12]/Q
                         net (fo=1, routed)           0.097     2.106    mmio/pdu_uart_ready_reg[12]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.045     2.151 f  mmio/rd_out_reg[12]_i_5/O
                         net (fo=5, routed)           0.199     2.350    pdu/info_sender/rd_out_reg[12]_i_1_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.395 r  pdu/info_sender/wd_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.059     2.455    pdu/info_sender/wd_out_reg[12]_i_3_n_2
    SLICE_X72Y107        LUT5 (Prop_lut5_I1_O)        0.045     2.500 r  pdu/info_sender/wd_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.118     2.617    cpu/sl_unit/cpu_uart_valid_reg_reg[31][12]
    SLICE_X72Y107        LDCE                                         r  cpu/sl_unit/wd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/cpu_led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.276ns (35.338%)  route 0.505ns (64.662%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.561     1.840    mmio/CLK_25MHZ_BUFG
    SLICE_X63Y107        FDRE                                         r  mmio/cpu_led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  mmio/cpu_led_reg_reg[1]/Q
                         net (fo=1, routed)           0.166     2.148    mmio/Q[1]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.193 f  mmio/rd_out_reg[1]_i_7/O
                         net (fo=3, routed)           0.176     2.369    pdu/info_sender/rd_out_reg[1]_i_1_0
    SLICE_X63Y110        LUT6 (Prop_lut6_I2_O)        0.045     2.414 r  pdu/info_sender/wd_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.049     2.463    pdu/info_sender/wd_out_reg[1]_i_2_n_2
    SLICE_X63Y110        LUT5 (Prop_lut5_I1_O)        0.045     2.508 r  pdu/info_sender/wd_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     2.621    cpu/sl_unit/cpu_uart_valid_reg_reg[31][1]
    SLICE_X63Y110        LDCE                                         r  cpu/sl_unit/wd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/cpu_uart_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.276ns (32.204%)  route 0.581ns (67.796%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.562     1.841    mmio/CLK_25MHZ_BUFG
    SLICE_X68Y105        FDRE                                         r  mmio/cpu_uart_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  mmio/cpu_uart_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.086     2.068    mmio/cpu_uart_data_reg_reg_n_2_[10]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.113 f  mmio/rd_out_reg[10]_i_5/O
                         net (fo=5, routed)           0.333     2.446    pdu/info_sender/rd_out_reg[10]_i_1_0
    SLICE_X69Y109        LUT6 (Prop_lut6_I1_O)        0.045     2.491 f  pdu/info_sender/wd_out_reg[10]_i_4/O
                         net (fo=1, routed)           0.049     2.540    pdu/info_sender/wd_out_reg[10]_i_4_n_2
    SLICE_X69Y109        LUT5 (Prop_lut5_I3_O)        0.045     2.585 r  pdu/info_sender/wd_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.113     2.698    cpu/sl_unit/cpu_uart_valid_reg_reg[31][10]
    SLICE_X69Y109        LDCE                                         r  cpu/sl_unit/wd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/pdu_uart_ready_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.276ns (33.203%)  route 0.555ns (66.797%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.589     1.868    mmio/CLK_25MHZ_BUFG
    SLICE_X73Y105        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  mmio/pdu_uart_ready_reg_reg[12]/Q
                         net (fo=1, routed)           0.097     2.106    mmio/pdu_uart_ready_reg[12]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.045     2.151 f  mmio/rd_out_reg[12]_i_5/O
                         net (fo=5, routed)           0.318     2.470    pdu/info_sender/rd_out_reg[12]_i_1_0
    SLICE_X76Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.515 f  pdu/info_sender/rd_out_reg[12]_i_2/O
                         net (fo=1, routed)           0.140     2.655    pdu/info_sender/rd_out_reg[12]_i_2_n_2
    SLICE_X76Y111        LUT6 (Prop_lut6_I3_O)        0.045     2.700 r  pdu/info_sender/rd_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.700    cpu/sl_unit/D[12]
    SLICE_X76Y111        LDCE                                         r  cpu/sl_unit/rd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/pdu_uart_ready_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.276ns (31.790%)  route 0.592ns (68.210%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.589     1.868    mmio/CLK_25MHZ_BUFG
    SLICE_X75Y110        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  mmio/pdu_uart_ready_reg_reg[27]/Q
                         net (fo=1, routed)           0.156     2.166    mmio/pdu_uart_ready_reg[27]
    SLICE_X75Y110        LUT6 (Prop_lut6_I1_O)        0.045     2.211 f  mmio/rd_out_reg[27]_i_3/O
                         net (fo=4, routed)           0.224     2.434    pdu/info_sender/rd_out_reg[27]_i_1_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.045     2.479 r  pdu/info_sender/rd_out_reg[27]_i_2/O
                         net (fo=1, routed)           0.212     2.692    pdu/info_sender/rd_out_reg[27]_i_2_n_2
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.045     2.737 r  pdu/info_sender/rd_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.737    cpu/sl_unit/D[27]
    SLICE_X74Y113        LDCE                                         r  cpu/sl_unit/rd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.506ns (56.126%)  route 0.396ns (43.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.558     1.837    cpu/reg_file/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X62Y115        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.227 r  cpu/reg_file/reg_file_reg_r2_0_31_12_17/RAMC/O
                         net (fo=10, routed)          0.276     2.504    pdu/info_sender/rf_rd1[16]
    SLICE_X65Y110        LUT4 (Prop_lut4_I2_O)        0.116     2.620 r  pdu/info_sender/wd_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.119     2.739    cpu/sl_unit/cpu_uart_valid_reg_reg[31][16]
    SLICE_X65Y110        LDCE                                         r  cpu/sl_unit/wd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio/cpu_led_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.276ns (30.570%)  route 0.627ns (69.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.558     1.837    mmio/CLK_25MHZ_BUFG
    SLICE_X65Y113        FDRE                                         r  mmio/cpu_led_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141     1.978 r  mmio/cpu_led_reg_reg[22]/Q
                         net (fo=1, routed)           0.138     2.117    mmio/cpu_led_reg_reg_n_2_[22]
    SLICE_X65Y114        LUT6 (Prop_lut6_I0_O)        0.045     2.162 f  mmio/rd_out_reg[22]_i_3/O
                         net (fo=3, routed)           0.118     2.280    pdu/info_sender/rd_out_reg[22]_i_1_0
    SLICE_X66Y114        LUT6 (Prop_lut6_I2_O)        0.045     2.325 r  pdu/info_sender/rd_out_reg[22]_i_2/O
                         net (fo=1, routed)           0.370     2.695    pdu/info_sender/rd_out_reg[22]_i_2_n_2
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.045     2.740 r  pdu/info_sender/rd_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.740    cpu/sl_unit/D[22]
    SLICE_X74Y113        LDCE                                         r  cpu/sl_unit/rd_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.921ns  (logic 0.434ns (47.121%)  route 0.487ns (52.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.554     1.833    cpu/reg_file/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X62Y119        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.221 r  cpu/reg_file/reg_file_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=10, routed)          0.487     2.708    pdu/info_sender/rf_rd1[21]
    SLICE_X73Y111        LUT4 (Prop_lut4_I2_O)        0.046     2.754 r  pdu/info_sender/wd_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.754    cpu/sl_unit/cpu_uart_valid_reg_reg[31][21]
    SLICE_X73Y111        LDCE                                         r  cpu/sl_unit/wd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50

Max Delay          2079 Endpoints
Min Delay          2079 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.398ns  (logic 1.595ns (12.865%)  route 10.803ns (87.135%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.540    12.398    pdu/rx_queue_n_13
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.494     5.894    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[21]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.398ns  (logic 1.595ns (12.865%)  route 10.803ns (87.135%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.540    12.398    pdu/rx_queue_n_13
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.494     5.894    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[22]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.398ns  (logic 1.595ns (12.865%)  route 10.803ns (87.135%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.540    12.398    pdu/rx_queue_n_13
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.494     5.894    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[23]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.398ns  (logic 1.595ns (12.865%)  route 10.803ns (87.135%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.540    12.398    pdu/rx_queue_n_13
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.494     5.894    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y111        FDRE                                         r  pdu/rx_dq_counter_reg[24]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.383ns  (logic 1.595ns (12.881%)  route 10.788ns (87.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.525    12.383    pdu/rx_queue_n_13
    SLICE_X47Y113        FDRE                                         r  pdu/rx_dq_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.492     5.892    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y113        FDRE                                         r  pdu/rx_dq_counter_reg[29]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.383ns  (logic 1.595ns (12.881%)  route 10.788ns (87.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.525    12.383    pdu/rx_queue_n_13
    SLICE_X47Y113        FDRE                                         r  pdu/rx_dq_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.492     5.892    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y113        FDRE                                         r  pdu/rx_dq_counter_reg[30]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.383ns  (logic 1.595ns (12.881%)  route 10.788ns (87.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.525    12.383    pdu/rx_queue_n_13
    SLICE_X47Y113        FDRE                                         r  pdu/rx_dq_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.492     5.892    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y113        FDRE                                         r  pdu/rx_dq_counter_reg[31]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.251ns  (logic 1.595ns (13.020%)  route 10.656ns (86.980%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.393    12.251    pdu/rx_queue_n_13
    SLICE_X47Y112        FDRE                                         r  pdu/rx_dq_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.493     5.893    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu/rx_dq_counter_reg[25]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.251ns  (logic 1.595ns (13.020%)  route 10.656ns (86.980%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.393    12.251    pdu/rx_queue_n_13
    SLICE_X47Y112        FDRE                                         r  pdu/rx_dq_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.493     5.893    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu/rx_dq_counter_reg[26]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.251ns  (logic 1.595ns (13.020%)  route 10.656ns (86.980%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=947, routed)         9.263    10.734    pdu/rx_queue/rst_IBUF[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.393    12.251    pdu/rx_queue_n_13
    SLICE_X47Y112        FDRE                                         r  pdu/rx_dq_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        1.493     5.893    pdu/CLK_25MHZ_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu/rx_dq_counter_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.516%)  route 0.122ns (43.484%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[23]/G
    SLICE_X69Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[23]/Q
                         net (fo=5, routed)           0.122     0.280    mmio/D[23]
    SLICE_X71Y113        FDRE                                         r  mmio/cpu_led_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.829     2.389    mmio/CLK_25MHZ_BUFG
    SLICE_X71Y113        FDRE                                         r  mmio/cpu_led_reg_reg[23]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.158ns (55.748%)  route 0.125ns (44.252%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[25]/G
    SLICE_X69Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[25]/Q
                         net (fo=5, routed)           0.125     0.283    mmio/D[25]
    SLICE_X71Y113        FDRE                                         r  mmio/cpu_led_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.829     2.389    mmio/CLK_25MHZ_BUFG
    SLICE_X71Y113        FDRE                                         r  mmio/cpu_led_reg_reg[25]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_valid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.167%)  route 0.128ns (44.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[4]/G
    SLICE_X65Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[4]/Q
                         net (fo=6, routed)           0.128     0.286    mmio/D[4]
    SLICE_X63Y106        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.832     2.393    mmio/CLK_25MHZ_BUFG
    SLICE_X63Y106        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[4]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_valid_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.158ns (54.720%)  route 0.131ns (45.280%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[8]/G
    SLICE_X68Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[8]/Q
                         net (fo=5, routed)           0.131     0.289    mmio/D[8]
    SLICE_X67Y107        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.833     2.393    mmio/CLK_25MHZ_BUFG
    SLICE_X67Y107        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[8]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_valid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.158ns (54.718%)  route 0.131ns (45.282%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[5]/G
    SLICE_X65Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[5]/Q
                         net (fo=6, routed)           0.131     0.289    mmio/D[5]
    SLICE_X63Y106        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.832     2.393    mmio/CLK_25MHZ_BUFG
    SLICE_X63Y106        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[5]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_valid_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.158ns (54.687%)  route 0.131ns (45.313%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[22]/G
    SLICE_X68Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[22]/Q
                         net (fo=5, routed)           0.131     0.289    mmio/D[22]
    SLICE_X66Y114        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.829     2.389    mmio/CLK_25MHZ_BUFG
    SLICE_X66Y114        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[22]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.224%)  route 0.133ns (45.776%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[12]/G
    SLICE_X72Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[12]/Q
                         net (fo=5, routed)           0.133     0.291    mmio/D[12]
    SLICE_X73Y106        FDRE                                         r  mmio/cpu_led_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.860     2.421    mmio/CLK_25MHZ_BUFG
    SLICE_X73Y106        FDRE                                         r  mmio/cpu_led_reg_reg[12]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.509%)  route 0.137ns (46.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[30]/G
    SLICE_X64Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[30]/Q
                         net (fo=5, routed)           0.137     0.295    mmio/D[30]
    SLICE_X67Y112        FDRE                                         r  mmio/cpu_led_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.390    mmio/CLK_25MHZ_BUFG
    SLICE_X67Y112        FDRE                                         r  mmio/cpu_led_reg_reg[30]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mmio/pdu_uart_ready_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.468%)  route 0.138ns (46.532%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[2]/G
    SLICE_X64Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[2]/Q
                         net (fo=6, routed)           0.138     0.296    mmio/D[2]
    SLICE_X64Y107        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.833     2.393    mmio/CLK_25MHZ_BUFG
    SLICE_X64Y107        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[2]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_valid_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.158ns (52.743%)  route 0.142ns (47.257%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[18]/G
    SLICE_X72Y111        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[18]/Q
                         net (fo=5, routed)           0.142     0.300    mmio/D[18]
    SLICE_X72Y110        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2226, routed)        0.859     2.419    mmio/CLK_25MHZ_BUFG
    SLICE_X72Y110        FDRE                                         r  mmio/cpu_uart_valid_reg_reg[18]/C





