============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed Jun 26 11:21:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : Project manager successfully analyzed 40 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.397057s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (60.4%)

RUN-1004 : used memory is 278 MB, reserved memory is 257 MB, peak memory is 284 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 89451283873792"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10197 instances
RUN-0007 : 6298 luts, 3029 seqs, 485 mslices, 253 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11436 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6823 nets have 2 pins
RUN-1001 : 3319 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1306     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     692     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  63   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10195 instances, 6298 luts, 3029 seqs, 738 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48263, tnet num: 11434, tinst num: 10195, tnode num: 58439, tedge num: 78905.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.008811s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (55.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.77935e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10195.
PHY-3001 : Level 1 #clusters 1506.
PHY-3001 : End clustering;  0.081212s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 785513, overlap = 311.375
PHY-3002 : Step(2): len = 696847, overlap = 353.375
PHY-3002 : Step(3): len = 502609, overlap = 454.938
PHY-3002 : Step(4): len = 446204, overlap = 496.062
PHY-3002 : Step(5): len = 356224, overlap = 554.625
PHY-3002 : Step(6): len = 312960, overlap = 624.812
PHY-3002 : Step(7): len = 258985, overlap = 686.5
PHY-3002 : Step(8): len = 219777, overlap = 728.656
PHY-3002 : Step(9): len = 193776, overlap = 763.5
PHY-3002 : Step(10): len = 174889, overlap = 796.375
PHY-3002 : Step(11): len = 154089, overlap = 853.5
PHY-3002 : Step(12): len = 141445, overlap = 855.844
PHY-3002 : Step(13): len = 127849, overlap = 860.844
PHY-3002 : Step(14): len = 121285, overlap = 865.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73694e-06
PHY-3002 : Step(15): len = 141346, overlap = 818.656
PHY-3002 : Step(16): len = 210817, overlap = 660.875
PHY-3002 : Step(17): len = 230533, overlap = 584.344
PHY-3002 : Step(18): len = 233441, overlap = 512.812
PHY-3002 : Step(19): len = 221792, overlap = 519.031
PHY-3002 : Step(20): len = 211947, overlap = 527.594
PHY-3002 : Step(21): len = 203266, overlap = 567.312
PHY-3002 : Step(22): len = 196853, overlap = 575.562
PHY-3002 : Step(23): len = 194513, overlap = 578.75
PHY-3002 : Step(24): len = 193291, overlap = 572.188
PHY-3002 : Step(25): len = 191999, overlap = 587.688
PHY-3002 : Step(26): len = 190894, overlap = 607.844
PHY-3002 : Step(27): len = 190263, overlap = 602.219
PHY-3002 : Step(28): len = 189212, overlap = 591.594
PHY-3002 : Step(29): len = 188184, overlap = 599.562
PHY-3002 : Step(30): len = 187430, overlap = 590.281
PHY-3002 : Step(31): len = 187449, overlap = 594.719
PHY-3002 : Step(32): len = 186793, overlap = 593.688
PHY-3002 : Step(33): len = 186233, overlap = 605.688
PHY-3002 : Step(34): len = 184785, overlap = 608.625
PHY-3002 : Step(35): len = 184132, overlap = 618.688
PHY-3002 : Step(36): len = 183514, overlap = 615.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.47387e-06
PHY-3002 : Step(37): len = 191543, overlap = 602.875
PHY-3002 : Step(38): len = 203106, overlap = 588.062
PHY-3002 : Step(39): len = 208921, overlap = 566.156
PHY-3002 : Step(40): len = 213250, overlap = 544.906
PHY-3002 : Step(41): len = 214878, overlap = 508.625
PHY-3002 : Step(42): len = 215874, overlap = 507.031
PHY-3002 : Step(43): len = 215888, overlap = 509.125
PHY-3002 : Step(44): len = 216810, overlap = 511.969
PHY-3002 : Step(45): len = 216988, overlap = 516.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.09477e-05
PHY-3002 : Step(46): len = 227432, overlap = 485.344
PHY-3002 : Step(47): len = 242628, overlap = 430.594
PHY-3002 : Step(48): len = 251054, overlap = 403.5
PHY-3002 : Step(49): len = 255667, overlap = 388.188
PHY-3002 : Step(50): len = 256429, overlap = 391.062
PHY-3002 : Step(51): len = 256977, overlap = 400.969
PHY-3002 : Step(52): len = 256660, overlap = 404.438
PHY-3002 : Step(53): len = 256759, overlap = 399
PHY-3002 : Step(54): len = 256648, overlap = 383.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.18955e-05
PHY-3002 : Step(55): len = 270889, overlap = 343.812
PHY-3002 : Step(56): len = 288722, overlap = 292
PHY-3002 : Step(57): len = 296558, overlap = 258.031
PHY-3002 : Step(58): len = 298808, overlap = 277.344
PHY-3002 : Step(59): len = 298092, overlap = 281.75
PHY-3002 : Step(60): len = 297633, overlap = 279.312
PHY-3002 : Step(61): len = 295084, overlap = 277.969
PHY-3002 : Step(62): len = 295390, overlap = 279.375
PHY-3002 : Step(63): len = 296334, overlap = 285.781
PHY-3002 : Step(64): len = 296910, overlap = 288.656
PHY-3002 : Step(65): len = 296007, overlap = 285.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.3791e-05
PHY-3002 : Step(66): len = 310051, overlap = 262.688
PHY-3002 : Step(67): len = 323385, overlap = 233.844
PHY-3002 : Step(68): len = 328220, overlap = 224.969
PHY-3002 : Step(69): len = 330818, overlap = 217.438
PHY-3002 : Step(70): len = 332117, overlap = 201.219
PHY-3002 : Step(71): len = 332074, overlap = 208.531
PHY-3002 : Step(72): len = 330895, overlap = 212.375
PHY-3002 : Step(73): len = 330868, overlap = 208.531
PHY-3002 : Step(74): len = 331660, overlap = 212.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.75819e-05
PHY-3002 : Step(75): len = 346232, overlap = 197.156
PHY-3002 : Step(76): len = 355484, overlap = 182.656
PHY-3002 : Step(77): len = 357626, overlap = 172.688
PHY-3002 : Step(78): len = 360564, overlap = 149.031
PHY-3002 : Step(79): len = 365018, overlap = 143.469
PHY-3002 : Step(80): len = 367961, overlap = 129.531
PHY-3002 : Step(81): len = 366154, overlap = 117.281
PHY-3002 : Step(82): len = 365752, overlap = 113.312
PHY-3002 : Step(83): len = 366949, overlap = 113.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000175164
PHY-3002 : Step(84): len = 379694, overlap = 117.531
PHY-3002 : Step(85): len = 386195, overlap = 108.188
PHY-3002 : Step(86): len = 384914, overlap = 97.625
PHY-3002 : Step(87): len = 385843, overlap = 95.9375
PHY-3002 : Step(88): len = 392408, overlap = 94.3438
PHY-3002 : Step(89): len = 398408, overlap = 91.3438
PHY-3002 : Step(90): len = 397334, overlap = 83.3438
PHY-3002 : Step(91): len = 398529, overlap = 86.0938
PHY-3002 : Step(92): len = 401531, overlap = 82.1562
PHY-3002 : Step(93): len = 402775, overlap = 82.1562
PHY-3002 : Step(94): len = 399349, overlap = 84.4062
PHY-3002 : Step(95): len = 398616, overlap = 81.4688
PHY-3002 : Step(96): len = 399309, overlap = 85.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000350328
PHY-3002 : Step(97): len = 407004, overlap = 82.375
PHY-3002 : Step(98): len = 411801, overlap = 82.0625
PHY-3002 : Step(99): len = 411647, overlap = 79.0312
PHY-3002 : Step(100): len = 412509, overlap = 74.6562
PHY-3002 : Step(101): len = 414975, overlap = 73.2188
PHY-3002 : Step(102): len = 416676, overlap = 80.1875
PHY-3002 : Step(103): len = 416211, overlap = 77.9375
PHY-3002 : Step(104): len = 416576, overlap = 74.9688
PHY-3002 : Step(105): len = 418192, overlap = 78.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000700655
PHY-3002 : Step(106): len = 423076, overlap = 72.5625
PHY-3002 : Step(107): len = 427198, overlap = 69.9375
PHY-3002 : Step(108): len = 428147, overlap = 70.0938
PHY-3002 : Step(109): len = 428875, overlap = 70.1562
PHY-3002 : Step(110): len = 430800, overlap = 68.5938
PHY-3002 : Step(111): len = 432423, overlap = 65.9062
PHY-3002 : Step(112): len = 432263, overlap = 67.8438
PHY-3002 : Step(113): len = 432491, overlap = 68.0938
PHY-3002 : Step(114): len = 433365, overlap = 70.5312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00140131
PHY-3002 : Step(115): len = 436200, overlap = 65.875
PHY-3002 : Step(116): len = 439009, overlap = 56.3438
PHY-3002 : Step(117): len = 439460, overlap = 55.5938
PHY-3002 : Step(118): len = 439930, overlap = 55.9688
PHY-3002 : Step(119): len = 441400, overlap = 54.5625
PHY-3002 : Step(120): len = 442940, overlap = 53.875
PHY-3002 : Step(121): len = 443662, overlap = 54.2188
PHY-3002 : Step(122): len = 445490, overlap = 57.625
PHY-3002 : Step(123): len = 447433, overlap = 56.6875
PHY-3002 : Step(124): len = 448759, overlap = 57.5625
PHY-3002 : Step(125): len = 448655, overlap = 51.625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00242241
PHY-3002 : Step(126): len = 450150, overlap = 49.375
PHY-3002 : Step(127): len = 450999, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589896, over cnt = 1276(3%), over = 6767, worst = 33
PHY-1001 : End global iterations;  0.326107s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (28.7%)

PHY-1001 : Congestion index: top1 = 77.11, top5 = 58.45, top10 = 50.00, top15 = 44.57.
PHY-3001 : End congestion estimation;  0.454365s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410010s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (53.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000153808
PHY-3002 : Step(128): len = 495304, overlap = 20.0938
PHY-3002 : Step(129): len = 497423, overlap = 14.8125
PHY-3002 : Step(130): len = 494363, overlap = 12.5625
PHY-3002 : Step(131): len = 492290, overlap = 10.9375
PHY-3002 : Step(132): len = 492525, overlap = 8.75
PHY-3002 : Step(133): len = 494941, overlap = 10.5625
PHY-3002 : Step(134): len = 493118, overlap = 10.25
PHY-3002 : Step(135): len = 491335, overlap = 11.5625
PHY-3002 : Step(136): len = 489416, overlap = 11.0938
PHY-3002 : Step(137): len = 486517, overlap = 10.75
PHY-3002 : Step(138): len = 483523, overlap = 11.7812
PHY-3002 : Step(139): len = 481962, overlap = 10.9688
PHY-3002 : Step(140): len = 479924, overlap = 11
PHY-3002 : Step(141): len = 478036, overlap = 11.3125
PHY-3002 : Step(142): len = 477364, overlap = 11.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000307617
PHY-3002 : Step(143): len = 477932, overlap = 11.4375
PHY-3002 : Step(144): len = 482407, overlap = 10.5625
PHY-3002 : Step(145): len = 485595, overlap = 10.0938
PHY-3002 : Step(146): len = 487346, overlap = 10.0625
PHY-3002 : Step(147): len = 489069, overlap = 10.1875
PHY-3002 : Step(148): len = 490808, overlap = 10.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000615233
PHY-3002 : Step(149): len = 491484, overlap = 8.3125
PHY-3002 : Step(150): len = 496172, overlap = 7.84375
PHY-3002 : Step(151): len = 500941, overlap = 8
PHY-3002 : Step(152): len = 502432, overlap = 5.875
PHY-3002 : Step(153): len = 502563, overlap = 5.25
PHY-3002 : Step(154): len = 503668, overlap = 5.125
PHY-3002 : Step(155): len = 505184, overlap = 4.0625
PHY-3002 : Step(156): len = 504988, overlap = 5.125
PHY-3002 : Step(157): len = 504312, overlap = 5.84375
PHY-3002 : Step(158): len = 504147, overlap = 5.09375
PHY-3002 : Step(159): len = 503538, overlap = 5.375
PHY-3002 : Step(160): len = 501620, overlap = 3.0625
PHY-3002 : Step(161): len = 500156, overlap = 3.59375
PHY-3002 : Step(162): len = 499231, overlap = 2.90625
PHY-3002 : Step(163): len = 498347, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00119068
PHY-3002 : Step(164): len = 500542, overlap = 2.75
PHY-3002 : Step(165): len = 504197, overlap = 1.65625
PHY-3002 : Step(166): len = 508771, overlap = 0.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/11436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600456, over cnt = 1806(5%), over = 7614, worst = 52
PHY-1001 : End global iterations;  0.401668s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.0%)

PHY-1001 : Congestion index: top1 = 74.40, top5 = 58.10, top10 = 49.96, top15 = 45.07.
PHY-3001 : End congestion estimation;  0.537502s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (69.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.442835s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000145885
PHY-3002 : Step(167): len = 507182, overlap = 134.906
PHY-3002 : Step(168): len = 506633, overlap = 107.75
PHY-3002 : Step(169): len = 503535, overlap = 84.9375
PHY-3002 : Step(170): len = 499086, overlap = 76.0625
PHY-3002 : Step(171): len = 494251, overlap = 67.2188
PHY-3002 : Step(172): len = 488919, overlap = 58.0625
PHY-3002 : Step(173): len = 484562, overlap = 51.4375
PHY-3002 : Step(174): len = 479697, overlap = 50.875
PHY-3002 : Step(175): len = 474477, overlap = 57.4688
PHY-3002 : Step(176): len = 470954, overlap = 57
PHY-3002 : Step(177): len = 467505, overlap = 55.4688
PHY-3002 : Step(178): len = 462593, overlap = 54.5
PHY-3002 : Step(179): len = 459557, overlap = 54.7188
PHY-3002 : Step(180): len = 456473, overlap = 58.4688
PHY-3002 : Step(181): len = 455075, overlap = 62.0938
PHY-3002 : Step(182): len = 453424, overlap = 61.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000291769
PHY-3002 : Step(183): len = 454555, overlap = 55.4688
PHY-3002 : Step(184): len = 458655, overlap = 50.2188
PHY-3002 : Step(185): len = 459930, overlap = 45.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000583539
PHY-3002 : Step(186): len = 465030, overlap = 43.625
PHY-3002 : Step(187): len = 469982, overlap = 39.4062
PHY-3002 : Step(188): len = 475929, overlap = 37.0625
PHY-3002 : Step(189): len = 475465, overlap = 36.375
PHY-3002 : Step(190): len = 475122, overlap = 37.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48263, tnet num: 11434, tinst num: 10195, tnode num: 58439, tedge num: 78905.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 277.19 peak overflow 3.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 221/11436.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 578120, over cnt = 1880(5%), over = 6251, worst = 36
PHY-1001 : End global iterations;  0.432585s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (83.1%)

PHY-1001 : Congestion index: top1 = 63.45, top5 = 50.54, top10 = 44.54, top15 = 41.06.
PHY-1001 : End incremental global routing;  0.562458s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (86.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416618s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.5%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10086 has valid locations, 73 needs to be replaced
PHY-3001 : design contains 10261 instances, 6333 luts, 3060 seqs, 738 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 480038
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9453/11502.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 583040, over cnt = 1880(5%), over = 6254, worst = 36
PHY-1001 : End global iterations;  0.080290s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 63.41, top5 = 50.57, top10 = 44.54, top15 = 41.07.
PHY-3001 : End congestion estimation;  0.231048s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (67.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48492, tnet num: 11500, tinst num: 10261, tnode num: 58761, tedge num: 79231.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.219352s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (41.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 479772, overlap = 0
PHY-3002 : Step(192): len = 479845, overlap = 0
PHY-3002 : Step(193): len = 479963, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9465/11502.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582160, over cnt = 1886(5%), over = 6276, worst = 36
PHY-1001 : End global iterations;  0.078744s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.5%)

PHY-1001 : Congestion index: top1 = 63.36, top5 = 50.56, top10 = 44.56, top15 = 41.09.
PHY-3001 : End congestion estimation;  0.224430s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (76.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436688s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000769625
PHY-3002 : Step(194): len = 479883, overlap = 37.875
PHY-3002 : Step(195): len = 480090, overlap = 38.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00153925
PHY-3002 : Step(196): len = 480250, overlap = 37.875
PHY-3002 : Step(197): len = 480512, overlap = 37.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0030785
PHY-3002 : Step(198): len = 480541, overlap = 37.6562
PHY-3002 : Step(199): len = 480564, overlap = 37.7188
PHY-3001 : Final: Len = 480564, Over = 37.7188
PHY-3001 : End incremental placement;  2.494347s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (45.1%)

OPT-1001 : Total overflow 277.97 peak overflow 3.69
OPT-1001 : End high-fanout net optimization;  3.716200s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (52.1%)

OPT-1001 : Current memory(MB): used = 520, reserve = 508, peak = 530.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9464/11502.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582880, over cnt = 1867(5%), over = 6135, worst = 36
PHY-1002 : len = 612368, over cnt = 1131(3%), over = 2720, worst = 17
PHY-1002 : len = 627320, over cnt = 528(1%), over = 1166, worst = 16
PHY-1002 : len = 635296, over cnt = 203(0%), over = 440, worst = 10
PHY-1002 : len = 639224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.657801s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (47.5%)

PHY-1001 : Congestion index: top1 = 52.24, top5 = 44.64, top10 = 40.91, top15 = 38.51.
OPT-1001 : End congestion update;  0.809427s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (50.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11500 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348927s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.8%)

OPT-0007 : Start: WNS -3368 TNS -679176 NUM_FEPS 417
OPT-0007 : Iter 1: improved WNS -2861 TNS -306344 NUM_FEPS 417 with 49 cells processed and 4682 slack improved
OPT-0007 : Iter 2: improved WNS -2861 TNS -306210 NUM_FEPS 417 with 4 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.180375s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (47.7%)

OPT-1001 : Current memory(MB): used = 520, reserve = 508, peak = 530.
OPT-1001 : End physical optimization;  5.917890s wall, 3.078125s user + 0.031250s system = 3.109375s CPU (52.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6333 LUT to BLE ...
SYN-4008 : Packed 6333 LUT and 1292 SEQ to BLE.
SYN-4003 : Packing 1768 remaining SEQ's ...
SYN-4005 : Packed 1345 SEQ with LUT/SLICE
SYN-4006 : 3828 single LUT's are left
SYN-4006 : 423 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6756/7870 primitive instances ...
PHY-3001 : End packing;  0.460987s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4577 instances
RUN-1001 : 2222 mslices, 2223 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10471 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5608 nets have 2 pins
RUN-1001 : 3393 nets have [3 - 5] pins
RUN-1001 : 865 nets have [6 - 10] pins
RUN-1001 : 349 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4575 instances, 4445 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 499444, Over = 87.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5265/10471.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637016, over cnt = 1056(3%), over = 1678, worst = 9
PHY-1002 : len = 641456, over cnt = 638(1%), over = 898, worst = 5
PHY-1002 : len = 649048, over cnt = 165(0%), over = 209, worst = 4
PHY-1002 : len = 651016, over cnt = 31(0%), over = 40, worst = 3
PHY-1002 : len = 651720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.736887s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (63.6%)

PHY-1001 : Congestion index: top1 = 53.04, top5 = 45.24, top10 = 41.27, top15 = 38.82.
PHY-3001 : End congestion estimation;  0.932202s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (62.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45471, tnet num: 10469, tinst num: 4575, tnode num: 53530, tedge num: 77039.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.339034s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (50.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.73407e-05
PHY-3002 : Step(200): len = 492729, overlap = 99
PHY-3002 : Step(201): len = 487534, overlap = 96.75
PHY-3002 : Step(202): len = 484112, overlap = 99.5
PHY-3002 : Step(203): len = 481667, overlap = 116.25
PHY-3002 : Step(204): len = 481359, overlap = 120.5
PHY-3002 : Step(205): len = 480437, overlap = 120.75
PHY-3002 : Step(206): len = 480205, overlap = 125.25
PHY-3002 : Step(207): len = 479617, overlap = 122.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134681
PHY-3002 : Step(208): len = 484185, overlap = 114.25
PHY-3002 : Step(209): len = 490306, overlap = 98.5
PHY-3002 : Step(210): len = 492085, overlap = 94.5
PHY-3002 : Step(211): len = 494125, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269363
PHY-3002 : Step(212): len = 499094, overlap = 86.25
PHY-3002 : Step(213): len = 508537, overlap = 71.25
PHY-3002 : Step(214): len = 517304, overlap = 66.75
PHY-3002 : Step(215): len = 518686, overlap = 64.25
PHY-3002 : Step(216): len = 519153, overlap = 58
PHY-3002 : Step(217): len = 519663, overlap = 56.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000525853
PHY-3002 : Step(218): len = 525067, overlap = 50.75
PHY-3002 : Step(219): len = 528610, overlap = 49.75
PHY-3002 : Step(220): len = 534339, overlap = 44
PHY-3002 : Step(221): len = 536813, overlap = 46.5
PHY-3002 : Step(222): len = 536978, overlap = 47.75
PHY-3002 : Step(223): len = 537138, overlap = 45.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00100359
PHY-3002 : Step(224): len = 541028, overlap = 43.25
PHY-3002 : Step(225): len = 543798, overlap = 42
PHY-3002 : Step(226): len = 548238, overlap = 40.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.146887s wall, 0.250000s user + 0.500000s system = 0.750000s CPU (65.4%)

PHY-3001 : Trial Legalized: Len = 576644
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 427/10471.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696080, over cnt = 1389(3%), over = 2202, worst = 7
PHY-1002 : len = 703688, over cnt = 709(2%), over = 1009, worst = 6
PHY-1002 : len = 712368, over cnt = 138(0%), over = 183, worst = 4
PHY-1002 : len = 713952, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 714192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.983434s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (73.1%)

PHY-1001 : Congestion index: top1 = 51.06, top5 = 44.80, top10 = 41.02, top15 = 38.58.
PHY-3001 : End congestion estimation;  1.206973s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (73.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431542s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000219499
PHY-3002 : Step(227): len = 560701, overlap = 6.75
PHY-3002 : Step(228): len = 551228, overlap = 16
PHY-3002 : Step(229): len = 542295, overlap = 26
PHY-3002 : Step(230): len = 534955, overlap = 31.75
PHY-3002 : Step(231): len = 530803, overlap = 33.5
PHY-3002 : Step(232): len = 528899, overlap = 38.75
PHY-3002 : Step(233): len = 527771, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000438997
PHY-3002 : Step(234): len = 532228, overlap = 35.5
PHY-3002 : Step(235): len = 535378, overlap = 32.75
PHY-3002 : Step(236): len = 537640, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000877994
PHY-3002 : Step(237): len = 541189, overlap = 29.75
PHY-3002 : Step(238): len = 546902, overlap = 28.5
PHY-3002 : Step(239): len = 549502, overlap = 27.5
PHY-3002 : Step(240): len = 551571, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010807s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 563944, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032186s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.5%)

PHY-3001 : 28 instances has been re-located, deltaX = 2, deltaY = 24, maxDist = 1.
PHY-3001 : Final: Len = 564408, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45471, tnet num: 10469, tinst num: 4575, tnode num: 53530, tedge num: 77039.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.022725s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (61.1%)

RUN-1004 : used memory is 497 MB, reserved memory is 497 MB, peak memory is 542 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3532/10471.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696136, over cnt = 1285(3%), over = 1997, worst = 7
PHY-1002 : len = 703000, over cnt = 598(1%), over = 844, worst = 6
PHY-1002 : len = 709608, over cnt = 203(0%), over = 257, worst = 4
PHY-1002 : len = 711328, over cnt = 80(0%), over = 91, worst = 4
PHY-1002 : len = 712680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.928459s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 49.50, top5 = 43.23, top10 = 39.97, top15 = 37.78.
PHY-1001 : End incremental global routing;  1.143837s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (76.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.446651s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (66.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4472 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4579 instances, 4449 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565965
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9595/10475.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 714440, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 714400, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 714472, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 714472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.368711s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.9%)

PHY-1001 : Congestion index: top1 = 49.66, top5 = 43.32, top10 = 40.07, top15 = 37.88.
PHY-3001 : End congestion estimation;  0.570821s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (46.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45515, tnet num: 10473, tinst num: 4579, tnode num: 53586, tedge num: 77103.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.442189s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (62.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(241): len = 565217, overlap = 0
PHY-3002 : Step(242): len = 565102, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9591/10475.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713408, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 713384, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 713424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.284708s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (60.4%)

PHY-1001 : Congestion index: top1 = 49.57, top5 = 43.30, top10 = 40.01, top15 = 37.82.
PHY-3001 : End congestion estimation;  0.494411s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455255s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000444028
PHY-3002 : Step(243): len = 565412, overlap = 0
PHY-3002 : Step(244): len = 565412, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004036s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (387.1%)

PHY-3001 : Legalized: Len = 565377, Over = 0
PHY-3001 : End spreading;  0.026798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 565377, Over = 0
PHY-3001 : End incremental placement;  3.230939s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (58.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.103833s wall, 3.109375s user + 0.093750s system = 3.203125s CPU (62.8%)

OPT-1001 : Current memory(MB): used = 553, reserve = 549, peak = 555.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9591/10475.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713776, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 713816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 713824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.304377s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (56.5%)

PHY-1001 : Congestion index: top1 = 49.50, top5 = 43.25, top10 = 39.98, top15 = 37.79.
OPT-1001 : End congestion update;  0.513921s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (63.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351531s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (88.9%)

OPT-0007 : Start: WNS -3067 TNS -212797 NUM_FEPS 302
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4477 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4579 instances, 4449 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 577949, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026847s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.2%)

PHY-3001 : 15 instances has been re-located, deltaX = 4, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 578123, Over = 0
PHY-3001 : End incremental legalization;  0.206233s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.2%)

OPT-0007 : Iter 1: improved WNS -2917 TNS -155394 NUM_FEPS 291 with 134 cells processed and 28352 slack improved
OPT-0007 : Iter 2: improved WNS -2917 TNS -155394 NUM_FEPS 291 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.253967s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (74.8%)

OPT-1001 : Current memory(MB): used = 554, reserve = 550, peak = 556.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349875s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9127/10475.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 726064, over cnt = 121(0%), over = 183, worst = 6
PHY-1002 : len = 726800, over cnt = 37(0%), over = 42, worst = 2
PHY-1002 : len = 727112, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 727336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442035s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (46.0%)

PHY-1001 : Congestion index: top1 = 49.50, top5 = 43.44, top10 = 40.21, top15 = 38.04.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.375381s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (74.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2917 TNS -154447 NUM_FEPS 289
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2917ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10475 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10475 nets
OPT-1001 : End physical optimization;  8.957417s wall, 5.531250s user + 0.125000s system = 5.656250s CPU (63.1%)

RUN-1003 : finish command "place" in  29.803591s wall, 15.234375s user + 1.437500s system = 16.671875s CPU (55.9%)

RUN-1004 : used memory is 476 MB, reserved memory is 464 MB, peak memory is 556 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.146744s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (119.9%)

RUN-1004 : used memory is 476 MB, reserved memory is 465 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4581 instances
RUN-1001 : 2226 mslices, 2223 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10475 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5606 nets have 2 pins
RUN-1001 : 3393 nets have [3 - 5] pins
RUN-1001 : 868 nets have [6 - 10] pins
RUN-1001 : 351 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45515, tnet num: 10473, tinst num: 4579, tnode num: 53586, tedge num: 77103.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2226 mslices, 2223 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692736, over cnt = 1412(4%), over = 2336, worst = 8
PHY-1002 : len = 701768, over cnt = 721(2%), over = 1042, worst = 8
PHY-1002 : len = 710392, over cnt = 241(0%), over = 342, worst = 5
PHY-1002 : len = 714040, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 714072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.835147s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 48.62, top5 = 43.02, top10 = 39.79, top15 = 37.68.
PHY-1001 : End global routing;  1.022393s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (58.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 554, reserve = 548, peak = 561.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 812, reserve = 807, peak = 812.
PHY-1001 : End build detailed router design. 2.792409s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (49.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 126008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.224616s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (47.2%)

PHY-1001 : Current memory(MB): used = 847, reserve = 842, peak = 847.
PHY-1001 : End phase 1; 1.230567s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (47.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.82393e+06, over cnt = 541(0%), over = 544, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 851, reserve = 845, peak = 851.
PHY-1001 : End initial routed; 25.432195s wall, 16.406250s user + 0.234375s system = 16.640625s CPU (65.4%)

PHY-1001 : Update timing.....
PHY-1001 : 246/9832(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.337   |  -1012.220  |  362  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.604735s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (79.8%)

PHY-1001 : Current memory(MB): used = 858, reserve = 854, peak = 858.
PHY-1001 : End phase 2; 27.036990s wall, 17.687500s user + 0.234375s system = 17.921875s CPU (66.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -4.063ns STNS -1004.792ns FEP 362.
PHY-1001 : End OPT Iter 1; 0.209393s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.6%)

PHY-1022 : len = 1.82418e+06, over cnt = 566(0%), over = 569, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.342785s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (86.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80977e+06, over cnt = 188(0%), over = 188, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.482685s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80754e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.235554s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.80776e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.149548s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (52.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.80785e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.106948s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.4%)

PHY-1001 : Update timing.....
PHY-1001 : 246/9832(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.063   |  -1006.921  |  362  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.596995s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (80.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 163 feed throughs used by 117 nets
PHY-1001 : End commit to database; 1.140335s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (85.0%)

PHY-1001 : Current memory(MB): used = 926, reserve = 924, peak = 926.
PHY-1001 : End phase 3; 4.250902s wall, 3.578125s user + 0.000000s system = 3.578125s CPU (84.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -4.063ns STNS -1004.887ns FEP 362.
PHY-1001 : End OPT Iter 1; 0.192754s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (89.2%)

PHY-1022 : len = 1.80786e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.312075s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (80.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.063ns, -1004.887ns, 362}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80779e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.100735s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (77.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80774e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.103637s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (75.4%)

PHY-1001 : Update timing.....
PHY-1001 : 246/9832(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.063   |  -1005.167  |  362  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.592917s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (83.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 163 feed throughs used by 117 nets
PHY-1001 : End commit to database; 1.207435s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (71.2%)

PHY-1001 : Current memory(MB): used = 932, reserve = 930, peak = 932.
PHY-1001 : End phase 4; 3.349989s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (78.8%)

PHY-1003 : Routed, final wirelength = 1.80774e+06
PHY-1001 : Current memory(MB): used = 935, reserve = 933, peak = 935.
PHY-1001 : End export database. 0.031790s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.2%)

PHY-1001 : End detail routing;  38.921662s wall, 26.015625s user + 0.250000s system = 26.265625s CPU (67.5%)

RUN-1003 : finish command "route" in  41.358581s wall, 27.328125s user + 0.265625s system = 27.593750s CPU (66.7%)

RUN-1004 : used memory is 881 MB, reserved memory is 876 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8194   out of  19600   41.81%
#reg                     3227   out of  19600   16.46%
#le                      8613
  #lut only              5386   out of   8613   62.53%
  #reg only               419   out of   8613    4.86%
  #lut&reg               2808   out of   8613   32.60%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1650
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    258
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8613   |7456    |738     |3239    |25      |3       |
|  ISP                       |AHBISP                                          |1440   |798     |356     |854     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |576    |258     |142     |332     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |71     |28      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |0       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |65     |30      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |63     |25      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |1       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |71     |29      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_CC                    |CC                                              |117    |92      |20      |79      |0       |0       |
|    u_bypass                |bypass                                          |118    |78      |40      |52      |0       |0       |
|    u_demosaic              |demosaic                                        |447    |205     |142     |282     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |105    |37      |31      |76      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |77     |34      |27      |49      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |80     |40      |27      |54      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |84     |39      |33      |63      |0       |0       |
|    u_gamma                 |gamma                                           |36     |36      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |18     |18      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |3       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |3       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |36     |36      |0       |20      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |7      |7       |0       |2       |4       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |26     |17      |0       |23      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |8      |8       |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |128    |69      |18      |102     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |5      |5       |0       |5       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |20      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |30     |22      |0       |30      |0       |0       |
|  kb                        |Keyboard                                        |91     |75      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                       |745    |632     |100     |326     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |338    |302     |34      |147     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |728    |562     |119     |402     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |409    |289     |73      |271     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |138    |93      |21      |111     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |37     |19      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |34     |34      |0       |34      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |165    |112     |30      |124     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |28     |19      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |27      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |31      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |319    |273     |46      |131     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |62     |50      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |59     |59      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |41     |37      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |86     |68      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |71     |59      |12      |32      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5136   |5076    |51      |1370    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |155    |90      |65      |27      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5561  
    #2          2       2046  
    #3          3       743   
    #4          4       604   
    #5        5-10      937   
    #6        11-50     514   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.407809s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (118.8%)

RUN-1004 : used memory is 882 MB, reserved memory is 878 MB, peak memory is 938 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45515, tnet num: 10473, tinst num: 4579, tnode num: 53586, tedge num: 77103.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4579
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10475, pip num: 119205
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 163
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3131 valid insts, and 323797 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.306667s wall, 95.062500s user + 1.359375s system = 96.421875s CPU (557.1%)

RUN-1004 : used memory is 936 MB, reserved memory is 939 MB, peak memory is 1108 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240626_112126.log"
