// Seed: 822260039
module module_0 #(
    parameter id_3 = 32'd98
);
  localparam id_1 = 1;
  logic id_2;
  ;
  localparam integer id_3 = id_1;
  logic [7:0][id_3 : 1] id_4[-1 : id_3];
  assign id_4[1] = 1;
  assign id_2[1] = id_1;
  if (-1) logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (-1),
        .id_9 (-1),
        .id_10(id_11[1])
    ),
    id_12,
    id_13,
    id_14,
    id_15
);
  output logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wor id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_9 = id_3;
  logic id_17;
  assign id_10 = id_17;
  logic id_18 = ~-1;
  assign id_1 = !-1;
  module_0 modCall_1 ();
  always if (1) id_14 = -1'b0 + ~-1 && ~id_10;
  assign id_13 = -1;
  assign id_4  = 1;
  id_19 :
  assert property (@(negedge -1) id_1 / 1) #id_20 id_18 = -1;
endmodule
