// Seed: 413131006
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply1 id_3
);
  assign id_0 = -1'b0 ? id_2 : !id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2;
  wand id_1;
  assign id_1 = -1;
  logic id_2;
endmodule
module module_0 (
    input supply1 sample,
    input wire id_1,
    inout tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    input wor module_3,
    input tri id_6
);
  initial id_4 = id_6 == -1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
