--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! _unit/alien_2_alive_next_and0000  SLICE_X18Y16.X    SLICE_X18Y16.BX  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 130601 paths analyzed, 1303 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.505ns.
--------------------------------------------------------------------------------

Paths for end point ball_reg_1 (SLICE_X15Y20.G4), 3211 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.505ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y14.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y14.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom0000421
    SLICE_X29Y9.F2       net (fanout=2)        1.103   graph_unit/Mrom_rom_data_ship_rom00009
    SLICE_X29Y9.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_112
                                                       graph_unit/Mmux_rom_bit_ship_10_f5
    SLICE_X29Y8.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f5
    SLICE_X29Y8.FX       Tinbfx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X28Y9.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X28Y9.FX       Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X29Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X29Y9.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X16Y12.F1      net (fanout=3)        0.686   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X15Y20.G4      net (fanout=4)        0.836   miss
    SLICE_X15Y20.CLK     Tgck                  0.728   state_reg_FSM_FFd1
                                                       ball_reg_mux0000<0>
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.505ns (6.377ns logic, 8.128ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.281ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y15.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y15.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X20Y15.G1      net (fanout=3)        0.437   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X20Y15.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_14
                                                       graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.G3      net (fanout=1)        0.775   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.F4      net (fanout=3)        0.054   graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X15Y20.G4      net (fanout=4)        0.836   miss
    SLICE_X15Y20.CLK     Tgck                  0.728   state_reg_FSM_FFd1
                                                       ball_reg_mux0000<0>
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.281ns (6.676ns logic, 7.605ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.276ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y15.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y15.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X20Y15.F1      net (fanout=3)        0.432   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X20Y15.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_132
                                                       graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.G3      net (fanout=1)        0.775   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.F4      net (fanout=3)        0.054   graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X15Y20.G4      net (fanout=4)        0.836   miss
    SLICE_X15Y20.CLK     Tgck                  0.728   state_reg_FSM_FFd1
                                                       ball_reg_mux0000<0>
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.276ns (6.676ns logic, 7.600ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_lives_reg_0 (SLICE_X19Y19.CE), 3211 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_lives_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.443ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_lives_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y14.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y14.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom0000421
    SLICE_X29Y9.F2       net (fanout=2)        1.103   graph_unit/Mrom_rom_data_ship_rom00009
    SLICE_X29Y9.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_112
                                                       graph_unit/Mmux_rom_bit_ship_10_f5
    SLICE_X29Y8.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f5
    SLICE_X29Y8.FX       Tinbfx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X28Y9.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X28Y9.FX       Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X29Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X29Y9.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X16Y12.F1      net (fanout=3)        0.686   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X19Y19.CE      net (fanout=4)        1.019   miss
    SLICE_X19Y19.CLK     Tceck                 0.483   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.443ns (6.132ns logic, 8.311ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_lives_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.219ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_lives_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y15.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y15.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X20Y15.G1      net (fanout=3)        0.437   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X20Y15.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_14
                                                       graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.G3      net (fanout=1)        0.775   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.F4      net (fanout=3)        0.054   graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X19Y19.CE      net (fanout=4)        1.019   miss
    SLICE_X19Y19.CLK     Tceck                 0.483   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.219ns (6.431ns logic, 7.788ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_lives_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.214ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_lives_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y15.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y15.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X20Y15.F1      net (fanout=3)        0.432   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X20Y15.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_132
                                                       graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.G3      net (fanout=1)        0.775   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.F4      net (fanout=3)        0.054   graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X19Y19.CE      net (fanout=4)        1.019   miss
    SLICE_X19Y19.CLK     Tceck                 0.483   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.214ns (6.431ns logic, 7.783ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_lives_reg_1 (SLICE_X19Y19.CE), 3211 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_lives_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.443ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_lives_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y14.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y14.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom0000421
    SLICE_X29Y9.F2       net (fanout=2)        1.103   graph_unit/Mrom_rom_data_ship_rom00009
    SLICE_X29Y9.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_112
                                                       graph_unit/Mmux_rom_bit_ship_10_f5
    SLICE_X29Y8.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f5
    SLICE_X29Y8.FX       Tinbfx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X28Y9.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X28Y9.FX       Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X29Y9.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X29Y9.Y        Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X16Y12.F1      net (fanout=3)        0.686   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X19Y19.CE      net (fanout=4)        1.019   miss
    SLICE_X19Y19.CLK     Tceck                 0.483   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.443ns (6.132ns logic, 8.311ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_lives_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.219ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_lives_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y15.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y15.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X20Y15.G1      net (fanout=3)        0.437   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X20Y15.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_14
                                                       graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.G3      net (fanout=1)        0.775   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.F4      net (fanout=3)        0.054   graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X19Y19.CE      net (fanout=4)        1.019   miss
    SLICE_X19Y19.CLK     Tceck                 0.483   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.219ns (6.431ns logic, 7.788ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_lives_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.214ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_lives_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X21Y8.G1       net (fanout=33)       2.418   vga_sync_unit/v_count_reg<2>
    SLICE_X21Y8.Y        Tilo                  0.612   N130
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X23Y9.G2       net (fanout=1)        0.347   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X23Y9.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X22Y15.G4      net (fanout=25)       1.708   graph_unit/rom_addr_ship<2>
    SLICE_X22Y15.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00002
                                                       graph_unit/Mrom_rom_data_ship_rom0001421
    SLICE_X20Y15.F1      net (fanout=3)        0.432   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X20Y15.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_132
                                                       graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_12_f5
    SLICE_X20Y14.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X20Y15.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.G3      net (fanout=1)        0.775   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X16Y12.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.F4      net (fanout=3)        0.054   graph_unit/rd_ship_on_and000098
    SLICE_X16Y12.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X21Y18.G2      net (fanout=7)        1.030   graph_unit/rd_ship_on
    SLICE_X21Y18.Y       Tilo                  0.612   ball_reg<0>
                                                       graph_unit/miss
    SLICE_X19Y19.CE      net (fanout=4)        1.019   miss
    SLICE_X19Y19.CLK     Tceck                 0.483   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.214ns (6.431ns logic, 7.783ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X0Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y25.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X0Y25.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X0Y25.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X0Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y21.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X0Y21.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X0Y21.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X0Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y25.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X0Y25.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<0>
    SLICE_X0Y25.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: graph_unit/alien_boss_y_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: graph_unit/alien_boss_y_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: graph_unit/alien_boss_y_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.505|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 130601 paths, 0 nets, and 4283 connections

Design statistics:
   Minimum period:  14.505ns{1}   (Maximum frequency:  68.942MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 12:37:53 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



