// Seed: 137848109
module module_0 (
    input  wor   id_0,
    input  wor   id_1
    , id_7,
    output uwire id_2,
    output uwire id_3,
    input  uwire id_4,
    input  tri   id_5
);
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13
);
  assign id_0 = 1;
  wire id_15;
  module_0(
      id_8, id_11, id_0, id_6, id_9, id_4
  );
endmodule
