
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/648.exchange2_s-1699B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000001 cycles: 533326 (Simulation time: 0 hr 1 min 29 sec) 

Finished CPU 0 instructions: 5000000 cycles: 6859174 cumulative IPC: 0.728951 (Simulation time: 0 hr 4 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.728951 instructions: 5000000 cycles: 6859174
ITLB TOTAL     ACCESS:     740965  HIT:     740965  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     740965  HIT:     740965  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:     883857	FORWARD:          0	MERGED:     142893	TO_CACHE:     740964

ITLB_Dead_block_count 0 0
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:     927221  HIT:     927220  MISS:          1  HIT %:    99.9999  MISS %: 0.000107849   MPKI: 0.0002
DTLB LOAD TRANSLATION ACCESS:     927221  HIT:     927220  MISS:          1  HIT %:    99.9999  MISS %: 0.000107849   MPKI: 0.0002
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 320 cycles
DTLB RQ	ACCESS:    1446236	FORWARD:          0	MERGED:     519003	TO_CACHE:     927233

DTLB_Dead_block_count 0 1
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:      98856  HIT:      98855  MISS:          1  HIT %:     99.999  MISS %: 0.00101157   MPKI: 0.0002
STLB LOAD TRANSLATION ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 0.0002
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      98855  HIT:      98855  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 311 cycles
STLB RQ	ACCESS:     498092	FORWARD:          0	MERGED:     399236	TO_CACHE:      98856

STLB_Dead_block_count 0 1
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    1944302  HIT:    1944236  MISS:         66  HIT %:    99.9966  MISS %: 0.00339453   MPKI: 0.0132
L1D LOAD      ACCESS:     666314  HIT:     666314  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D RFO       ACCESS:     779898  HIT:     779891  MISS:          7  HIT %:    99.9991  MISS %: 0.000897553   MPKI: 0.0014
L1D PREFETCH  ACCESS:     498090  HIT:     498031  MISS:         59  HIT %:    99.9882  MISS %:  0.0118452   MPKI: 0.0118
L1D PREFETCH  REQUESTED:    1004151  ISSUED:     996454  USEFUL:         51  USELESS:          0
L1D USEFUL LOAD PREFETCHES:         51 PREFETCH ISSUED TO LOWER LEVEL:         59  ACCURACY: 86.4407
L1D TIMELY PREFETCHES:         51 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 59 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 112.136 cycles
L1D RQ	ACCESS:    1039013	FORWARD:          0	MERGED:     369548	TO_CACHE:     666316
L1D WQ	ACCESS:     882721	FORWARD:       3421	MERGED:     102801	TO_CACHE:     779920
L1D PQ	ACCESS:     498363	FORWARD:          0	MERGED:          0	TO_CACHE:     498091

L1D_Dead_block_count 0 0
L1D_inaccurate_prefetch_count 0 59
Interactions: positive negative neutral
L1D_interactions 0 0 59
L1D_positive 0 0 0
L1D_negative 0 0 0
L1D_neutral 59 0 0 0 0 0
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 677247
L1D ROI Sum of L1D PQ occupancy: 6731531
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     883859  HIT:     883859  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:     883859  HIT:     883859  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:    1380625	FORWARD:          0	MERGED:     496768	TO_CACHE:     883857

L1I_Dead_block_count 0 0
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:     594541  HIT:     594326  MISS:        215  HIT %:    99.9638  MISS %:  0.0361624   MPKI: 0.043
BTB BRANCH_DIRECT_JUMP	ACCESS:      48523  HIT:      48485  MISS:         38
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     545167  HIT:     544992  MISS:        175
BTB BRANCH_DIRECT_CALL	ACCESS:        426  HIT:        425  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        425  HIT:        424  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:         89  HIT:         24  MISS:         65  HIT %:    26.9663  MISS %:    73.0337   MPKI: 0.013
L2C RFO       ACCESS:          7  HIT:          1  MISS:          6  HIT %:    14.2857  MISS %:    85.7143   MPKI: 0.0012
L2C PREFETCH  ACCESS:         81  HIT:         23  MISS:         58  HIT %:    28.3951  MISS %:    71.6049   MPKI: 0.0116
L2C DATA PREFETCH MPKI: 0.0116
L2C INSTRUCTION PREFETCH MPKI: 0
L2C LOAD TRANSLATION ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 0.0002
L2C PREFETCH  REQUESTED:         23  ISSUED:         23  USEFUL:          1  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          1 PREFETCH ISSUED TO LOWER LEVEL:         58  ACCURACY: 1.72414
L2C TIMELY PREFETCHES:          1 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 8 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 115.508 cycles
L2C RQ	ACCESS:          8	FORWARD:          0	MERGED:          0	TO_CACHE:          8
L2C PQ	ACCESS:         82	FORWARD:          0	MERGED:          0	TO_CACHE:         82

L2C_Dead_block_count 2 5
L2C_inaccurate_prefetch_count 0 58
Interactions: positive negative neutral
L2C_interactions 0 0 58
L2C_positive 0 0 0
L2C_negative 0 0 0
L2C_neutral 58 0 0 0 0 0
L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 TOTAL     ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 TOTAL     ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 TOTAL     ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:         65  HIT:          0  MISS:         65  HIT %:          0  MISS %:        100   MPKI: 0.013
LLC RFO       ACCESS:          6  HIT:          0  MISS:          6  HIT %:          0  MISS %:        100   MPKI: 0.0012
LLC PREFETCH  ACCESS:         58  HIT:          0  MISS:         58  HIT %:          0  MISS %:        100   MPKI: 0.0116
LLC LOAD TRANSLATION ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 0.0002
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:         58  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 85.5077 cycles
LLC RQ	ACCESS:          7	FORWARD:          0	MERGED:          0	TO_CACHE:          7
LLC PQ	ACCESS:         58	FORWARD:          0	MERGED:          0	TO_CACHE:         58

LLC_Dead_block_count 3 4
LLC_inaccurate_prefetch_count 0 58
Interactions: positive negative neutral
LLC_interactions 0 0 58
LLC_positive 0 0 0
LLC_negative 0 0 0
LLC_neutral 58 0 0 0 0 0
LLC Dense regions hint to LLC: 0

RAW hits: 200938
Loads Generated: 1239951
Loads sent to L1D: 1039013
Stores Generated: 882718
Stores sent to L1D: 882721
Major fault: 0 Minor fault: 20
Allocated PAGES: 20

stream: 
stream:times selected: 281201
stream:pref_filled: 56
stream:pref_useful: 51
stream:pref_late: 4
stream:misses: 4
stream:misses_by_poll: 0

CS: 
CS:times selected: 114190
CS:pref_filled: 0
CS:pref_useful: 0
CS:pref_late: 0
CS:misses: 0
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 166834
CPLX:pref_filled: 132
CPLX:pref_useful: 58
CPLX:pref_late: 0
CPLX:misses: 0
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 53
NL:pref_filled: 2
NL:pref_useful: 0
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 562278
total_filled: 59
total_useful: 51
total_late: 4
total_polluted: 0
total_misses_after_warmup: 2
conflicts: 71899
Degree Incremented Times: 0
Degree Decremented Times: 0

L1 IP Table Write Accesses: 532727
L1 IP Table Read Accesses: 460828
L1 RST Write Accesses: 203237
L1 RST Read Accesses: 406472
L1 CSPT Write Accesses: 203237
L1 CSPT Read Accesses: 541463
L1 RR Filter Tag Write Accesses: 506060
L1 RR Filter Tag Read Accesses: 35859356
L1 IP Table Tag Write Accesses: 666316
L1 IP Table Tag Read Accesses: 666316
L1 RST Tag Write Accesses: 16
L1 RST Tag Read Accesses: 3051663
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 1480902
test: 2883
L2 IP Table Read Accesses: 95
L2 IP Table Write Accesses: 117
L2 IP Table Tag Read Accesses: 59
L2 IP Table Tag Write Accesses: 59

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         55  ROW_BUFFER_MISS:         10
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 6856187
0banks busy for write cycles: 0
1banks busy for read cycles: 2017
1banks busy for write cycles: 0
2banks busy for read cycles: 799
2banks busy for write cycles: 0
3banks busy for read cycles: 99
3banks busy for write cycles: 0
4banks busy for read cycles: 27
4banks busy for write cycles: 0
5banks busy for read cycles: 46
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 83.9772% MPKI: 21.666 Average ROB Occupancy at Mispredict: 17.7167
Branch types
NOT_BRANCH: 4323530 86.4706%
BRANCH_DIRECT_JUMP: 48523 0.97046%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 626727 12.5345%
BRANCH_DIRECT_CALL: 426 0.00852%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 425 0.0085%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D        51         0         0        59    996454   1004151
@Sumon_Early_by_class_L1D         4         0        47         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         2         0         0         0        49
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         4
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         2         0         0         0        45
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         1         0         0        58        23        23
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         1
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 20
