#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001bfc1d5a000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001bfc1d41580 .scope module, "com_tb" "com_tb" 3 4;
 .timescale -9 -12;
v000001bfc1db7120_0 .var "clk_in", 0 0;
v000001bfc1db85c0_0 .var "rst_in", 0 0;
v000001bfc1db8660_0 .var "tabulate_in", 0 0;
v000001bfc1db7c60_0 .var "valid_in", 0 0;
v000001bfc1db7f80_0 .net "valid_out", 0 0, v000001bfc1db7440_0;  1 drivers
v000001bfc1db8de0_0 .var "x_in", 10 0;
v000001bfc1db74e0_0 .net "x_out", 10 0, v000001bfc1db7260_0;  1 drivers
v000001bfc1db71c0_0 .var "y_in", 9 0;
v000001bfc1db7620_0 .net "y_out", 9 0, v000001bfc1db7300_0;  1 drivers
S_000001bfc1d41710 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 46, 3 46 0, S_000001bfc1d41580;
 .timescale -9 -12;
v000001bfc1d24f50_0 .var/2s "i", 31 0;
S_000001bfc1cf24d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 67, 3 67 0, S_000001bfc1d41580;
 .timescale -9 -12;
v000001bfc1d238a0_0 .var/2s "i", 31 0;
S_000001bfc1cf2660 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 88, 3 88 0, S_000001bfc1d41580;
 .timescale -9 -12;
v000001bfc1d25090_0 .var/2s "i", 31 0;
S_000001bfc1db3040 .scope module, "uut" "center_of_mass" 3 17, 4 4 0, S_000001bfc1d41580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_000001bfc1d418a0 .param/l "COUNTING" 1 4 16, +C4<00000000000000000000000000000000>;
P_000001bfc1d418d8 .param/l "DIVIDING" 1 4 17, +C4<00000000000000000000000000000001>;
P_000001bfc1d41910 .param/l "START" 1 4 18, +C4<00000000000000000000000000000000>;
P_000001bfc1d41948 .param/l "WAITING" 1 4 19, +C4<00000000000000000000000000000001>;
L_000001bfc1de00d0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfc1db6a00_0 .net *"_ivl_10", 11 0, L_000001bfc1de00d0;  1 drivers
L_000001bfc1de0088 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfc1db6b40_0 .net *"_ivl_3", 11 0, L_000001bfc1de0088;  1 drivers
v000001bfc1db60a0_0 .net "clk_in", 0 0, v000001bfc1db7120_0;  1 drivers
v000001bfc1db83e0_0 .var "minor_state", 0 0;
v000001bfc1db8c00_0 .var "pixel_total", 19 0;
v000001bfc1db88e0_0 .net "rst_in", 0 0, v000001bfc1db85c0_0;  1 drivers
v000001bfc1db7b20_0 .var "state", 1 0;
v000001bfc1db79e0_0 .net "tabulate_in", 0 0, v000001bfc1db8660_0;  1 drivers
v000001bfc1db7bc0_0 .net "valid_in", 0 0, v000001bfc1db7c60_0;  1 drivers
v000001bfc1db7440_0 .var "valid_out", 0 0;
v000001bfc1db8340_0 .net "x_in", 10 0, v000001bfc1db8de0_0;  1 drivers
v000001bfc1db7260_0 .var "x_out", 10 0;
v000001bfc1db7580_0 .net "x_quotient", 10 0, L_000001bfc1db8980;  1 drivers
v000001bfc1db7da0_0 .var "x_sum", 31 0;
v000001bfc1db7a80_0 .var "x_valid_in", 0 0;
v000001bfc1db8480_0 .net "x_valid_out", 0 0, v000001bfc1db5a10_0;  1 drivers
v000001bfc1db80c0_0 .var "xcom_ready", 0 0;
v000001bfc1db7e40_0 .net "y_in", 9 0, v000001bfc1db71c0_0;  1 drivers
v000001bfc1db7300_0 .var "y_out", 9 0;
v000001bfc1db7ee0_0 .net "y_quotient", 9 0, L_000001bfc1db7d00;  1 drivers
v000001bfc1db8b60_0 .var "y_sum", 31 0;
v000001bfc1db8520_0 .var "y_valid_in", 0 0;
v000001bfc1db73a0_0 .net "y_valid_out", 0 0, v000001bfc1db6280_0;  1 drivers
v000001bfc1db7800_0 .var "ycom_ready", 0 0;
L_000001bfc1db6f40 .concat [ 20 12 0 0], v000001bfc1db8c00_0, L_000001bfc1de0088;
L_000001bfc1db8980 .part v000001bfc1db61e0_0, 0, 11;
L_000001bfc1db78a0 .concat [ 20 12 0 0], v000001bfc1db8c00_0, L_000001bfc1de00d0;
L_000001bfc1db7d00 .part v000001bfc1db6000_0, 0, 10;
S_000001bfc1db31d0 .scope module, "xdivider" "divider" 4 30, 4 139 0, S_000001bfc1db3040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001bfc1cf2890 .param/l "DIVIDING" 1 4 150, +C4<00000000000000000000000000000001>;
P_000001bfc1cf28c8 .param/l "RESTING" 1 4 149, +C4<00000000000000000000000000000000>;
P_000001bfc1cf2900 .param/l "WIDTH" 0 4 139, +C4<00000000000000000000000000100000>;
v000001bfc1db5830_0 .var "busy_out", 0 0;
v000001bfc1db58d0_0 .net "clk_in", 0 0, v000001bfc1db7120_0;  alias, 1 drivers
v000001bfc1db5970_0 .net "data_valid_in", 0 0, v000001bfc1db7a80_0;  1 drivers
v000001bfc1db5a10_0 .var "data_valid_out", 0 0;
v000001bfc1db5ab0_0 .var "dividend", 31 0;
v000001bfc1db5b50_0 .net "dividend_in", 31 0, v000001bfc1db7da0_0;  1 drivers
v000001bfc1db5ce0_0 .var "divisor", 31 0;
v000001bfc1db6960_0 .net "divisor_in", 31 0, L_000001bfc1db6f40;  1 drivers
v000001bfc1db6500_0 .var "error_out", 0 0;
v000001bfc1db65a0_0 .var "quotient", 31 0;
v000001bfc1db61e0_0 .var "quotient_out", 31 0;
v000001bfc1db5c40_0 .var "remainder_out", 31 0;
v000001bfc1db5f60_0 .net "rst_in", 0 0, v000001bfc1db85c0_0;  alias, 1 drivers
v000001bfc1db6140_0 .var "state", 0 0;
E_000001bfc1d515f0 .event posedge, v000001bfc1db58d0_0;
S_000001bfc1db6c00 .scope module, "ydivider" "divider" 4 40, 4 139 0, S_000001bfc1db3040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001bfc1db6d90 .param/l "DIVIDING" 1 4 150, +C4<00000000000000000000000000000001>;
P_000001bfc1db6dc8 .param/l "RESTING" 1 4 149, +C4<00000000000000000000000000000000>;
P_000001bfc1db6e00 .param/l "WIDTH" 0 4 139, +C4<00000000000000000000000000100000>;
v000001bfc1db5d80_0 .var "busy_out", 0 0;
v000001bfc1db6320_0 .net "clk_in", 0 0, v000001bfc1db7120_0;  alias, 1 drivers
v000001bfc1db5e20_0 .net "data_valid_in", 0 0, v000001bfc1db8520_0;  1 drivers
v000001bfc1db6280_0 .var "data_valid_out", 0 0;
v000001bfc1db68c0_0 .var "dividend", 31 0;
v000001bfc1db6aa0_0 .net "dividend_in", 31 0, v000001bfc1db8b60_0;  1 drivers
v000001bfc1db63c0_0 .var "divisor", 31 0;
v000001bfc1db6820_0 .net "divisor_in", 31 0, L_000001bfc1db78a0;  1 drivers
v000001bfc1db6460_0 .var "error_out", 0 0;
v000001bfc1db6640_0 .var "quotient", 31 0;
v000001bfc1db6000_0 .var "quotient_out", 31 0;
v000001bfc1db66e0_0 .var "remainder_out", 31 0;
v000001bfc1db6780_0 .net "rst_in", 0 0, v000001bfc1db85c0_0;  alias, 1 drivers
v000001bfc1db5ec0_0 .var "state", 0 0;
    .scope S_000001bfc1db31d0;
T_0 ;
    %wait E_000001bfc1d515f0;
    %load/vec4 v000001bfc1db5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db65a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db5ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db5ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db5c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5a10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bfc1db6140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001bfc1db5970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db65a0_0, 0;
    %load/vec4 v000001bfc1db5b50_0;
    %assign/vec4 v000001bfc1db5ab0_0, 0;
    %load/vec4 v000001bfc1db6960_0;
    %assign/vec4 v000001bfc1db5ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6500_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5a10_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001bfc1db5ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6140_0, 0;
    %load/vec4 v000001bfc1db5ab0_0;
    %assign/vec4 v000001bfc1db5c40_0, 0;
    %load/vec4 v000001bfc1db65a0_0;
    %assign/vec4 v000001bfc1db61e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5a10_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001bfc1db5ce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db5c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db61e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5a10_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001bfc1db5ab0_0;
    %load/vec4 v000001bfc1db5ce0_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6140_0, 0;
    %load/vec4 v000001bfc1db5ab0_0;
    %assign/vec4 v000001bfc1db5c40_0, 0;
    %load/vec4 v000001bfc1db65a0_0;
    %assign/vec4 v000001bfc1db61e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5a10_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6140_0, 0;
    %load/vec4 v000001bfc1db65a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bfc1db65a0_0, 0;
    %load/vec4 v000001bfc1db5ab0_0;
    %load/vec4 v000001bfc1db5ce0_0;
    %sub;
    %assign/vec4 v000001bfc1db5ab0_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bfc1db6c00;
T_1 ;
    %wait E_000001bfc1d515f0;
    %load/vec4 v000001bfc1db6780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db6640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db68c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db63c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db66e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bfc1db5ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001bfc1db5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db6640_0, 0;
    %load/vec4 v000001bfc1db6aa0_0;
    %assign/vec4 v000001bfc1db68c0_0, 0;
    %load/vec4 v000001bfc1db6820_0;
    %assign/vec4 v000001bfc1db63c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6460_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6280_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001bfc1db68c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5ec0_0, 0;
    %load/vec4 v000001bfc1db68c0_0;
    %assign/vec4 v000001bfc1db66e0_0, 0;
    %load/vec4 v000001bfc1db6640_0;
    %assign/vec4 v000001bfc1db6000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6280_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001bfc1db63c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db66e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db6000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6280_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001bfc1db68c0_0;
    %load/vec4 v000001bfc1db63c0_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5ec0_0, 0;
    %load/vec4 v000001bfc1db68c0_0;
    %assign/vec4 v000001bfc1db66e0_0, 0;
    %load/vec4 v000001bfc1db6640_0;
    %assign/vec4 v000001bfc1db6000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db6460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db6280_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db5ec0_0, 0;
    %load/vec4 v000001bfc1db6640_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bfc1db6640_0, 0;
    %load/vec4 v000001bfc1db68c0_0;
    %load/vec4 v000001bfc1db63c0_0;
    %sub;
    %assign/vec4 v000001bfc1db68c0_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bfc1db3040;
T_2 ;
    %wait E_000001bfc1d515f0;
    %load/vec4 v000001bfc1db88e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7440_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001bfc1db7260_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001bfc1db7300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bfc1db7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db83e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db7da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db8b60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001bfc1db8c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db8520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7800_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bfc1db7b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7440_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001bfc1db7260_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001bfc1db7300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bfc1db7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db83e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db7da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfc1db8b60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001bfc1db8c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db8520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7800_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001bfc1db79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001bfc1db7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000001bfc1db7da0_0;
    %load/vec4 v000001bfc1db8340_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001bfc1db7da0_0, 0;
    %load/vec4 v000001bfc1db8b60_0;
    %load/vec4 v000001bfc1db7e40_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001bfc1db8b60_0, 0;
    %load/vec4 v000001bfc1db8c00_0;
    %addi 1, 0, 20;
    %assign/vec4 v000001bfc1db8c00_0, 0;
T_2.8 ;
    %load/vec4 v000001bfc1db8c00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bfc1db7b20_0, 0;
T_2.10 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001bfc1db7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v000001bfc1db7da0_0;
    %load/vec4 v000001bfc1db8340_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001bfc1db7da0_0, 0;
    %load/vec4 v000001bfc1db8b60_0;
    %load/vec4 v000001bfc1db7e40_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001bfc1db8b60_0, 0;
    %load/vec4 v000001bfc1db8c00_0;
    %addi 1, 0, 20;
    %assign/vec4 v000001bfc1db8c00_0, 0;
T_2.12 ;
T_2.7 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001bfc1db83e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db7a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db8520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db83e0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfc1db8520_0, 0;
    %load/vec4 v000001bfc1db8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v000001bfc1db7580_0;
    %assign/vec4 v000001bfc1db7260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db80c0_0, 0;
T_2.17 ;
    %load/vec4 v000001bfc1db73a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v000001bfc1db7ee0_0;
    %assign/vec4 v000001bfc1db7300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db7800_0, 0;
T_2.19 ;
    %load/vec4 v000001bfc1db80c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.23, 9;
    %load/vec4 v000001bfc1db7800_0;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfc1db7440_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bfc1db7b20_0, 0;
T_2.21 ;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bfc1d41580;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001bfc1db7120_0;
    %nor/r;
    %store/vec4 v000001bfc1db7120_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bfc1d41580;
T_4 ;
    %vpi_call/w 3 32 "$dumpfile", "com.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bfc1d41580 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_000001bfc1d41710;
    %jmp t_0;
    .scope S_000001bfc1d41710;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfc1d24f50_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001bfc1d24f50_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000001bfc1d24f50_0;
    %pad/s 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %load/vec4 v000001bfc1d24f50_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001bfc1d24f50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001bfc1d24f50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000001bfc1d41580;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 6000000, 0;
    %pushi/vec4 100, 0, 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %fork t_3, S_000001bfc1cf24d0;
    %jmp t_2;
    .scope S_000001bfc1cf24d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfc1d238a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bfc1d238a0_0;
    %cmpi/s 800, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 100, 0, 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %load/vec4 v000001bfc1d238a0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001bfc1d238a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001bfc1d238a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_000001bfc1d41580;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 6000000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %pushi/vec4 50, 0, 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %fork t_5, S_000001bfc1cf2660;
    %jmp t_4;
    .scope S_000001bfc1cf2660;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfc1d25090_0, 0, 32;
T_4.4 ;
    %load/vec4 v000001bfc1d25090_0;
    %cmpi/s 600, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v000001bfc1d25090_0;
    %pad/s 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %pushi/vec4 50, 0, 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001bfc1d25090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001bfc1d25090_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_000001bfc1d41580;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 4000000, 0;
    %pushi/vec4 200, 0, 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %pushi/vec4 100, 0, 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db85c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 200, 0, 11;
    %store/vec4 v000001bfc1db8de0_0, 0, 11;
    %pushi/vec4 100, 0, 10;
    %store/vec4 v000001bfc1db71c0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db7c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfc1db8660_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 119 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 120 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/com_tb.sv";
    "hdl/center_of_mass.sv";
