Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Apr 12 00:30:47 2023
| Host         : JingDevice running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    64          
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/flashing_light_0/inst/flashing_light/cnt1/P[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.563        0.000                      0                 1609        0.077        0.000                      0                 1609        9.358        0.000                       0                   731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.563        0.000                      0                 1544        0.077        0.000                      0                 1544        9.358        0.000                       0                   731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.391        0.000                      0                   65        0.542        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.563ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 3.409ns (48.956%)  route 3.554ns (51.044%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.608     9.337    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X39Y299        LUT3 (Prop_lut3_I1_O)        0.052     9.389 r  system_i/flashing_light_0/inst/flashing_light/cnt[22]_C_i_1/O
                         net (fo=2, routed)           0.631    10.020    system_i/flashing_light_0/inst/flashing_light/p_2_in[22]
    SLICE_X38Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.367    22.691    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C/C
                         clock pessimism              0.261    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X38Y299        FDCE (Setup_fdce_C_D)       -0.067    22.583    system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C
  -------------------------------------------------------------------
                         required time                         22.583    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 12.563    

Slack (MET) :             12.710ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 3.409ns (49.855%)  route 3.429ns (50.145%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.718     9.447    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X37Y301        LUT3 (Prop_lut3_I1_O)        0.052     9.499 r  system_i/flashing_light_0/inst/flashing_light/cnt[30]_C_i_1/O
                         net (fo=2, routed)           0.395     9.895    system_i/flashing_light_0/inst/flashing_light/p_2_in[30]
    SLICE_X36Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X36Y301        FDPE (Setup_fdpe_C_D)       -0.095    22.605    system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                 12.710    

Slack (MET) :             12.755ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 3.406ns (50.670%)  route 3.316ns (49.330%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.716     9.445    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X40Y299        LUT3 (Prop_lut3_I1_O)        0.049     9.494 r  system_i/flashing_light_0/inst/flashing_light/cnt[24]_C_i_1/O
                         net (fo=2, routed)           0.285     9.779    system_i/flashing_light_0/inst/flashing_light/p_2_in[24]
    SLICE_X45Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X45Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X45Y299        FDCE (Setup_fdce_C_D)       -0.115    22.534    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C
  -------------------------------------------------------------------
                         required time                         22.534    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                 12.755    

Slack (MET) :             12.769ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 3.406ns (50.623%)  route 3.322ns (49.377%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.716     9.445    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X40Y299        LUT3 (Prop_lut3_I1_O)        0.049     9.494 r  system_i/flashing_light_0/inst/flashing_light/cnt[24]_C_i_1/O
                         net (fo=2, routed)           0.291     9.785    system_i/flashing_light_0/inst/flashing_light/p_2_in[24]
    SLICE_X46Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X46Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X46Y299        FDPE (Setup_fdpe_C_D)       -0.095    22.554    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 12.769    

Slack (MET) :             12.769ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 3.406ns (50.398%)  route 3.352ns (49.602%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.722     9.452    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X39Y300        LUT3 (Prop_lut3_I1_O)        0.049     9.501 r  system_i/flashing_light_0/inst/flashing_light/cnt[26]_C_i_1/O
                         net (fo=2, routed)           0.314     9.815    system_i/flashing_light_0/inst/flashing_light/p_2_in[26]
    SLICE_X41Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.496    22.820    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X41Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C/C
                         clock pessimism              0.181    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X41Y300        FDCE (Setup_fdce_C_D)       -0.115    22.584    system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C
  -------------------------------------------------------------------
                         required time                         22.584    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 12.769    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.400ns (49.877%)  route 3.417ns (50.123%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.718     9.447    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X37Y301        LUT3 (Prop_lut3_I1_O)        0.043     9.490 r  system_i/flashing_light_0/inst/flashing_light/cnt[29]_C_i_1/O
                         net (fo=2, routed)           0.383     9.873    system_i/flashing_light_0/inst/flashing_light/p_2_in[29]
    SLICE_X38Y302        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y302        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X38Y302        FDPE (Setup_fdpe_C_D)       -0.002    22.698    system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             12.845ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 3.408ns (50.647%)  route 3.321ns (49.353%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.580     9.310    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X36Y298        LUT3 (Prop_lut3_I1_O)        0.051     9.361 r  system_i/flashing_light_0/inst/flashing_light/cnt[18]_C_i_1/O
                         net (fo=2, routed)           0.425     9.786    system_i/flashing_light_0/inst/flashing_light/p_2_in[18]
    SLICE_X38Y300        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y300        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X38Y300        FDPE (Setup_fdpe_C_D)       -0.069    22.631    system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P
  -------------------------------------------------------------------
                         required time                         22.631    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                 12.845    

Slack (MET) :             12.848ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 3.408ns (50.849%)  route 3.294ns (49.151%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.580     9.310    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X36Y298        LUT3 (Prop_lut3_I1_O)        0.051     9.361 r  system_i/flashing_light_0/inst/flashing_light/cnt[18]_C_i_1/O
                         net (fo=2, routed)           0.398     9.759    system_i/flashing_light_0/inst/flashing_light/p_2_in[18]
    SLICE_X36Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X36Y300        FDCE (Setup_fdce_C_D)       -0.093    22.607    system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 12.848    

Slack (MET) :             12.858ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 3.409ns (51.111%)  route 3.261ns (48.889%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.718     9.447    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X37Y301        LUT3 (Prop_lut3_I1_O)        0.052     9.499 r  system_i/flashing_light_0/inst/flashing_light/cnt[30]_C_i_1/O
                         net (fo=2, routed)           0.227     9.727    system_i/flashing_light_0/inst/flashing_light/p_2_in[30]
    SLICE_X37Y302        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X37Y302        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_C/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X37Y302        FDCE (Setup_fdce_C_D)       -0.115    22.585    system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_C
  -------------------------------------------------------------------
                         required time                         22.585    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                 12.858    

Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.400ns (50.571%)  route 3.323ns (49.429%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.717    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_2_n_0
    SLICE_X44Y299        LDCE (SetClr_ldce_CLR_Q)     0.462     7.179 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     7.727    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     7.770 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     8.200    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     8.243 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     8.686    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     8.729 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.716     9.445    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X40Y299        LUT3 (Prop_lut3_I1_O)        0.043     9.488 r  system_i/flashing_light_0/inst/flashing_light/cnt[23]_C_i_1/O
                         net (fo=2, routed)           0.292     9.780    system_i/flashing_light_0/inst/flashing_light/p_2_in[23]
    SLICE_X42Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X42Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X42Y299        FDCE (Setup_fdce_C_D)       -0.002    22.647    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                 12.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.799%)  route 0.109ns (52.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.709     1.460    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y292        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y292        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.109     1.669    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y291        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.955     1.754    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y291        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.261     1.493    
    SLICE_X34Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.592    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.969%)  route 0.104ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.709     1.460    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y292        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y292        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.104     1.664    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y291        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.955     1.754    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y291        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.261     1.493    
    SLICE_X34Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.587    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.111%)  route 0.149ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.732     1.483    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y298        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y298        FDRE (Prop_fdre_C_Q)         0.100     1.583 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.149     1.732    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y294        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.978     1.777    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y294        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     1.496    
    SLICE_X30Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.967%)  route 0.096ns (49.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.731     1.482    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y294        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y294        FDRE (Prop_fdre_C_Q)         0.100     1.582 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.096     1.678    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y294        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.978     1.777    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y294        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.281     1.496    
    SLICE_X30Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.595    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.810     1.561    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y301        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y301        FDRE (Prop_fdre_C_Q)         0.100     1.661 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.096     1.757    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y301        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.077     1.876    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y301        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.304     1.572    
    SLICE_X26Y301        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.670    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.731     1.482    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y294        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y294        FDRE (Prop_fdre_C_Q)         0.100     1.582 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.101     1.683    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y292        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.977     1.776    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y292        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.281     1.495    
    SLICE_X30Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.589    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.876%)  route 0.187ns (65.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.732     1.483    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y298        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y298        FDRE (Prop_fdre_C_Q)         0.100     1.583 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.187     1.770    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y296        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.976     1.775    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y296        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.261     1.514    
    SLICE_X26Y296        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.668    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.129ns (40.289%)  route 0.191ns (59.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.812     1.563    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y300        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y300        FDRE (Prop_fdre_C_Q)         0.100     1.663 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=7, routed)           0.191     1.854    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X30Y299        LUT3 (Prop_lut3_I1_O)        0.029     1.883 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y299        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.979     1.778    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y299        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism             -0.096     1.682    
    SLICE_X30Y299        FDRE (Hold_fdre_C_D)         0.096     1.778    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.609%)  route 0.196ns (62.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.710     1.461    system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y293        FDRE                                         r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y293        FDRE (Prop_fdre_C_Q)         0.118     1.579 r  system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.196     1.775    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y291        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.977     1.776    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y291        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.261     1.515    
    SLICE_X30Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.669    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.729     1.480    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y289        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y289        FDRE (Prop_fdre_C_Q)         0.100     1.580 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.058     1.638    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y289        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.976     1.775    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y289        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.295     1.480    
    SLICE_X28Y289        FDRE (Hold_fdre_C_D)         0.049     1.529    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.408         20.000      18.591     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X29Y291   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X28Y299   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/axi_wready_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X32Y295   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X32Y295   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X28Y295   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X28Y295   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X28Y295   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X28Y295   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X29Y298   system_i/flashing_light_0/inst/flashing_light_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y292   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y292   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X26Y291   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y292   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X30Y292   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 2.775ns (70.599%)  route 1.156ns (29.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[23]
                         net (fo=3, routed)           0.660     6.440    system_i/flashing_light_0/inst/flashing_light/cnt1_n_82
    SLICE_X41Y299        LUT2 (Prop_lut2_I0_O)        0.052     6.492 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           0.495     6.987    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_1_n_0
    SLICE_X41Y299        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X41Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X41Y299        FDPE (Recov_fdpe_C_PRE)     -0.271    22.378    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_P
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.406ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 2.776ns (71.101%)  route 1.128ns (28.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[4]
                         net (fo=3, routed)           0.634     6.413    system_i/flashing_light_0/inst/flashing_light/cnt1_n_101
    SLICE_X38Y293        LUT2 (Prop_lut2_I0_O)        0.053     6.466 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.495     6.961    system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC_i_1_n_0
    SLICE_X38Y293        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y293        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X38Y293        FDPE (Recov_fdpe_C_PRE)     -0.282    22.367    system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                 15.406    

Slack (MET) :             15.422ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 2.766ns (69.442%)  route 1.217ns (30.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[0]
                         net (fo=3, routed)           0.634     6.413    system_i/flashing_light_0/inst/flashing_light/cnt1_n_105
    SLICE_X38Y292        LUT2 (Prop_lut2_I0_O)        0.043     6.456 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.584     7.040    system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC_i_1_n_0
    SLICE_X38Y292        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y292        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X38Y292        FDPE (Recov_fdpe_C_PRE)     -0.187    22.462    system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         22.462    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 15.422    

Slack (MET) :             15.437ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 2.778ns (70.780%)  route 1.147ns (29.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[28]
                         net (fo=3, routed)           0.658     6.437    system_i/flashing_light_0/inst/flashing_light/cnt1_n_77
    SLICE_X37Y301        LUT2 (Prop_lut2_I0_O)        0.055     6.492 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.489     6.982    system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_1_n_0
    SLICE_X38Y303        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y303        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_P/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X38Y303        FDPE (Recov_fdpe_C_PRE)     -0.281    22.419    system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_P
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                 15.437    

Slack (MET) :             15.451ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 2.772ns (71.615%)  route 1.099ns (28.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[14]
                         net (fo=3, routed)           0.781     6.561    system_i/flashing_light_0/inst/flashing_light/cnt1_n_91
    SLICE_X43Y297        LUT2 (Prop_lut2_I0_O)        0.049     6.610 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.317     6.927    system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC_i_1_n_0
    SLICE_X44Y297        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X44Y297        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X44Y297        FDPE (Recov_fdpe_C_PRE)     -0.271    22.378    system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_P
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 15.451    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 2.772ns (71.762%)  route 1.091ns (28.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[8]
                         net (fo=3, routed)           0.666     6.445    system_i/flashing_light_0/inst/flashing_light/cnt1_n_97
    SLICE_X41Y295        LUT2 (Prop_lut2_I0_O)        0.049     6.494 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.425     6.919    system_i/flashing_light_0/inst/flashing_light/cnt_reg[8]_LDC_i_1_n_0
    SLICE_X43Y295        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X43Y295        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[8]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X43Y295        FDPE (Recov_fdpe_C_PRE)     -0.271    22.378    system_i/flashing_light_0/inst/flashing_light/cnt_reg[8]_P
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.475ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 2.774ns (71.352%)  route 1.114ns (28.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[31]
                         net (fo=3, routed)           0.646     6.425    system_i/flashing_light_0/inst/flashing_light/cnt1_n_74
    SLICE_X35Y301        LUT2 (Prop_lut2_I0_O)        0.051     6.476 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.468     6.944    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_1_n_0
    SLICE_X34Y301        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497    22.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X34Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P/C
                         clock pessimism              0.181    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X34Y301        FDPE (Recov_fdpe_C_PRE)     -0.280    22.420    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P
  -------------------------------------------------------------------
                         required time                         22.420    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                 15.475    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 2.777ns (72.306%)  route 1.064ns (27.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[22]
                         net (fo=3, routed)           0.621     6.400    system_i/flashing_light_0/inst/flashing_light/cnt1_n_83
    SLICE_X39Y299        LUT2 (Prop_lut2_I0_O)        0.054     6.454 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.443     6.897    system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC_i_1_n_0
    SLICE_X40Y299        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X40Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X40Y299        FDPE (Recov_fdpe_C_PRE)     -0.272    22.377    system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P
  -------------------------------------------------------------------
                         required time                         22.377    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.498ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 2.777ns (72.825%)  route 1.036ns (27.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      2.723     5.780 f  system_i/flashing_light_0/inst/flashing_light/cnt1/P[24]
                         net (fo=3, routed)           0.559     6.339    system_i/flashing_light_0/inst/flashing_light/cnt1_n_81
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.054     6.393 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.477     6.870    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_i_1_n_0
    SLICE_X46Y299        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X46Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X46Y299        FDPE (Recov_fdpe_C_PRE)     -0.281    22.368    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                 15.498    

Slack (MET) :             15.499ns  (required time - arrival time)
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.766ns (71.272%)  route 1.115ns (28.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[14]
                         net (fo=3, routed)           0.781     6.561    system_i/flashing_light_0/inst/flashing_light/cnt1_n_91
    SLICE_X43Y297        LUT2 (Prop_lut2_I0_O)        0.043     6.604 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.334     6.938    system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC_i_2_n_0
    SLICE_X45Y297        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    21.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366    22.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X45Y297        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_C/C
                         clock pessimism              0.261    22.951    
                         clock uncertainty           -0.302    22.649    
    SLICE_X45Y297        FDCE (Recov_fdce_C_CLR)     -0.212    22.437    system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_C
  -------------------------------------------------------------------
                         required time                         22.437    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                 15.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.146ns (29.918%)  route 0.342ns (70.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.185     1.844    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X35Y301        LUT2 (Prop_lut2_I1_O)        0.028     1.872 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.157     2.029    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_2_n_0
    SLICE_X33Y301        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.057     1.856    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X33Y301        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_C/C
                         clock pessimism             -0.300     1.556    
    SLICE_X33Y301        FDCE (Remov_fdce_C_CLR)     -0.069     1.487    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_C
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.146ns (27.104%)  route 0.393ns (72.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.247     1.906    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y302        LUT2 (Prop_lut2_I1_O)        0.028     1.934 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.146     2.080    system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC_i_2_n_0
    SLICE_X40Y302        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.056     1.855    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X40Y302        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C/C
                         clock pessimism             -0.281     1.574    
    SLICE_X40Y302        FDCE (Remov_fdce_C_CLR)     -0.069     1.505    system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.146ns (26.842%)  route 0.398ns (73.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.292     1.951    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X39Y301        LUT2 (Prop_lut2_I1_O)        0.028     1.979 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.106     2.085    system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_i_2_n_0
    SLICE_X40Y301        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.056     1.855    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X40Y301        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_C/C
                         clock pessimism             -0.281     1.574    
    SLICE_X40Y301        FDCE (Remov_fdce_C_CLR)     -0.069     1.505    system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_C
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.146ns (22.831%)  route 0.493ns (77.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.386     2.045    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.028     2.073 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.107     2.180    system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_LDC_i_2_n_0
    SLICE_X37Y294        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.956     1.755    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X37Y294        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_C/C
                         clock pessimism             -0.096     1.659    
    SLICE_X37Y294        FDCE (Remov_fdce_C_CLR)     -0.069     1.590    system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.147ns (27.481%)  route 0.388ns (72.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.247     1.906    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y302        LUT2 (Prop_lut2_I1_O)        0.029     1.935 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.141     2.076    system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC_i_1_n_0
    SLICE_X38Y302        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.057     1.856    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y302        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/C
                         clock pessimism             -0.281     1.575    
    SLICE_X38Y302        FDPE (Remov_fdpe_C_PRE)     -0.093     1.482    system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.146ns (21.933%)  route 0.520ns (78.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.372     2.031    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X41Y299        LUT2 (Prop_lut2_I1_O)        0.028     2.059 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.148     2.207    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_2_n_0
    SLICE_X42Y299        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.956     1.755    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X42Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/C
                         clock pessimism             -0.096     1.659    
    SLICE_X42Y299        FDCE (Remov_fdce_C_CLR)     -0.050     1.609    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.146ns (21.613%)  route 0.530ns (78.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.369     2.028    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y298        LUT2 (Prop_lut2_I1_O)        0.028     2.056 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.160     2.217    system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_LDC_i_2_n_0
    SLICE_X36Y297        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.957     1.756    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y297        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_C/C
                         clock pessimism             -0.096     1.660    
    SLICE_X36Y297        FDCE (Remov_fdce_C_CLR)     -0.050     1.610    system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_C
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.148ns (26.826%)  route 0.404ns (73.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.185     1.844    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X35Y301        LUT2 (Prop_lut2_I1_O)        0.030     1.874 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.218     2.093    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_1_n_0
    SLICE_X34Y301        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.057     1.856    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X34Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P/C
                         clock pessimism             -0.281     1.575    
    SLICE_X34Y301        FDPE (Remov_fdpe_C_PRE)     -0.093     1.482    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_P
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.148ns (26.905%)  route 0.402ns (73.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.292     1.951    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X39Y301        LUT2 (Prop_lut2_I1_O)        0.030     1.981 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.110     2.091    system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_i_1_n_0
    SLICE_X39Y301        FDPE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.057     1.856    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X39Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P/C
                         clock pessimism             -0.281     1.575    
    SLICE_X39Y301        FDPE (Remov_fdpe_C_PRE)     -0.113     1.462    system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.146ns (23.814%)  route 0.467ns (76.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.315     1.974    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y301        LUT2 (Prop_lut2_I1_O)        0.028     2.002 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.152     2.154    system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_2_n_0
    SLICE_X36Y302        FDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.057     1.856    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y302        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_C/C
                         clock pessimism             -0.281     1.575    
    SLICE_X36Y302        FDCE (Remov_fdce_C_CLR)     -0.050     1.525    system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_C
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.629    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.043ns (5.356%)  route 0.760ns (94.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.563     0.563    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y301        LUT1 (Prop_lut1_I0_O)        0.043     0.606 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.197     0.803    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y301        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.531     2.855    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y301        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.028ns (6.733%)  route 0.388ns (93.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.285     0.285    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y301        LUT1 (Prop_lut1_I0_O)        0.028     0.313 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.103     0.416    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y301        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.079     1.878    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y301        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 2.220ns (33.549%)  route 4.397ns (66.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.728     3.160    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X35Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y300        FDCE (Prop_fdce_C_Q)         0.223     3.383 r  system_i/flashing_light_0/inst/flashing_light/led_reg/Q
                         net (fo=2, routed)           4.397     7.780    led_0_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.997     9.777 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.777    led_0
    F13                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.870ns  (logic 2.766ns (71.465%)  route 1.104ns (28.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[14]
                         net (fo=3, routed)           0.781     6.561    system_i/flashing_light_0/inst/flashing_light/cnt1_n_91
    SLICE_X43Y297        LUT2 (Prop_lut2_I0_O)        0.043     6.604 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.323     6.927    system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC_i_2_n_0
    SLICE_X43Y297        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.842ns  (logic 2.766ns (71.994%)  route 1.076ns (28.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[12]
                         net (fo=3, routed)           0.663     6.443    system_i/flashing_light_0/inst/flashing_light/cnt1_n_93
    SLICE_X36Y296        LUT2 (Prop_lut2_I0_O)        0.043     6.486 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.413     6.899    system_i/flashing_light_0/inst/flashing_light/cnt_reg[12]_LDC_i_2_n_0
    SLICE_X36Y296        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.822ns  (logic 2.766ns (72.368%)  route 1.056ns (27.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[19]
                         net (fo=3, routed)           0.652     6.432    system_i/flashing_light_0/inst/flashing_light/cnt1_n_86
    SLICE_X41Y298        LUT2 (Prop_lut2_I0_O)        0.043     6.475 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.404     6.879    system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC_i_2_n_0
    SLICE_X43Y298        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.805ns  (logic 2.766ns (72.685%)  route 1.039ns (27.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[4]
                         net (fo=3, routed)           0.634     6.413    system_i/flashing_light_0/inst/flashing_light/cnt1_n_101
    SLICE_X38Y293        LUT2 (Prop_lut2_I0_O)        0.043     6.456 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.406     6.862    system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC_i_2_n_0
    SLICE_X39Y293        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.791ns  (logic 2.766ns (72.969%)  route 1.025ns (27.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[26]
                         net (fo=3, routed)           0.621     6.401    system_i/flashing_light_0/inst/flashing_light/cnt1_n_79
    SLICE_X39Y300        LUT2 (Prop_lut2_I0_O)        0.043     6.444 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.404     6.847    system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC_i_2_n_0
    SLICE_X39Y300        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.786ns  (logic 2.766ns (73.061%)  route 1.020ns (26.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[6]
                         net (fo=3, routed)           0.622     6.402    system_i/flashing_light_0/inst/flashing_light/cnt1_n_99
    SLICE_X40Y294        LUT2 (Prop_lut2_I0_O)        0.043     6.445 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.398     6.843    system_i/flashing_light_0/inst/flashing_light/cnt_reg[6]_LDC_i_2_n_0
    SLICE_X41Y294        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 2.766ns (73.321%)  route 1.006ns (26.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[22]
                         net (fo=3, routed)           0.621     6.400    system_i/flashing_light_0/inst/flashing_light/cnt1_n_83
    SLICE_X39Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.443 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.386     6.829    system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC_i_2_n_0
    SLICE_X39Y299        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.760ns  (logic 2.766ns (73.564%)  route 0.994ns (26.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[28]
                         net (fo=3, routed)           0.658     6.437    system_i/flashing_light_0/inst/flashing_light/cnt1_n_77
    SLICE_X37Y301        LUT2 (Prop_lut2_I0_O)        0.043     6.480 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.336     6.817    system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_2_n_0
    SLICE_X37Y303        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.752ns  (logic 2.766ns (73.719%)  route 0.986ns (26.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.625     3.057    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    DSP48_X2Y118         DSP48E1                                      r  system_i/flashing_light_0/inst/flashing_light/cnt1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y118         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.723     5.780 r  system_i/flashing_light_0/inst/flashing_light/cnt1/P[23]
                         net (fo=3, routed)           0.660     6.440    system_i/flashing_light_0/inst/flashing_light/cnt1_n_82
    SLICE_X41Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.483 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.326     6.809    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_2_n_0
    SLICE_X43Y299        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.146ns (30.375%)  route 0.335ns (69.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.185     1.844    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X35Y301        LUT2 (Prop_lut2_I1_O)        0.028     1.872 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.149     2.022    system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC_i_2_n_0
    SLICE_X35Y301        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.146ns (27.144%)  route 0.392ns (72.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.247     1.906    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y302        LUT2 (Prop_lut2_I1_O)        0.028     1.934 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.145     2.079    system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC_i_2_n_0
    SLICE_X39Y302        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.146ns (23.696%)  route 0.470ns (76.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.315     1.974    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y301        LUT2 (Prop_lut2_I1_O)        0.028     2.002 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.155     2.157    system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC_i_2_n_0
    SLICE_X37Y303        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.146ns (23.338%)  route 0.480ns (76.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.292     1.951    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X39Y301        LUT2 (Prop_lut2_I1_O)        0.028     1.979 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.167    system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_i_2_n_0
    SLICE_X38Y301        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.146ns (23.141%)  route 0.485ns (76.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.386     2.045    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.028     2.073 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.099     2.172    system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_LDC_i_2_n_0
    SLICE_X37Y293        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.146ns (21.933%)  route 0.520ns (78.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.372     2.031    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X41Y299        LUT2 (Prop_lut2_I1_O)        0.028     2.059 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.148     2.207    system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC_i_2_n_0
    SLICE_X43Y299        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.146ns (21.908%)  route 0.520ns (78.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.369     2.028    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X37Y298        LUT2 (Prop_lut2_I1_O)        0.028     2.056 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.151     2.207    system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_LDC_i_2_n_0
    SLICE_X37Y298        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[16]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[21]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.146ns (21.870%)  route 0.522ns (78.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.378     2.037    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X40Y298        LUT2 (Prop_lut2_I1_O)        0.028     2.065 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.143     2.209    system_i/flashing_light_0/inst/flashing_light/cnt_reg[21]_LDC_i_2_n_0
    SLICE_X45Y298        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[21]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.701ns  (logic 0.146ns (20.824%)  route 0.555ns (79.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.359     2.018    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X39Y300        LUT2 (Prop_lut2_I1_O)        0.028     2.046 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.197     2.242    system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC_i_2_n_0
    SLICE_X39Y300        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.146ns (20.735%)  route 0.558ns (79.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.790     1.541    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y303        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y303        FDRE (Prop_fdre_C_Q)         0.118     1.659 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.371     2.030    system_i/flashing_light_0/inst/flashing_light/s00_axi_aresetn
    SLICE_X41Y298        LUT2 (Prop_lut2_I1_O)        0.028     2.058 f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.187     2.245    system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC_i_2_n_0
    SLICE_X43Y298        LDCE                                         f  system_i/flashing_light_0/inst/flashing_light/cnt_reg[19]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 0.568ns (17.597%)  route 2.660ns (82.403%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.608     2.545    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X39Y299        LUT3 (Prop_lut3_I1_O)        0.052     2.597 r  system_i/flashing_light_0/inst/flashing_light/cnt[22]_C_i_1/O
                         net (fo=2, routed)           0.631     3.228    system_i/flashing_light_0/inst/flashing_light/p_2_in[22]
    SLICE_X38Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.367     2.691    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.102ns  (logic 0.568ns (18.309%)  route 2.534ns (81.691%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.718     2.655    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X37Y301        LUT3 (Prop_lut3_I1_O)        0.052     2.707 r  system_i/flashing_light_0/inst/flashing_light/cnt[30]_C_i_1/O
                         net (fo=2, routed)           0.395     3.102    system_i/flashing_light_0/inst/flashing_light/p_2_in[30]
    SLICE_X36Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497     2.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[30]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.081ns  (logic 0.559ns (18.143%)  route 2.522ns (81.857%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.718     2.655    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X37Y301        LUT3 (Prop_lut3_I1_O)        0.043     2.698 r  system_i/flashing_light_0/inst/flashing_light/cnt[29]_C_i_1/O
                         net (fo=2, routed)           0.383     3.081    system_i/flashing_light_0/inst/flashing_light/p_2_in[29]
    SLICE_X38Y302        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497     2.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y302        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 0.565ns (18.693%)  route 2.458ns (81.307%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.722     2.660    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X39Y300        LUT3 (Prop_lut3_I1_O)        0.049     2.709 r  system_i/flashing_light_0/inst/flashing_light/cnt[26]_C_i_1/O
                         net (fo=2, routed)           0.314     3.023    system_i/flashing_light_0/inst/flashing_light/p_2_in[26]
    SLICE_X41Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.496     2.820    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X41Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.993ns  (logic 0.567ns (18.942%)  route 2.426ns (81.058%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.580     2.518    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X36Y298        LUT3 (Prop_lut3_I1_O)        0.051     2.569 r  system_i/flashing_light_0/inst/flashing_light/cnt[18]_C_i_1/O
                         net (fo=2, routed)           0.425     2.993    system_i/flashing_light_0/inst/flashing_light/p_2_in[18]
    SLICE_X38Y300        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497     2.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y300        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.993ns  (logic 0.565ns (18.880%)  route 2.428ns (81.120%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.716     2.653    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X40Y299        LUT3 (Prop_lut3_I1_O)        0.049     2.702 r  system_i/flashing_light_0/inst/flashing_light/cnt[24]_C_i_1/O
                         net (fo=2, routed)           0.291     2.993    system_i/flashing_light_0/inst/flashing_light/p_2_in[24]
    SLICE_X46Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366     2.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X46Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.559ns (18.697%)  route 2.431ns (81.303%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.718     2.655    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X37Y301        LUT3 (Prop_lut3_I1_O)        0.043     2.698 r  system_i/flashing_light_0/inst/flashing_light/cnt[29]_C_i_1/O
                         net (fo=2, routed)           0.292     2.990    system_i/flashing_light_0/inst/flashing_light/p_2_in[29]
    SLICE_X40Y302        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.496     2.820    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X40Y302        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[29]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.559ns (18.710%)  route 2.429ns (81.290%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.716     2.653    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X40Y299        LUT3 (Prop_lut3_I1_O)        0.043     2.696 r  system_i/flashing_light_0/inst/flashing_light/cnt[23]_C_i_1/O
                         net (fo=2, routed)           0.292     2.988    system_i/flashing_light_0/inst/flashing_light/p_2_in[23]
    SLICE_X42Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366     2.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X42Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[23]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 0.565ns (18.920%)  route 2.421ns (81.080%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.716     2.653    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X40Y299        LUT3 (Prop_lut3_I1_O)        0.049     2.702 r  system_i/flashing_light_0/inst/flashing_light/cnt[24]_C_i_1/O
                         net (fo=2, routed)           0.285     2.986    system_i/flashing_light_0/inst/flashing_light/p_2_in[24]
    SLICE_X45Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.366     2.690    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X45Y299        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 0.567ns (19.112%)  route 2.400ns (80.888%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/G
    SLICE_X44Y299        LDCE (EnToQ_ldce_G_Q)        0.387     0.387 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC/Q
                         net (fo=2, routed)           0.548     0.935    system_i/flashing_light_0/inst/flashing_light/cnt_reg[24]_LDC_n_0
    SLICE_X39Y299        LUT6 (Prop_lut6_I1_O)        0.043     0.978 r  system_i/flashing_light_0/inst/flashing_light/led_i_10/O
                         net (fo=1, routed)           0.430     1.408    system_i/flashing_light_0/inst/flashing_light/led_i_10_n_0
    SLICE_X39Y298        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  system_i/flashing_light_0/inst/flashing_light/led_i_4/O
                         net (fo=2, routed)           0.443     1.894    system_i/flashing_light_0/inst/flashing_light/led_i_4_n_0
    SLICE_X39Y295        LUT5 (Prop_lut5_I0_O)        0.043     1.937 r  system_i/flashing_light_0/inst/flashing_light/led_i_3/O
                         net (fo=32, routed)          0.580     2.518    system_i/flashing_light_0/inst/flashing_light/led_i_3_n_0
    SLICE_X36Y298        LUT3 (Prop_lut3_I1_O)        0.051     2.569 r  system_i/flashing_light_0/inst/flashing_light/cnt[18]_C_i_1/O
                         net (fo=2, routed)           0.398     2.967    system_i/flashing_light_0/inst/flashing_light/p_2_in[18]
    SLICE_X36Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.497     2.821    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y300        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[18]_C/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.156ns (65.954%)  route 0.081ns (34.046%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y292        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC/G
    SLICE_X39Y292        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC/Q
                         net (fo=2, routed)           0.081     0.209    system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC_n_0
    SLICE_X38Y292        LUT5 (Prop_lut5_I3_O)        0.028     0.237 r  system_i/flashing_light_0/inst/flashing_light/cnt[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.237    system_i/flashing_light_0/inst/flashing_light/p_2_in[0]
    SLICE_X38Y292        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.955     1.754    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y292        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.156ns (47.236%)  route 0.174ns (52.764%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y292        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC/G
    SLICE_X39Y292        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC/Q
                         net (fo=2, routed)           0.081     0.209    system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_LDC_n_0
    SLICE_X38Y292        LUT5 (Prop_lut5_I3_O)        0.028     0.237 r  system_i/flashing_light_0/inst/flashing_light/cnt[0]_C_i_1/O
                         net (fo=2, routed)           0.094     0.330    system_i/flashing_light_0/inst/flashing_light/p_2_in[0]
    SLICE_X38Y291        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.955     1.754    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y291        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[0]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.330ns (60.321%)  route 0.217ns (39.679%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y301        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC/G
    SLICE_X38Y301        LDCE (EnToQ_ldce_G_Q)        0.184     0.184 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC/Q
                         net (fo=2, routed)           0.101     0.285    system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_LDC_n_0
    SLICE_X38Y300        LUT3 (Prop_lut3_I1_O)        0.028     0.313 r  system_i/flashing_light_0/inst/flashing_light/i__carry__5_i_2/O
                         net (fo=1, routed)           0.000     0.313    system_i/flashing_light_0/inst/flashing_light/cnt[27]
    SLICE_X38Y300        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.360 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.116     0.476    system_i/flashing_light_0/inst/flashing_light/cnt1__0[27]
    SLICE_X39Y301        LUT3 (Prop_lut3_I0_O)        0.071     0.547 r  system_i/flashing_light_0/inst/flashing_light/cnt[27]_C_i_1/O
                         net (fo=2, routed)           0.000     0.547    system_i/flashing_light_0/inst/flashing_light/p_2_in[27]
    SLICE_X39Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.057     1.856    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X39Y301        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[27]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.314ns (54.195%)  route 0.265ns (45.805%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y296        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_LDC/G
    SLICE_X41Y296        LDCE (EnToQ_ldce_G_Q)        0.168     0.168 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_LDC/Q
                         net (fo=2, routed)           0.139     0.307    system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_LDC_n_0
    SLICE_X38Y296        LUT3 (Prop_lut3_I1_O)        0.028     0.335 r  system_i/flashing_light_0/inst/flashing_light/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.335    system_i/flashing_light_0/inst/flashing_light/cnt[11]
    SLICE_X38Y296        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.382 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.127     0.508    system_i/flashing_light_0/inst/flashing_light/cnt1__0[11]
    SLICE_X39Y296        LUT3 (Prop_lut3_I0_O)        0.071     0.579 r  system_i/flashing_light_0/inst/flashing_light/cnt[11]_C_i_1/O
                         net (fo=2, routed)           0.000     0.579    system_i/flashing_light_0/inst/flashing_light/p_2_in[11]
    SLICE_X39Y296        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.956     1.755    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X39Y296        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[11]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.314ns (49.760%)  route 0.317ns (50.240%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC/G
    SLICE_X39Y299        LDCE (EnToQ_ldce_G_Q)        0.169     0.169 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC/Q
                         net (fo=2, routed)           0.090     0.259    system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_LDC_n_0
    SLICE_X38Y299        LUT3 (Prop_lut3_I1_O)        0.028     0.287 r  system_i/flashing_light_0/inst/flashing_light/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.287    system_i/flashing_light_0/inst/flashing_light/cnt[22]
    SLICE_X38Y299        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.334 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.117     0.451    system_i/flashing_light_0/inst/flashing_light/cnt1__0[22]
    SLICE_X39Y299        LUT3 (Prop_lut3_I0_O)        0.070     0.521 r  system_i/flashing_light_0/inst/flashing_light/cnt[22]_C_i_1/O
                         net (fo=2, routed)           0.110     0.631    system_i/flashing_light_0/inst/flashing_light/p_2_in[22]
    SLICE_X40Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.956     1.755    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X40Y299        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[22]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.330ns (51.155%)  route 0.315ns (48.845%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y295        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_LDC/G
    SLICE_X38Y295        LDCE (EnToQ_ldce_G_Q)        0.184     0.184 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_LDC/Q
                         net (fo=3, routed)           0.188     0.372    system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_LDC_n_0
    SLICE_X38Y295        LUT3 (Prop_lut3_I1_O)        0.028     0.400 r  system_i/flashing_light_0/inst/flashing_light/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.400    system_i/flashing_light_0/inst/flashing_light/i__carry__0_i_2_n_0
    SLICE_X38Y295        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.447 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.127     0.574    system_i/flashing_light_0/inst/flashing_light/cnt1__0[7]
    SLICE_X39Y295        LUT3 (Prop_lut3_I0_O)        0.071     0.645 r  system_i/flashing_light_0/inst/flashing_light/cnt[7]_C_i_1/O
                         net (fo=2, routed)           0.000     0.645    system_i/flashing_light_0/inst/flashing_light/p_2_in[7]
    SLICE_X39Y295        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.956     1.755    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X39Y295        FDCE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[7]_C/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.313ns (48.108%)  route 0.338ns (51.892%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y297        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_LDC/G
    SLICE_X37Y297        LDCE (EnToQ_ldce_G_Q)        0.169     0.169 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_LDC/Q
                         net (fo=2, routed)           0.169     0.338    system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_LDC_n_0
    SLICE_X38Y297        LUT3 (Prop_lut3_I1_O)        0.028     0.366 r  system_i/flashing_light_0/inst/flashing_light/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.366    system_i/flashing_light_0/inst/flashing_light/cnt[13]
    SLICE_X38Y297        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.416 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.168     0.585    system_i/flashing_light_0/inst/flashing_light/cnt1__0[13]
    SLICE_X39Y297        LUT3 (Prop_lut3_I0_O)        0.066     0.651 r  system_i/flashing_light_0/inst/flashing_light/cnt[13]_C_i_1/O
                         net (fo=2, routed)           0.000     0.651    system_i/flashing_light_0/inst/flashing_light/p_2_in[13]
    SLICE_X39Y297        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.957     1.756    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X39Y297        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[13]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.312ns (47.309%)  route 0.347ns (52.691%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y299        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_LDC/G
    SLICE_X37Y299        LDCE (EnToQ_ldce_G_Q)        0.168     0.168 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_LDC/Q
                         net (fo=2, routed)           0.190     0.358    system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_LDC_n_0
    SLICE_X38Y298        LUT3 (Prop_lut3_I1_O)        0.028     0.386 r  system_i/flashing_light_0/inst/flashing_light/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.386    system_i/flashing_light_0/inst/flashing_light/cnt[17]
    SLICE_X38Y298        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.436 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.157     0.593    system_i/flashing_light_0/inst/flashing_light/cnt1__0[17]
    SLICE_X36Y298        LUT3 (Prop_lut3_I0_O)        0.066     0.659 r  system_i/flashing_light_0/inst/flashing_light/cnt[17]_C_i_1/O
                         net (fo=2, routed)           0.000     0.659    system_i/flashing_light_0/inst/flashing_light/p_2_in[17]
    SLICE_X36Y298        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.957     1.756    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X36Y298        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[17]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.312ns (46.496%)  route 0.359ns (53.504%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y293        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC/G
    SLICE_X39Y293        LDCE (EnToQ_ldce_G_Q)        0.171     0.171 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC/Q
                         net (fo=2, routed)           0.133     0.304    system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_LDC_n_0
    SLICE_X38Y294        LUT3 (Prop_lut3_I1_O)        0.028     0.332 r  system_i/flashing_light_0/inst/flashing_light/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.332    system_i/flashing_light_0/inst/flashing_light/cnt[4]
    SLICE_X38Y294        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.378 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.226     0.604    system_i/flashing_light_0/inst/flashing_light/cnt1__0[4]
    SLICE_X38Y293        LUT3 (Prop_lut3_I0_O)        0.067     0.671 r  system_i/flashing_light_0/inst/flashing_light/cnt[4]_C_i_1/O
                         net (fo=2, routed)           0.000     0.671    system_i/flashing_light_0/inst/flashing_light/p_2_in[4]
    SLICE_X38Y293        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         0.956     1.755    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X38Y293        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[4]_P/C

Slack:                    inf
  Source:                 system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/G
                            (positive level-sensitive latch)
  Destination:            system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.314ns (46.755%)  route 0.358ns (53.245%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y300        LDCE                         0.000     0.000 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/G
    SLICE_X39Y300        LDCE (EnToQ_ldce_G_Q)        0.169     0.169 r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC/Q
                         net (fo=2, routed)           0.090     0.259    system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_LDC_n_0
    SLICE_X38Y300        LUT3 (Prop_lut3_I1_O)        0.028     0.287 r  system_i/flashing_light_0/inst/flashing_light/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000     0.287    system_i/flashing_light_0/inst/flashing_light/cnt[26]
    SLICE_X38Y300        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.334 r  system_i/flashing_light_0/inst/flashing_light/cnt1_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.159     0.493    system_i/flashing_light_0/inst/flashing_light/cnt1__0[26]
    SLICE_X39Y300        LUT3 (Prop_lut3_I0_O)        0.070     0.563 r  system_i/flashing_light_0/inst/flashing_light/cnt[26]_C_i_1/O
                         net (fo=2, routed)           0.109     0.672    system_i/flashing_light_0/inst/flashing_light/p_2_in[26]
    SLICE_X40Y300        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=732, routed)         1.056     1.855    system_i/flashing_light_0/inst/flashing_light/s00_axi_aclk
    SLICE_X40Y300        FDPE                                         r  system_i/flashing_light_0/inst/flashing_light/cnt_reg[26]_P/C





