Driving GPIO pins shared with SRAM in VHDL
