[[Info]]
_PARENT: none
_FAMILY: sa5p00
_FILE_FORMAT: 1.00
_DATA_VALUES: 1.00
_STATUS: Advanced

[[Project]]
DesignName: topModule
Family: ECP5U
Device: LFE5U-25F
Package: CABGA256
Operating: Industrial
Version: 8.0
Performance: -6
PartName: LFE5U-25F-6BG256I

[[Settings]]
EstimationMode: Medium
ProcessType: Typical
SoftwareMode: Calculation
TempAmbX: Ambient Temperature
SectionY: Total Power
SectionX: Vcc
SectionLowerLimit: 0.0000
SectionUpperLimit: 0.0000
SectionResolution: 0.0000
TempAmbY: Ambient Temperature
TempAmbLowerLimit: -30.0000
TempAmbUpperLimit: 115.0000
TempAmbResolution: 29.0000
FreqY: Total Power
FreqX: No Clocks Found!
FreqLowerLimit: 10.0000
FreqUpperLimit: 100.0000
FreqAmbResolution: 20.0000
PowerMode: Normal
DisableBandgap: false
DisablePor: false
DisableDll: false
DisableOsc: false
DisableMACOMAC2EMACA0: false
DisableMACOMAC2EMACA1: false
DisableMACOMAC2EMACA2: false
DisableMACOMAC2EMACA3: false
DisableMACOMAC2EMACB0: false
DisableMACOMAC2EMACB1: false
DisableMACOMAC2EMACB2: false
DisableMACOMAC2EMACB3: false
DisableMACOMAC2XMAC: false
DisableMACOMAC3EMACA0: false
DisableMACOMAC3EMACA1: false
DisableMACOMAC3EMACA2: false
DisableMACOMAC3EMACA3: false
DisableMACOMAC3EMACB0: false
DisableMACOMAC3EMACB1: false
DisableMACOMAC3EMACB2: false
DisableMACOMAC3EMACB3: false
DisableMACOMAC3XMAC: false
DisableMACOPCIEPCIE: false
DisableMACOSRIOEMAC0: false
DisableMACOSRIOEMAC1: false
DisableMACOSRIOEMAC2: false
DisableMACOSRIOEMAC3: false
DisableMACOSRIOSRIO: false
DisablePUSL0: false
DisablePUSL1: false
DisablePUSL2: false
DisablePUSL3: false
DisablePUSL4: false
DisablePUSL5: false
DisablePUSL6: false
DisablePUSL7: false
DisableDDRDLLBL0: false
DisableDDRDLLBL1: false
DisableDDRDLLBR0: false
DisableDDRDLLBR1: false
DisableDDRDLLTL0: false
DisableDDRDLLTL1: false
DisableDDRDLLTR0: false
DisableDDRDLLTR1: false
DisablePLLBL0: false
DisablePLLBL1: false
DisablePLLBR0: false
DisablePLLBR1: false
DisablePLLTL0: false
DisablePLLTL1: false
DisablePLLTR0: false
DisablePLLTR1: false
DisableInRd0: false
DisableInRd1: false
DisableInRd2: false
DisableInRd3: false
DisableInRd4: false
DisableInRd5: false
DisableInRd6: false
DisableInRd7: false
EnablePg0: false
EnablePg1: false
EnablePg2: false
EnablePg3: false
EnablePg4: false
EnablePg5: false
EnablePg6: false
EnablePg7: false
DisableLVDS: false
DisableLVDS1: false
DisableLVDS2: false
DisableLVDS3: false
DisableLVDS4: false
DisableLVDS5: false
DisableLVDS6: false
DisableLVDS7: false

[[Thermal]]
Airflow: 200 LFM
AmbientTemperature: 25
CustomThetaSA: -1
JunctionTemperature: 26.60
MaxSafeAmbient: 96.43
ThetaBA: 10.0
ThetaCS: 0
ThetaEffective: 17.18
ThetaJA: 20.59
ThetaJB: 12.88
ThetaJC: 0
ThetaSA: -1
UserThetaBA: No
UserThetaCS: No
UserThetaEffective: No
UserThetaJA: No
UserThetaJB: No
UserThetaJC: No
UserThetaSA: No
thetaBoard: Medium Board
thetaHeatSink: No Heat Sink
thetaOption: ThermalModels

[[VDPM]]
Supply = Voltage, DPM
Vcc = 1.100, 1.00
Vccaux = 2.500, 1.00
Vccio 3.3 = 3.300, 1.00
Vccio 2.5 = 2.500, 1.00
Vccio 1.8 = 1.800, 1.00
Vccio 1.5 = 1.500, 1.00
Vccio 1.35 = 1.350, 1.00
Vccio 1.2 = 1.200, 1.00
Vcchtx = 1.100, 1.00
Vcchrx = 1.100, 1.00
Vcca = 1.100, 1.00
Vccauxa = 2.500, 1.00

[[Logic]]
Clk = F, AF, LUT, RAM, RIPPLE, REG, X0, X1, X2, X6, ISB, ISBLUT, ISBCE, ISBLSR, ISBM, ISBCLK
COMBINATORIAL = 4.0000, 10.0000^d^, 1484, 0, 104, 0, 702, 711, 3482, 1312, 728, 359, 139, 229, 0, 2
pll_clko_0 = 64.0000, 10.0000^d^, 113, 0, 83, 386, 840, 436, 3269, 1023, 7054, 6364, 0, 225, 181, 318

[[Clocks]]
Clk = F, Duty, DCC, Pfeed, Ptrunk, Pspine, Ptap, Etb, Ebg, Elr
pll_clko_0 = 64.0000, 100, None, f16_1, t19_2_t31_2, s3_1_s21_2_s41_2_s59_1, p2_2_p26_10_p37_21_p46_5_p55_6, 0, 0, 0

[[Input Output]]
Clk = _Type, _Mode, F, AF, IP, OP, Cload, Bank, _ActualMode, _Pull, X0, X1, X2, X6, ISB
COMBINATORIAL = LVCMOS25, none, 4.0000, 10.0000^d^, 1, 0, 5, 6, none, DOWN, 0, 0, 0, 0, 0
COMBINATORIAL = LVDS-DIFFDRIVE:3.5, none, 4.0000, 10.0000^d^, 0, 2, 5, 6, none, NONE, 0, 0, 0, 0, 0
COMBINATORIAL = LVCMOS18-8mA-SLEW:SLOW, none, 4.0000, 10.0000^d^, 0, 1, 5, 7, none, NONE, 0, 0, 0, 0, 0
COMBINATORIAL = LVCMOS18, none, 4.0000, 10.0000^d^, 1, 0, 5, 8, none, DOWN, 0, 0, 0, 0, 0
COMBINATORIAL = LVCMOS25-8mA-SLEW:SLOW, none, 4.0000, 10.0000^d^, 0, 1, 5, 6, none, NONE, 0, 0, 0, 0, 0
pll_clko_0 = LVDS-DIFFDRIVE:3.5, none, 64.0000, 10.0000^d^, 0, 2, 5, 6, none, NONE, 0, 0, 0, 0, 0
pll_clko_0 = LVCMOS18-8mA-SLEW:SLOW, none, 64.0000, 10.0000^d^, 0, 1, 5, 2, none, NONE, 0, 0, 0, 0, 0

[[Bidi]]
ClkInpName = _Type, _Mode, InpF, InpAF, Bidi, ClkOutName, OutF, OutAF, Duty, Cload, Bank, _ActualMode, _Pull, X0, X1, X2, X6, ISB
COMBINATORIAL = LVCMOS18-8mA-SLEW:SLOW, none, 4.0000, 10.0000^d^, 1, N/A, 0.0000^d^, 10.0000^d^, 50, 5, 8, none, UP, 0, 0, 0, 0, 0
COMBINATORIAL = LVCMOS18-8mA-SLEW:SLOW, none, 4.0000, 10.0000^d^, 2, N/A, 0.0000^d^, 10.0000^d^, 50, 5, 8, none, NONE, 0, 0, 0, 0, 0

[[Bank Voltage]]
Bank = Voltage, InRD, LVDSO
0 = Vccio 2.5, N/A, N/A
1 = Vccio 2.5, N/A, N/A
2 = Vccio 1.8, No, No
3 = Vccio 2.5, No, No
6 = Vccio 2.5, No, No
7 = Vccio 1.8, No, No
8 = Vccio 1.8, N/A, N/A

[[Termination]]
_Type = IP, OP, Bidi, Duty, Bank, Rth, Vth
LVCMOS25 = 1, 0, 0, 0.0, 6, 1.0E12, 0
LVDS-DIFFDRIVE:3.5 = 0, 4, 0, 0.0, 6, 1.0E12, 0
LVCMOS18-8mA-SLEW:SLOW = 0, 1, 0, 0.0, 7, 1.0E12, 0
LVCMOS18 = 1, 0, 0, 0.0, 8, 1.0E12, 0
LVCMOS25-8mA-SLEW:SLOW = 0, 1, 0, 0.0, 6, 1.0E12, 0
LVCMOS18-8mA-SLEW:SLOW = 0, 1, 0, 0.0, 2, 1.0E12, 0
LVCMOS18-8mA-SLEW:SLOW = 0, 0, 3, 50.0, 8, 1.0E12, 0

[[PRADD9]]
Clk = F, AF, PRADD9, X0, X1, X2, X6, ISB

[[PRADD18]]
Clk = F, AF, PRADD18, Type, X0, X1, X2, X6, ISB

[[M9X9]]
Clk = F, AF, M9X9, X0, X1, X2, X6, ISB

[[M18X18]]
Clk = F, AF, M18X18, Type, X0, X1, X2, X6, ISB
COMBINATORIAL = 4.0000, 10.0000^d^, 6, M18X18, 0, 0, 0, 0, 0

[[ALU24]]
Clk = F, AF, ALU24, X0, X1, X2, X6, ISB

[[ALU54]]
Clk = F, AF, ALU54, Type, X0, X1, X2, X6, ISB
COMBINATORIAL = 4.0000, 10.0000^d^, 3, ALU54, 0, 0, 0, 0, 0

[[PLL]]
OutClk = inF, N, V, M, PLL, PLLID, STANDBY
pll_clko_0 = 0.0000^d^, 2, 9, 1, 1, BL0, No

[[DP RAM]]
RdClk = RdF, RdAF, EBR, WrClk, WrF, WrAF, _TypeA, _TypeB, X0, X1, X2, X6, ISB

[[DP RAM True]]
ClkA = aF, aAF, EBR, ClkB, bF, bAF, _TypeA, _TypeB, X0, X1, X2, X6, ISB

[[DDRDLL]]
Clk = F, DDRDLLID, STANDBY, DDRDLL

[[DQS]]
Clk = F, DQS

[[DLLDEL]]
Clk = F, DLLDEL

[[CLKDIV]]
Clk = F, AF, CLKDIV

[[CIBTEST]]
CIBTEST = 
0 = 

[[MCLK]]
Clk = F, AF, MCLK, MCLKF, SEDF
_CLKNAME = 310.0000, 100.0000, 1, 2.4000, 2.4000

[[JTAG]]
Clk = F, AF, Input, Output
COMBINATORIAL = 4.0000, 100.0000, 3, 1

[[SED]]
_Mode = SED, STATUS

[[DTR]]
Clk = F, AF, DTR

[[PLL Clock]]
Out = In
pll_clko_0 = my_pll_instance/CLKIt

[[Connections]]
Clock = Comp, Type
COMBINATORIAL = loraModulator_0/chirpGen0/accInc_u1/SLICE_0, 0
COMBINATORIAL = osc_en, 1
COMBINATORIAL = LED, 1
COMBINATORIAL = serial_iq, 1
COMBINATORIAL = SYSCONFIG_PIN_D1, 1
COMBINATORIAL = SYSCONFIG_PIN_D0, 1
COMBINATORIAL = SYSCONFIG_PIN_HOLDN, 1
pll_clko_0 = my_pll_instance/PLLInst_0, 0
pll_clko_0 = clk_test, 1
pll_clko_0 = serial_clk, 1

[[Hierarchical Connections]]
Key = Name, Type
SIGNAL = COMBINATORIAL, DUMMY
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_0, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_4, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_5, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_6, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_7, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_8, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_9, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_10, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_11, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_12, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_13, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_14, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_15, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_16, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_17, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_18, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_19, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_20, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_21, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_32, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_33, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_34, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_36, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_37, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_38, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_39, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_40, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_41, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_42, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_43, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_44, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_45, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_46, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_47, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_48, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_49, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_50, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_51, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_52, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_53, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_54, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_55, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_56, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_57, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_58, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_59, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_60, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_61, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_62, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_63, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_64, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_65, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_66, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_67, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_68, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_69, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_70, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_71, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_72, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_73, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_74, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_75, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_76, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_77, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_78, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_79, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_80, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_81, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_82, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_83, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_84, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_85, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_86, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_87, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_88, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_89, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_90, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_91, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_92, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_93, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_94, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_95, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_96, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_97, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_98, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_99, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_100, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_101, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_102, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_103, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_104, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_122, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_123, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_124, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_125, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_126, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_127, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_128, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_129, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_130, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_131, SLICE
INPUT = counter_0/SLICE_166, SLICE
INPUT = clockDivider_0/SLICE_178, SLICE
INPUT = clockDivider_0/SLICE_183, SLICE
INPUT = IQSerializer_0/DEDFF_D0_3_m/SLICE_320, SLICE
INPUT = IQSerializer_0/DEDFF_D0_3_10_i_m2/SLICE_321, SLICE
INPUT = IQSerializer_0/DEDFF_D0_2_6/SLICE_322, SLICE
INPUT = IQSerializer_0/DEDFF_D1_2_7_i_m2/SLICE_323, SLICE
INPUT = IQSerializer_0/DEDFF_D0_2_9/SLICE_324, SLICE
INPUT = IQSerializer_0/DEDFF_D0_2_8/SLICE_325, SLICE
INPUT = IQSerializer_0/DEDFF_D0_3_3_i_m2/SLICE_326, SLICE
INPUT = IQSerializer_0/DEDFF_D0_2_3/SLICE_327, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_14[7]/SLICE_328, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_13[7]/SLICE_329, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_0_0_a2_i_o2_2_38_5[6]/SLICE_330, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o20_10_0[7]/SLICE_331, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_0_1[10]/SLICE_332, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_16_2[6]/SLICE_333, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_10_2[6]/SLICE_334, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_6_2[6]/SLICE_335, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_RNO_22[6]/SLICE_336, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a65_31_26[6]/SLICE_337, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a65_31_24[6]/SLICE_338, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_13_1[8]/SLICE_339, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_23_1[6]/SLICE_340, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_i_m3[7]/SLICE_341, SLICE
INPUT = IQSerializer_0/SLICE_342, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_343, SLICE
INPUT = IQSerializer_0/SLICE_344, SLICE
INPUT = IQSerializer_0/SLICE_345, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_346, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_347, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_348, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_349, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_350, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_351, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_352, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_353, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_354, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_355, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_356, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_357, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_358, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_359, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_360, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_361, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_362, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_363, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_364, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_365, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_366, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_367, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_368, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_369, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_370, SLICE
INPUT = IQSerializer_0/SLICE_371, SLICE
INPUT = IQSerializer_0/SLICE_372, SLICE
INPUT = IQSerializer_0/SLICE_373, SLICE
INPUT = IQSerializer_0/SLICE_374, SLICE
INPUT = SLICE_375, SLICE
INPUT = SLICE_376, SLICE
INPUT = SLICE_377, SLICE
INPUT = IQSerializer_0/SLICE_378, SLICE
INPUT = SLICE_379, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_380, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_381, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_382, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_383, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_384, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_385, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_386, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_387, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_388, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_389, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_390, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_391, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_392, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_393, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_394, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_395, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_396, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_397, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_398, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_399, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_400, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_401, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_402, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_403, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_404, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_405, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_406, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_407, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_408, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_409, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_410, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_411, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_412, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_413, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_414, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_415, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_416, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_417, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_418, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_419, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_420, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_421, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_422, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_423, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_424, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_425, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_426, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_427, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_428, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_429, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_430, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_431, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_432, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_433, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_434, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_435, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_436, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_437, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_438, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_439, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_440, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_441, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_442, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_443, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_444, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_445, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_446, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_447, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_448, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_449, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_450, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_451, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_452, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_453, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_454, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_455, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_457, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_458, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_459, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_460, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_461, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_462, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_463, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_464, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_465, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_466, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_467, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_468, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_469, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_470, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_471, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_472, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_473, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_474, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_475, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_476, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_477, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_478, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_479, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_480, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_481, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_482, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_483, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_484, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_485, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_486, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_487, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_488, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_489, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_490, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_491, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_492, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_493, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_494, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_495, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_496, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_497, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_498, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_499, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_500, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_501, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_502, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_503, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_504, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_505, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_507, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_508, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_509, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_511, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_512, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_513, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_514, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_515, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_516, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_517, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_518, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_519, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_520, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_521, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_522, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_523, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_524, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_525, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_526, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_527, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_529, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_530, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_531, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_532, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_533, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_534, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_535, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_536, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_537, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_538, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_539, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_540, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_541, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_542, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_543, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_544, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_545, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_546, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_547, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_548, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_549, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_550, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_551, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_552, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_553, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_554, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_555, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_556, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_557, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_558, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_559, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_560, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_561, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_562, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_563, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_564, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_565, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_566, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_567, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_568, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_569, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_570, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_571, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_572, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_573, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_574, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_575, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_576, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_577, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_578, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_579, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_580, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_581, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_582, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_583, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_584, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_585, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_586, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_587, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_588, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_589, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_590, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_591, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_592, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_593, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_594, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_595, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_596, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_597, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_598, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_599, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_600, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_601, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_602, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_603, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_604, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_605, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_606, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_607, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_608, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_609, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_610, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_611, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_612, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_613, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_614, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_615, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_616, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_617, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_618, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_619, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_620, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_621, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_622, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_623, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_624, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_625, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_626, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_627, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_628, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_629, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_630, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_631, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_632, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_633, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_634, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_635, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_636, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_637, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_638, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_639, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_640, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_641, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_642, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_643, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_644, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_645, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_646, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_647, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_648, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_649, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_650, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_651, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_652, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_653, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_654, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_655, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_656, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_657, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_658, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_659, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_660, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_661, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_662, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_663, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_664, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_665, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_666, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_667, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_668, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_669, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_670, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_671, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_672, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_673, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_674, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_675, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_676, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_677, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_678, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_679, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_680, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_681, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_682, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_683, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_684, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_685, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_686, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_687, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_688, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_689, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_690, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_691, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_692, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_693, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_694, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_695, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_696, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_697, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_698, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_699, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_700, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_701, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_702, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_703, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_704, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_705, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_706, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_707, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_708, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_709, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_710, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_711, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_712, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_713, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_714, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_715, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_716, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_717, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_718, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_719, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_720, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_721, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_722, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_723, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_724, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_725, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_726, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_727, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_728, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_729, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_730, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_731, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_732, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_733, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_734, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_735, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_736, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_737, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_738, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_739, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_740, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_741, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_742, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_743, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_744, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_745, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_746, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_747, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_748, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_749, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_750, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_751, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_752, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_753, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_754, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_755, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_756, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_757, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_758, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_759, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_760, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_761, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_762, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_763, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_764, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_765, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_766, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_767, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_768, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_769, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_770, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_771, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_772, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_773, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_774, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_775, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_776, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_777, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_778, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_779, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_780, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_781, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_782, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_783, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_784, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_785, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_786, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_787, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_788, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_789, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_790, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_791, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_792, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_793, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_794, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_795, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_796, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_797, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_798, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_799, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_800, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_801, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_802, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_803, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_804, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_805, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_806, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_807, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_808, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_809, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_810, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_811, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_813, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_814, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_815, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_816, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_817, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_818, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_819, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_821, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_822, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_823, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_824, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_825, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_826, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_827, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_828, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_829, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_830, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_831, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_832, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_833, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_834, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_835, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_836, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_837, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_838, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_839, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_840, SLICE
INPUT = SLICE_841, SLICE
INPUT = loraPacketGenerator_0/SLICE_842, SLICE
INPUT = loraPacketGenerator_0/SLICE_843, SLICE
INPUT = loraPacketGenerator_0/SLICE_844, SLICE
INPUT = counter_0/SLICE_845, SLICE
INPUT = counter_0/SLICE_846, SLICE
INPUT = counter_0/SLICE_847, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_848, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_849, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_850, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_851, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_852, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_853, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_854, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_855, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_856, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_857, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_858, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_859, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_860, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_861, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_862, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_863, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_864, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_865, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_866, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_867, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_868, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_869, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_870, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_871, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_872, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_873, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_874, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_875, SLICE
INPUT = loraPacketGenerator_0/SLICE_876, SLICE
INPUT = counter_0/SLICE_877, SLICE
INPUT = IQSerializer_0/SLICE_878, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_879, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_880, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_881, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_882, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_883, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_884, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_885, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_886, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_887, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_888, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_889, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_890, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_891, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_892, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_893, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_894, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_895, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_896, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_897, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_898, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_899, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_900, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_901, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_902, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_903, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_904, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_905, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_906, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_907, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_908, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_909, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_910, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_911, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_912, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_913, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_914, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_915, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_916, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_917, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_918, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_919, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_920, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_921, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_922, SLICE
INPUT = SLICE_923, SLICE
INPUT = loraPacketGenerator_0/SLICE_924, SLICE
INPUT = loraPacketGenerator_0/SLICE_925, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_926, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_927, SLICE
INPUT = SLICE_928, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_929, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_930, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_931, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_932, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_933, SLICE
INPUT = IQSerializer_0/SLICE_934, SLICE
INPUT = IQSerializer_0/DEDFF_0/SLICE_935, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_936, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_937, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_938, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_939, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_940, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_941, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_942, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_943, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_944, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_945, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_946, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_947, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_948, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_949, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_950, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_951, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_952, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_953, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_954, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_955, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_956, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_957, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_958, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_959, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_960, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_961, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_962, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_963, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_964, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_965, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_966, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_967, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_968, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_969, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_970, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_971, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_972, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_973, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_974, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_975, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_976, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_977, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_978, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_979, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_980, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_981, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_982, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_983, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_984, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_985, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_986, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_987, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_988, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_989, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_990, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_991, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_992, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_993, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_994, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_995, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_996, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_997, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_998, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_999, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1000, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1001, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1002, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1003, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1004, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1005, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1006, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1007, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1008, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1009, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1010, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1011, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1012, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1013, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1014, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1015, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1016, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1017, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1018, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1019, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1020, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1021, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1022, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1023, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1024, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1025, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1026, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1027, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1028, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1029, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1030, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1031, SLICE
INPUT = loraModulator_0/chirpGen0/sinIdeal_0/SLICE_1032, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1033, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1034, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1035, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1036, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1037, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1038, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1039, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1040, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1041, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1042, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1043, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1044, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1045, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1046, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1047, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1048, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1049, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1050, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1051, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1052, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1053, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1054, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1055, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1056, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1057, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1058, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1059, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1060, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1061, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1062, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1063, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1064, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1065, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1066, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1067, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1068, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1069, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1070, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1071, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1072, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1073, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1074, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1075, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1076, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1077, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1078, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1079, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1080, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1081, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1082, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1083, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1084, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1085, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1086, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1087, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1088, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1089, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1090, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1091, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1092, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1093, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1094, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1095, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1096, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1097, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1098, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1099, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1100, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1101, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1102, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1103, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1104, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1105, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1106, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1107, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1108, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1109, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1110, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1111, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1112, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1113, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1114, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1115, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1116, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1117, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1118, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1119, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1120, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1121, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1122, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1123, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1124, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1125, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1126, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1127, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1128, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1129, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1130, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1131, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1132, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1133, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1134, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1135, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1136, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1137, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1138, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1139, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1140, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1141, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1143, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1144, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1145, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1146, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1147, SLICE
INPUT = loraModulator_0/chirpGen0/cosIdeal_0/SLICE_1148, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_1149, SLICE
INPUT = loraModulator_0/chirpGen0/accInc_u1/SLICE_1150, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1151, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1152, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1153, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1154, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1155, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1156, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1157, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1158, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1159, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1160, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1161, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1162, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1163, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1164, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1165, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1166, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1167, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1168, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1169, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1170, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1171, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1172, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1173, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1174, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1175, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1176, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1177, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1178, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1179, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1180, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1181, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1182, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1183, SLICE
INPUT = loraModulator_0/chirpGen0/phase_u1/SLICE_1184, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_1185, SLICE
INPUT = loraModulator_0/chirpGen0/SLICE_1186, SLICE
INPUT = loraModulator_0/initPhase0/SLICE_1187, SLICE
INPUT = loraModulator_0/initPhase0/SLICE_1188, SLICE
INPUT = loraPacketGenerator_0/SLICE_1189, SLICE
INPUT = loraPacketGenerator_0/SLICE_1190, SLICE
INPUT = loraPacketGenerator_0/SLICE_1191, SLICE
INPUT = loraPacketGenerator_0/SLICE_1192, SLICE
INPUT = loraPacketGenerator_0/SLICE_1193, SLICE
INPUT = counter_0/SLICE_1194, SLICE
INPUT = counter_0/SLICE_1195, SLICE
INPUT = my_pll_instance/SLICE_1196, SLICE
INPUT = SLICE_1197, SLICE
INPUT = osc_en, PIO
INPUT = top_rst_n, PIO
INPUT = LED, PIO
INPUT = serial_iq, PIO
INPUT = top_clk, PIO
INPUT = loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71], ALU54
INPUT = loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53], ALU54
INPUT = loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35], MULT18
INPUT = loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[18:53], MULT18
INPUT = loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[18:53], MULT18
INPUT = loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[36:71], MULT18
INPUT = loraModulator_0/initPhase0/phaseOut0_3_add[0:53], ALU54
INPUT = loraModulator_0/initPhase0/phaseOut0_3[18:53], MULT18
INPUT = loraModulator_0/initPhase0/phaseOut0_3[0:35], MULT18
INPUT = my_pll_instance/PLLRefcs_0, PLLREFCS
INPUT = SYSCONFIG_PIN_D1, PIO
INPUT = SYSCONFIG_PIN_D0, PIO
INPUT = SYSCONFIG_PIN_HOLDN, PIO
SIGNAL = pll_clko_0, DUMMY
INPUT = my_pll_instance/PLLInst_0, PLL
OUTPUT = loraModulator_0/chirpGen0/SLICE_1, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[1], F0
OUTPORT = loraModulator_0/chirpGen0/acc[1], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[2], F1
OUTPORT = loraModulator_0/chirpGen0/acc[2], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_1_cry_2, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_2, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[3], F0
OUTPORT = loraModulator_0/chirpGen0/acc[3], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[4], F1
OUTPORT = loraModulator_0/chirpGen0/acc[4], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_1_cry_4, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_3, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[5], F0
OUTPORT = loraModulator_0/chirpGen0/acc[5], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[6], F1
OUTPORT = loraModulator_0/chirpGen0/acc[6], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_1_cry_6, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_22, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[7], F0
OUTPORT = loraModulator_0/chirpGen0/acc[7], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[8], F1
OUTPORT = loraModulator_0/chirpGen0/acc[8], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_8, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_23, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[9], F0
OUTPORT = loraModulator_0/chirpGen0/acc[9], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[10], F1
OUTPORT = loraModulator_0/chirpGen0/acc[10], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_10, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_24, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[11], F0
OUTPORT = loraModulator_0/chirpGen0/acc[11], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[12], F1
OUTPORT = loraModulator_0/chirpGen0/acc[12], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_12, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_25, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[13], F0
OUTPORT = loraModulator_0/chirpGen0/acc[13], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[14], F1
OUTPORT = loraModulator_0/chirpGen0/acc_14_rep2, Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_14, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_26, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[15], F0
OUTPORT = loraModulator_0/chirpGen0/acc_fast[15], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[16], F1
OUTPORT = loraModulator_0/chirpGen0/acc_fast[16], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_16, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_27, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[17], F0
OUTPORT = loraModulator_0/chirpGen0/acc_fast[17], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[18], F1
OUTPORT = loraModulator_0/chirpGen0/acc_fast[18], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_18, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_28, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[19], F0
OUTPORT = loraModulator_0/chirpGen0/acc[19], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[20], F1
OUTPORT = loraModulator_0/chirpGen0/acc_fast[20], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_20, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_29, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[21], F0
OUTPORT = loraModulator_0/chirpGen0/acc_fast_21_rep2, Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[22], F1
OUTPORT = loraModulator_0/chirpGen0/acc_fast_22_rep2, Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_22, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_30, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[23], F0
OUTPORT = loraModulator_0/chirpGen0/acc_23_rep2, Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[24], F1
OUTPORT = loraModulator_0/chirpGen0/acc_fast[24], Q1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_24, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_31, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[25], F0
OUTPORT = loraModulator_0/chirpGen0/acc_25_rep2, Q0
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/un16_accOut, F1
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/accOut_4_cry_26, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_35, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[33], F0
OUTPORT = loraModulator_0.chirpGen0.acc[33], Q0
OUTPUT = loraModulator_0/chirpGen0/SLICE_105, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_1_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[1], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_1_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[2], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_2, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_106, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_3_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[3], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_3_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[4], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_4, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_107, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_5_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[5], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_5_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[6], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_6, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_108, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_7_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[7], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_7_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[8], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_8, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_109, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_9_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[9], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_9_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[10], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_10, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_110, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_11_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[11], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_11_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[12], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_12, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_111, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_13_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[13], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_13_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[14], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_14, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_112, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_15_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[15], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_15_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[16], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_16, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_113, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_17_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[17], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_17_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[18], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_18, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_114, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_19_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[19], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_19_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[20], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_20, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_115, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_21_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[21], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_21_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[22], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_22, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_116, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_23_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[23], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_23_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[24], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_24, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_117, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_25_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[25], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_25_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[26], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_26, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_118, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_27_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[27], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_27_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[28], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_28, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_119, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_29_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[29], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_29_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[30], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_30, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_120, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_31_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[31], Q0
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_31_0_S1, F1
OUTPORT = loraModulator_0/chirpGen0/chirp_count[32], Q1
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_cry_32, FCO
OUTPUT = loraModulator_0/chirpGen0/SLICE_121, SLICE
OUTPORT = loraModulator_0/chirpGen0/un2_chirp_count_1_s_33_0_S0, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[33], Q0
OUTPUT = loraModulator_0/initPhase0/SLICE_132, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[0], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[0], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_0, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_133, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[1], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[1], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[2], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[2], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_2, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_134, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[3], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[3], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[4], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[4], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_4, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_135, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[5], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[5], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[6], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[6], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_6, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_136, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[7], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[7], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[8], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[8], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_8, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_137, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[9], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[9], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[10], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[10], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_10, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_138, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[11], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[11], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[12], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[12], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_12, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_139, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[13], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[13], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[14], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[14], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_14, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_140, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[15], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[15], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[16], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[16], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_16, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_141, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[17], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[17], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[18], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[18], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_18, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_142, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[19], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[19], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[20], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[20], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_20, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_143, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[21], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[21], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[22], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[22], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_22, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_144, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[23], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[23], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[24], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[24], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_24, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_145, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[25], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[25], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[26], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[26], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_26, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_146, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[27], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[27], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[28], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[28], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_28, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_147, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[29], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[29], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[30], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[30], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_30, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_148, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[31], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[31], Q0
OUTPORT = loraModulator_0/initPhase0/phaseOut0[32], F1
OUTPORT = loraModulator_0/initPhase_phaseOut[32], Q1
OUTPORT = loraModulator_0/initPhase0/phaseOut0_cry_32, FCO
OUTPUT = loraModulator_0/initPhase0/SLICE_149, SLICE
OUTPORT = loraModulator_0/initPhase0/phaseOut0[33], F0
OUTPORT = loraModulator_0/initPhase_phaseOut[33], Q0
OUTPUT = loraPacketGenerator_0/SLICE_150, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[0], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[0], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_0, FCO
OUTPUT = loraPacketGenerator_0/SLICE_151, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[1], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[1], Q0
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[2], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[2], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_2, FCO
OUTPUT = loraPacketGenerator_0/SLICE_152, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[3], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[3], Q0
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[4], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[4], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_4, FCO
OUTPUT = loraPacketGenerator_0/SLICE_153, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[5], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[5], Q0
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[6], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[6], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_6, FCO
OUTPUT = loraPacketGenerator_0/SLICE_154, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[7], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[7], Q0
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[8], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[8], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_8, FCO
OUTPUT = loraPacketGenerator_0/SLICE_155, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[9], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[9], Q0
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[10], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[10], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_10, FCO
OUTPUT = loraPacketGenerator_0/SLICE_156, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[11], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[11], Q0
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[12], F1
OUTPORT = loraPacketGenerator_0/preambleCounter[12], Q1
OUTPORT = loraPacketGenerator_0/un1_preambleCounter_cry_12, FCO
OUTPUT = loraPacketGenerator_0/SLICE_157, SLICE
OUTPORT = loraPacketGenerator_0/un1_preambleCounter[13], F0
OUTPORT = loraPacketGenerator_0/preambleCounter[13], Q0
OUTPUT = loraPacketGenerator_0/SLICE_158, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[0], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[0], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_0, FCO
OUTPUT = loraPacketGenerator_0/SLICE_159, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[1], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[1], Q0
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[2], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[2], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_2, FCO
OUTPUT = loraPacketGenerator_0/SLICE_160, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[3], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[3], Q0
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[4], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[4], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_4, FCO
OUTPUT = loraPacketGenerator_0/SLICE_161, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[5], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[5], Q0
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[6], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[6], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_6, FCO
OUTPUT = loraPacketGenerator_0/SLICE_162, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[7], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[7], Q0
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[8], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[8], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_8, FCO
OUTPUT = loraPacketGenerator_0/SLICE_163, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[9], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[9], Q0
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[10], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[10], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_10, FCO
OUTPUT = loraPacketGenerator_0/SLICE_164, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[11], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[11], Q0
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[12], F1
OUTPORT = loraPacketGenerator_0/payloadCounter[12], Q1
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14_cry_12, FCO
OUTPUT = loraPacketGenerator_0/SLICE_165, SLICE
OUTPORT = loraPacketGenerator_0/un1_payloadCounter_14[13], F0
OUTPORT = loraPacketGenerator_0/payloadCounter[13], Q0
OUTPUT = counter_0/SLICE_167, SLICE
OUTPORT = counter_0/un5_waitcount[1], F0
OUTPORT = counter_0/waitcount[1], Q0
OUTPORT = counter_0/un5_waitcount[2], F1
OUTPORT = counter_0/waitcount[2], Q1
OUTPORT = counter_0/un5_waitcount_cry_2, FCO
OUTPUT = counter_0/SLICE_168, SLICE
OUTPORT = counter_0/un5_waitcount[3], F0
OUTPORT = counter_0/waitcount[3], Q0
OUTPORT = counter_0/un5_waitcount[4], F1
OUTPORT = counter_0/waitcount[4], Q1
OUTPORT = counter_0/un5_waitcount_cry_4, FCO
OUTPUT = counter_0/SLICE_169, SLICE
OUTPORT = counter_0/un5_waitcount[5], F0
OUTPORT = counter_0/waitcount[5], Q0
OUTPORT = counter_0/un5_waitcount[6], F1
OUTPORT = counter_0/waitcount[6], Q1
OUTPORT = counter_0/un5_waitcount_cry_6, FCO
OUTPUT = counter_0/SLICE_170, SLICE
OUTPORT = counter_0/un5_waitcount[7], F0
OUTPORT = counter_0/waitcount[7], Q0
OUTPORT = counter_0/un5_waitcount[8], F1
OUTPORT = counter_0/waitcount[8], Q1
OUTPORT = counter_0/un5_waitcount_cry_8, FCO
OUTPUT = counter_0/SLICE_171, SLICE
OUTPORT = counter_0/un5_waitcount[9], F0
OUTPORT = counter_0/waitcount[9], Q0
OUTPORT = counter_0/un5_waitcount[10], F1
OUTPORT = counter_0/waitcount[10], Q1
OUTPORT = counter_0/un5_waitcount_cry_10, FCO
OUTPUT = counter_0/SLICE_172, SLICE
OUTPORT = counter_0/un5_waitcount[11], F0
OUTPORT = counter_0/waitcount[11], Q0
OUTPORT = counter_0/un5_waitcount[12], F1
OUTPORT = counter_0/waitcount[12], Q1
OUTPORT = counter_0/un5_waitcount_cry_12, FCO
OUTPUT = counter_0/SLICE_173, SLICE
OUTPORT = counter_0/un5_waitcount[13], F0
OUTPORT = counter_0/waitcount[13], Q0
OUTPORT = counter_0/un5_waitcount[14], F1
OUTPORT = counter_0/waitcount[14], Q1
OUTPORT = counter_0/un5_waitcount_cry_14, FCO
OUTPUT = counter_0/SLICE_174, SLICE
OUTPORT = counter_0/un5_waitcount[15], F0
OUTPORT = counter_0/waitcount[15], Q0
OUTPORT = counter_0/un5_waitcount[16], F1
OUTPORT = counter_0/waitcount[16], Q1
OUTPORT = counter_0/un5_waitcount_cry_16, FCO
OUTPUT = counter_0/SLICE_175, SLICE
OUTPORT = counter_0/un5_waitcount[17], F0
OUTPORT = counter_0/waitcount[17], Q0
OUTPORT = counter_0/un5_waitcount[18], F1
OUTPORT = counter_0/waitcount[18], Q1
OUTPORT = counter_0/un5_waitcount_cry_18, FCO
OUTPUT = counter_0/SLICE_176, SLICE
OUTPORT = counter_0/un5_waitcount[19], F0
OUTPORT = counter_0/waitcount[19], Q0
OUTPUT = clockDivider_0/SLICE_177, SLICE
OUTPORT = clockDivider_0/un2_counter[7], F0
OUTPORT = clockDivider_0/counter[7], Q0
OUTPUT = clockDivider_0/SLICE_179, SLICE
OUTPORT = clockDivider_0/un1_lockCounter[1], F0
OUTPORT = clockDivider_0/lockCounter[1], Q0
OUTPORT = clockDivider_0/un1_lockCounter[2], F1
OUTPORT = clockDivider_0/lockCounter[2], Q1
OUTPORT = clockDivider_0/un1_lockCounter_cry_2, FCO
OUTPUT = clockDivider_0/SLICE_180, SLICE
OUTPORT = clockDivider_0/un1_lockCounter[3], F0
OUTPORT = clockDivider_0/lockCounter[3], Q0
OUTPORT = clockDivider_0/un1_lockCounter[4], F1
OUTPORT = clockDivider_0/lockCounter[4], Q1
OUTPORT = clockDivider_0/un1_lockCounter_cry_4, FCO
OUTPUT = clockDivider_0/SLICE_181, SLICE
OUTPORT = clockDivider_0/un1_lockCounter[5], F0
OUTPORT = clockDivider_0/lockCounter[5], Q0
OUTPORT = clockDivider_0/un1_lockCounter[6], F1
OUTPORT = clockDivider_0/lockCounter[6], Q1
OUTPORT = clockDivider_0/un1_lockCounter_cry_6, FCO
OUTPUT = clockDivider_0/SLICE_182, SLICE
OUTPORT = clockDivider_0/un1_lockCounter[7], F0
OUTPORT = clockDivider_0/lockCounter[7], Q0
OUTPUT = clockDivider_0/SLICE_184, SLICE
OUTPORT = clockDivider_0/un2_counter[1], F0
OUTPORT = clockDivider_0/counter[1], Q0
OUTPORT = clockDivider_0/un2_counter[2], F1
OUTPORT = clockDivider_0/counter[2], Q1
OUTPORT = clockDivider_0/un2_counter_cry_2, FCO
OUTPUT = clockDivider_0/SLICE_185, SLICE
OUTPORT = clockDivider_0/un2_counter_cry_3_0_S0, F0
OUTPORT = clockDivider_0/un2_counter[4], F1
OUTPORT = clockDivider_0/counter[4], Q1
OUTPORT = clockDivider_0/un2_counter_cry_4, FCO
OUTPUT = clockDivider_0/SLICE_186, SLICE
OUTPORT = clockDivider_0/un2_counter[5], F0
OUTPORT = clockDivider_0/counter[5], Q0
OUTPORT = clockDivider_0/un2_counter[6], F1
OUTPORT = clockDivider_0/counter[6], Q1
OUTPORT = clockDivider_0/un2_counter_cry_6, FCO
OUTPUT = IQSerializer_0/DEDFF_0/SLICE_187, SLICE
OUTPORT = IQSerializer_0/DEDFF_0/Q2, F0
OUTPORT = IQSerializer_0/DEDFF_0/neg_edge, Q0
OUTPORT = IQSerializer_0/DEDFF_0/Q2_N_2L1, F1
OUTPUT = IQSerializer_0/SLICE_188, SLICE
OUTPORT = IQSerializer_0/DEDFF_0/Q1, F0
OUTPORT = IQSerializer_0/DEDFF_0/pose_edge, Q0
OUTPORT = IQSerializer_0/DEDFF_D0_2_m, F1
OUTPUT = IQSerializer_0/SLICE_189, SLICE
OUTPORT = IQSerializer_0/ICounter_RNO[0], F0
OUTPORT = IQSerializer_0/ICounter[0], Q0
OUTPORT = IQSerializer_0/ICounter_4[1], F1
OUTPORT = IQSerializer_0/ICounter[1], Q1
OUTPUT = IQSerializer_0/SLICE_190, SLICE
OUTPORT = IQSerializer_0/ICounter_4[2], F0
OUTPORT = IQSerializer_0/ICounter[2], Q0
OUTPORT = IQSerializer_0/ICounter_4[3], F1
OUTPORT = IQSerializer_0/ICounter[3], Q1
OUTPUT = IQSerializer_0/SLICE_191, SLICE
OUTPORT = IQSerializer_0/QCounter_RNO[0], F0
OUTPORT = IQSerializer_0/QCounter[0], Q0
OUTPORT = IQSerializer_0/QCounter_4[1], F1
OUTPORT = IQSerializer_0/QCounter[1], Q1
OUTPUT = IQSerializer_0/SLICE_192, SLICE
OUTPORT = IQSerializer_0/N_24_i, F0
OUTPORT = IQSerializer_0/QCounter[2], Q0
OUTPORT = IQSerializer_0/N_22_i, F1
OUTPORT = IQSerializer_0/QCounter[3], Q1
OUTPUT = SLICE_193, SLICE
OUTPORT = loraModulator_0_IQStart_i, F0
OUTPORT = IQSerializer_0/current_state[0], Q0
OUTPUT = IQSerializer_0/SLICE_194, SLICE
OUTPORT = IQSerializer_0/N_20, F0
OUTPORT = IQSerializer_0/current_state[1], Q0
OUTPORT = IQSerializer_0/N_23_mux_i, F1
OUTPORT = IQSerializer_0/current_state[2], Q1
OUTPUT = IQSerializer_0/SLICE_195, SLICE
OUTPORT = IQSerializer_0/current_state_ns[3], F0
OUTPORT = IQSerializer_0/current_state[3], Q0
OUTPORT = IQSerializer_0/N_18, F1
OUTPORT = IQSerializer_0/current_state[4], Q1
OUTPUT = clockDivider_0/SLICE_196, SLICE
OUTPORT = clockDivider_0/clkOutand, F0
OUTPORT = clk_test_c, Q0
OUTPORT = clockDivider_0/clkOut4_4, F1
OUTPUT = clk_test, PIO
OUTPUT = clockDivider_0/SLICE_197, SLICE
OUTPORT = clockDivider_0/counter_i[0], F0
OUTPORT = clockDivider_0/counter[0], Q0
OUTPORT = clockDivider_0/counter_0[3], F1
OUTPORT = clockDivider_0/counter[3], Q1
OUTPUT = clockDivider_0/SLICE_198, SLICE
OUTPORT = clockDivider_0/lockCounter_i[0], F0
OUTPORT = clockDivider_0/lockCounter[0], Q0
OUTPUT = clockDivider_0/SLICE_199, SLICE
OUTPORT = clockDivider_0/fb_0, F0
OUTPORT = clockDivider_0_clkLock, Q0
OUTPUT = counter_0/SLICE_200, SLICE
OUTPORT = counter_0/fb, F0
OUTPORT = counter_0/waitcount[0], Q0
OUTPUT = counter_0/SLICE_201, SLICE
OUTPORT = counter_0/N_14_i, F0
OUTPORT = counter_0_countDone, Q0
OUTPORT = counter_0/countDone5lt19, F1
OUTPUT = loraModulator_0/constant0/SLICE_202, SLICE
OUTPORT = loraModulator_0/BW_SR[0], Q0
OUTPORT = loraModulator_0/BW_SR[1], Q1
OUTPUT = loraModulator_0/constant0/SLICE_203, SLICE
OUTPORT = loraModulator_0/BW_SR[2], Q0
OUTPORT = loraModulator_0/BW_SR[3], Q1
OUTPUT = loraModulator_0/constant0/SLICE_204, SLICE
OUTPORT = loraModulator_0/BW_SR[4], Q0
OUTPORT = loraModulator_0/BW_SR[5], Q1
OUTPUT = loraModulator_0/constant0/SLICE_205, SLICE
OUTPORT = loraModulator_0/BW_SR[6], Q0
OUTPORT = loraModulator_0/BW_SR[7], Q1
OUTPUT = loraModulator_0/constant0/SLICE_206, SLICE
OUTPORT = loraModulator_0/BW_SR[8], Q0
OUTPORT = loraModulator_0/BW_SR[9], Q1
OUTPUT = loraModulator_0/constant0/SLICE_207, SLICE
OUTPORT = loraModulator_0/BW_SR[10], Q0
OUTPORT = loraModulator_0/BW_SR[11], Q1
OUTPUT = loraModulator_0/constant0/SLICE_208, SLICE
OUTPORT = loraModulator_0/BW_SR[12], Q0
OUTPORT = loraModulator_0/BW_SR[13], Q1
OUTPUT = loraModulator_0/constant0/SLICE_209, SLICE
OUTPORT = loraModulator_0/BW_SR[14], Q0
OUTPORT = loraModulator_0/BW_SR[15], Q1
OUTPUT = loraModulator_0/constant0/SLICE_210, SLICE
OUTPORT = loraModulator_0/BW_SR[16], Q0
OUTPORT = loraModulator_0/BW_SR[17], Q1
OUTPUT = loraModulator_0/constant0/SLICE_211, SLICE
OUTPORT = loraModulator_0/BW_SR[18], Q0
OUTPORT = loraModulator_0/BW_SR[19], Q1
OUTPUT = loraModulator_0/constant0/SLICE_212, SLICE
OUTPORT = loraModulator_0/BW_SR[20], Q0
OUTPORT = loraModulator_0/BW_SR[21], Q1
OUTPUT = loraModulator_0/constant0/SLICE_213, SLICE
OUTPORT = loraModulator_0/BW_SR[22], Q0
OUTPORT = loraModulator_0/BW_SR[23], Q1
OUTPUT = loraModulator_0/constant0/SLICE_214, SLICE
OUTPORT = loraModulator_0/BW_SR[24], Q0
OUTPORT = loraModulator_0/BW_SR[25], Q1
OUTPUT = loraModulator_0/constant0/SLICE_215, SLICE
OUTPORT = loraModulator_0/BW_SR[26], Q0
OUTPORT = loraModulator_0/BW_SR[27], Q1
OUTPUT = loraModulator_0/constant0/SLICE_216, SLICE
OUTPORT = loraModulator_0/BW_SR[28], Q0
OUTPORT = loraModulator_0/BW_SR[29], Q1
OUTPUT = loraModulator_0/constant0/SLICE_217, SLICE
OUTPORT = loraModulator_0/BW_SR[30], Q0
OUTPORT = loraModulator_0/BW_SR[31], Q1
OUTPUT = loraModulator_0/constant0/SLICE_218, SLICE
OUTPORT = loraModulator_0/BW_SR[32], Q0
OUTPORT = loraModulator_0/BW_SR[33], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_219, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[0], F0
OUTPORT = loraModulator_0/chirpGen0/acc[0], Q0
OUTPORT = loraModulator_0/chirpGen0/acc[14], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_220, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc[15], Q0
OUTPORT = loraModulator_0/chirpGen0/acc[16], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_221, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc[17], Q0
OUTPORT = loraModulator_0/chirpGen0/acc[18], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_222, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc[20], Q0
OUTPORT = loraModulator_0/chirpGen0/acc[21], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_223, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc[22], Q0
OUTPORT = loraModulator_0/chirpGen0/acc[23], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_224, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc[24], Q0
OUTPORT = loraModulator_0/chirpGen0/acc[25], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_225, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[26], F0
OUTPORT = loraModulator_0/chirpGen0/acc[26], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[27], F1
OUTPORT = loraModulator_0/chirpGen0/acc[27], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_226, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[28], F0
OUTPORT = loraModulator_0/chirpGen0/acc[28], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[29], F1
OUTPORT = loraModulator_0/chirpGen0/acc[29], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_227, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[30], F0
OUTPORT = loraModulator_0/chirpGen0/acc[30], Q0
OUTPORT = loraModulator_0/chirpGen0/accNextOut[31], F1
OUTPORT = loraModulator_0/chirpGen0/acc[31], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_228, SLICE
OUTPORT = loraModulator_0/chirpGen0/accNextOut[32], F0
OUTPORT = loraModulator_0/chirpGen0/acc[32], Q0
OUTPORT = loraModulator_0/chirpGen0/accInc_u1/un1_accOutlt33, F1
OUTPUT = loraModulator_0/chirpGen0/SLICE_230, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_15_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_15_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_231, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_16_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_16_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_232, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_17_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_17_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_233, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_18_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_18_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_234, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_19_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_19_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_235, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_20_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_20_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_236, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_21_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_21_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_237, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_22_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_22_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_239, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_24_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/acc_24_rep2, Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_241, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_fast[14], Q0
OUTPORT = loraModulator_0/chirpGen0/acc_fast[19], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_242, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_fast[21], Q0
OUTPORT = loraModulator_0/chirpGen0/acc_fast[22], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_243, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_fast[23], Q0
OUTPORT = loraModulator_0/chirpGen0/acc_fast[25], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_246, SLICE
OUTPORT = loraModulator_0/chirpGen0/acc_fast_fast[21], Q0
OUTPORT = loraModulator_0/chirpGen0/acc_fast_fast[22], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_247, SLICE
OUTPORT = loraModulator_0/chirpGen0/fb, F0
OUTPORT = loraModulator_0/chirpGen0/chirp_count[0], Q0
OUTPORT = loraModulator_0/chirpGen0/un3_phase_17, F1
OUTPUT = loraModulator_0/chirpGen0/SLICE_248, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[0], F0
OUTPORT = loraModulator_0/chirpGen0/phase[0], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[1], F1
OUTPORT = loraModulator_0/chirpGen0/phase[1], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_249, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[2], F0
OUTPORT = loraModulator_0/chirpGen0/phase[2], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[3], F1
OUTPORT = loraModulator_0/chirpGen0/phase[3], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_250, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[4], F0
OUTPORT = loraModulator_0/chirpGen0/phase[4], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[5], F1
OUTPORT = loraModulator_0/chirpGen0/phase[5], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_251, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[6], F0
OUTPORT = loraModulator_0/chirpGen0/phase[6], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[7], F1
OUTPORT = loraModulator_0/chirpGen0/phase[7], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_252, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[8], F0
OUTPORT = loraModulator_0/chirpGen0/phase[8], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[9], F1
OUTPORT = loraModulator_0/chirpGen0/phase[9], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_253, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[10], F0
OUTPORT = loraModulator_0/chirpGen0/phase[10], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[11], F1
OUTPORT = loraModulator_0/chirpGen0/phase[11], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_254, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[12], F0
OUTPORT = loraModulator_0/chirpGen0/phase[12], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[13], F1
OUTPORT = loraModulator_0/chirpGen0/phase[13], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_255, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[14], F0
OUTPORT = loraModulator_0/chirpGen0/phase[14], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[15], F1
OUTPORT = loraModulator_0/chirpGen0/phase[15], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_256, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[16], F0
OUTPORT = loraModulator_0/chirpGen0/phase[16], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[17], F1
OUTPORT = loraModulator_0/chirpGen0/phase[17], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_257, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[18], F0
OUTPORT = loraModulator_0/chirpGen0/phase[18], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[19], F1
OUTPORT = loraModulator_0/chirpGen0/phase[19], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_258, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[20], F0
OUTPORT = loraModulator_0/chirpGen0/phase[20], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[21], F1
OUTPORT = loraModulator_0/chirpGen0/phase[21], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_259, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[22], F0
OUTPORT = loraModulator_0/chirpGen0/phase[22], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[23], F1
OUTPORT = loraModulator_0/chirpGen0/phase[23], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_260, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[24], F0
OUTPORT = loraModulator_0/chirpGen0/phase[24], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[25], F1
OUTPORT = loraModulator_0/chirpGen0/phase[25], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_261, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[26], F0
OUTPORT = loraModulator_0/chirpGen0/phase[26], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[27], F1
OUTPORT = loraModulator_0/chirpGen0/phase[27], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_262, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[28], F0
OUTPORT = loraModulator_0/chirpGen0/phase[28], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[29], F1
OUTPORT = loraModulator_0/chirpGen0/phase[29], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_263, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[30], F0
OUTPORT = loraModulator_0/chirpGen0/phase[30], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[31], F1
OUTPORT = loraModulator_0/chirpGen0/phase[31], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_264, SLICE
OUTPORT = loraModulator_0/chirpGen0/phase_3[32], F0
OUTPORT = loraModulator_0/chirpGen0/phase[32], Q0
OUTPORT = loraModulator_0/chirpGen0/phase_3[33], F1
OUTPORT = loraModulator_0/chirpGen0/phase[33], Q1
OUTPUT = SLICE_265, SLICE
OUTPORT = loraPacketGenerator_0_chirpReset, F0
OUTPORT = loraModulator_0/loraModulator_0_IQStart, Q0
OUTPORT = loraModulator_0/chirpGen0/chirp_count7_0_I_99_0_RNIP0IK1, F1
OUTPUT = loraModulator_0/constant0/SLICE_266, SLICE
OUTPORT = loraModulator_0/phaseInc_val[0], Q0
OUTPORT = loraModulator_0/phaseInc_val[1], Q1
OUTPUT = loraModulator_0/constant0/SLICE_267, SLICE
OUTPORT = loraModulator_0/phaseInc_val[2], Q0
OUTPORT = loraModulator_0/phaseInc_val[3], Q1
OUTPUT = loraModulator_0/constant0/SLICE_268, SLICE
OUTPORT = loraModulator_0/phaseInc_val[4], Q0
OUTPORT = loraModulator_0/phaseInc_val[5], Q1
OUTPUT = loraModulator_0/constant0/SLICE_269, SLICE
OUTPORT = loraModulator_0/phaseInc_val[6], Q0
OUTPORT = loraModulator_0/phaseInc_val[7], Q1
OUTPUT = loraModulator_0/constant0/SLICE_270, SLICE
OUTPORT = loraModulator_0/phaseInc_val[8], Q0
OUTPORT = loraModulator_0/phaseInc_val[9], Q1
OUTPUT = loraModulator_0/constant0/SLICE_271, SLICE
OUTPORT = loraModulator_0/phaseInc_val[10], Q0
OUTPORT = loraModulator_0/phaseInc_val[11], Q1
OUTPUT = loraModulator_0/constant0/SLICE_272, SLICE
OUTPORT = loraModulator_0/phaseInc_val[12], Q0
OUTPORT = loraModulator_0/phaseInc_val[13], Q1
OUTPUT = loraModulator_0/constant0/SLICE_273, SLICE
OUTPORT = loraModulator_0/phaseInc_val[14], Q0
OUTPORT = loraModulator_0/phaseInc_val[15], Q1
OUTPUT = loraModulator_0/constant0/SLICE_274, SLICE
OUTPORT = loraModulator_0/phaseInc_val[16], Q0
OUTPORT = loraModulator_0/phaseInc_val[17], Q1
OUTPUT = loraModulator_0/constant0/SLICE_275, SLICE
OUTPORT = loraModulator_0/phaseInc_val[18], Q0
OUTPORT = loraModulator_0/phaseInc_val[19], Q1
OUTPUT = loraModulator_0/constant0/SLICE_276, SLICE
OUTPORT = loraModulator_0/phaseInc_val[20], Q0
OUTPORT = loraModulator_0/phaseInc_val[21], Q1
OUTPUT = loraModulator_0/constant0/SLICE_277, SLICE
OUTPORT = loraModulator_0/phaseInc_val[22], Q0
OUTPORT = loraModulator_0/phaseInc_val[23], Q1
OUTPUT = loraModulator_0/constant0/SLICE_278, SLICE
OUTPORT = loraModulator_0/phaseInc_val[24], Q0
OUTPORT = loraModulator_0/phaseInc_val[25], Q1
OUTPUT = loraModulator_0/constant0/SLICE_279, SLICE
OUTPORT = loraModulator_0/phaseInc_val[26], Q0
OUTPORT = loraModulator_0/phaseInc_val[27], Q1
OUTPUT = loraModulator_0/constant0/SLICE_280, SLICE
OUTPORT = loraModulator_0/phaseInc_val[28], Q0
OUTPORT = loraModulator_0/phaseInc_val[29], Q1
OUTPUT = loraModulator_0/constant0/SLICE_281, SLICE
OUTPORT = loraModulator_0/phaseInc_val[30], Q0
OUTPORT = loraModulator_0/phaseInc_val[31], Q1
OUTPUT = loraModulator_0/constant0/SLICE_282, SLICE
OUTPORT = loraModulator_0/phaseInc_val[32], Q0
OUTPORT = loraModulator_0/phaseInc_val[33], Q1
OUTPUT = loraModulator_0/constant0/SLICE_283, SLICE
OUTPORT = loraModulator_0/symbol_size[0], Q0
OUTPORT = loraModulator_0/symbol_size[1], Q1
OUTPUT = loraModulator_0/constant0/SLICE_284, SLICE
OUTPORT = loraModulator_0/symbol_size[2], Q0
OUTPORT = loraModulator_0/symbol_size[3], Q1
OUTPUT = loraModulator_0/constant0/SLICE_285, SLICE
OUTPORT = loraModulator_0/symbol_size[4], Q0
OUTPORT = loraModulator_0/symbol_size[5], Q1
OUTPUT = loraModulator_0/constant0/SLICE_286, SLICE
OUTPORT = loraModulator_0/symbol_size[6], Q0
OUTPORT = loraModulator_0/symbol_size[7], Q1
OUTPUT = loraModulator_0/constant0/SLICE_287, SLICE
OUTPORT = loraModulator_0/symbol_size[8], Q0
OUTPORT = loraModulator_0/symbol_size[9], Q1
OUTPUT = loraModulator_0/constant0/SLICE_288, SLICE
OUTPORT = loraModulator_0/constant0/symbol_size013, F0
OUTPORT = loraModulator_0/symbol_size[10], Q0
OUTPUT = loraModulator_0/constant0/SLICE_289, SLICE
OUTPORT = loraModulator_0/symbol_size[11], Q0
OUTPUT = loraModulator_0/constant0/SLICE_290, SLICE
OUTPORT = loraModulator_0/constant0/symbol_size013_i, F0
OUTPORT = loraModulator_0/symbol_size[12], Q0
OUTPUT = loraModulator_0/constant0/SLICE_291, SLICE
OUTPORT = loraModulator_0/symbol_size[13], Q0
OUTPORT = loraModulator_0/symbol_size[14], Q1
OUTPUT = loraModulator_0/constant0/SLICE_292, SLICE
OUTPORT = loraModulator_0/symbol_size[15], Q0
OUTPORT = loraModulator_0/symbol_size[16], Q1
OUTPUT = loraModulator_0/constant0/SLICE_293, SLICE
OUTPORT = loraModulator_0/symbol_size[17], Q0
OUTPORT = loraModulator_0/symbol_size[18], Q1
OUTPUT = loraModulator_0/constant0/SLICE_294, SLICE
OUTPORT = loraModulator_0/symbol_size[19], Q0
OUTPORT = loraModulator_0/symbol_size[20], Q1
OUTPUT = loraModulator_0/constant0/SLICE_295, SLICE
OUTPORT = loraModulator_0/symbol_size[21], Q0
OUTPORT = loraModulator_0/symbol_size[22], Q1
OUTPUT = loraModulator_0/constant0/SLICE_296, SLICE
OUTPORT = loraModulator_0/symbol_size[23], Q0
OUTPORT = loraModulator_0/symbol_size[24], Q1
OUTPUT = loraModulator_0/constant0/SLICE_297, SLICE
OUTPORT = loraModulator_0/symbol_size[25], Q0
OUTPORT = loraModulator_0/symbol_size[26], Q1
OUTPUT = loraModulator_0/constant0/SLICE_298, SLICE
OUTPORT = loraModulator_0/symbol_size[27], Q0
OUTPORT = loraModulator_0/symbol_size[28], Q1
OUTPUT = loraModulator_0/constant0/SLICE_299, SLICE
OUTPORT = loraModulator_0/symbol_size[29], Q0
OUTPORT = loraModulator_0/symbol_size[30], Q1
OUTPUT = loraModulator_0/constant0/SLICE_300, SLICE
OUTPORT = loraModulator_0/symbol_size[31], Q0
OUTPORT = loraModulator_0/symbol_size[32], Q1
OUTPUT = loraModulator_0/constant0/SLICE_301, SLICE
OUTPORT = loraModulator_0/symbol_size[33], Q0
OUTPUT = loraModulator_0/chirpGen0/SLICE_302, SLICE
OUTPORT = loraModulator_0/chirpGen0/chirp_count_0_sqmuxa, F0
OUTPORT = loraModulator_0_symDone, Q0
OUTPUT = loraPacketGenerator_0/SLICE_303, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal_10_sqmuxa_i, F0
OUTPORT = loraPacketGenerator_0.current_state[7], Q0
OUTPORT = loraPacketGenerator_0/next_symVal_10_sqmuxa_9, F1
OUTPUT = loraPacketGenerator_0/SLICE_304, SLICE
OUTPORT = loraPacketGenerator_0/current_state_619, F0
OUTPORT = loraPacketGenerator_0/current_state[0], Q0
OUTPORT = loraPacketGenerator_0/next_symVal_10_sqmuxa_0, F1
OUTPUT = loraPacketGenerator_0/SLICE_305, SLICE
OUTPORT = loraPacketGenerator_0/current_state_ns[1], F0
OUTPORT = loraPacketGenerator_0/current_state[1], Q0
OUTPORT = loraPacketGenerator_0/N_63_mux, F1
OUTPORT = loraPacketGenerator_0/current_state[2], Q1
OUTPUT = loraPacketGenerator_0/SLICE_306, SLICE
OUTPORT = loraPacketGenerator_0/current_state[3], Q0
OUTPORT = loraPacketGenerator_0/current_state[4], Q1
OUTPUT = loraPacketGenerator_0/SLICE_307, SLICE
OUTPORT = loraPacketGenerator_0/N_57ss, F0
OUTPORT = loraPacketGenerator_0/current_state[5], Q0
OUTPORT = loraPacketGenerator_0/N_57, F1
OUTPUT = loraPacketGenerator_0/SLICE_308, SLICE
OUTPORT = loraPacketGenerator_0/N_65_mux_i, F0
OUTPORT = loraPacketGenerator_0/current_state[6], Q0
OUTPORT = loraPacketGenerator_0/next_symVal_10_sqmuxa_8, F1
OUTPUT = loraPacketGenerator_0/SLICE_309, SLICE
OUTPORT = loraPacketGenerator_0/N_128_i, F0
OUTPORT = loraPacketGenerator_0_symType[0], Q0
OUTPORT = loraPacketGenerator_0/N_131, F1
OUTPORT = loraPacketGenerator_0_symType[1], Q1
OUTPUT = loraPacketGenerator_0/SLICE_310, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[0], OFX0
OUTPORT = loraPacketGenerator_0_symVal[0], Q0
OUTPUT = loraPacketGenerator_0/SLICE_311, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[1], OFX0
OUTPORT = loraPacketGenerator_0_symVal[1], Q0
OUTPUT = loraPacketGenerator_0/SLICE_312, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[2], OFX0
OUTPORT = loraPacketGenerator_0_symVal[2], Q0
OUTPUT = loraPacketGenerator_0/SLICE_313, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[3], OFX0
OUTPORT = loraPacketGenerator_0_symVal[3], Q0
OUTPUT = loraPacketGenerator_0/SLICE_314, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[4], OFX0
OUTPORT = loraPacketGenerator_0_symVal[4], Q0
OUTPUT = loraPacketGenerator_0/SLICE_315, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[5], OFX0
OUTPORT = loraPacketGenerator_0_symVal[5], Q0
OUTPUT = loraPacketGenerator_0/SLICE_316, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[6], OFX0
OUTPORT = loraPacketGenerator_0_symVal[6], Q0
OUTPUT = loraPacketGenerator_0/SLICE_317, SLICE
OUTPORT = loraPacketGenerator_0/next_symVal[7], F0
OUTPORT = loraPacketGenerator_0_symVal[7], Q0
OUTPORT = loraPacketGenerator_0/next_symVal_10_sqmuxa, F1
OUTPUT = loraPacketGenerator_0/SLICE_318, SLICE
OUTPORT = loraPacketGenerator_0_symVal[8], Q0
OUTPORT = loraPacketGenerator_0_symVal[9], Q1
OUTPUT = loraPacketGenerator_0/SLICE_319, SLICE
OUTPORT = loraPacketGenerator_0_symVal[10], Q0
OUTPORT = loraPacketGenerator_0_symVal[11], Q1
OUTPUT = loraModulator_0/chirpGen0/SLICE_456, SLICE
OUTPORT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_21[7], F0
OUTPORT = loraModulator_0/chirpGen0/acc_fast_21_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/sinIdeal_0/N_814, F1
OUTPUT = loraModulator_0/chirpGen0/SLICE_506, SLICE
OUTPORT = loraModulator_0/chirpGen0/sinIdeal_0/sinOut_0_i_0_o2_17[8], F0
OUTPORT = loraModulator_0/chirpGen0/acc_fast_22_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/N_552, F1
OUTPUT = loraModulator_0/chirpGen0/SLICE_812, SLICE
OUTPORT = loraModulator_0/chirpGen0/cosIdeal_0/N_383, F0
OUTPORT = loraModulator_0/chirpGen0/acc_25_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/cosIdeal_0/cosOut_0_i_a2_118_i_0[6], F1
OUTPUT = loraModulator_0/chirpGen0/SLICE_820, SLICE
OUTPORT = loraModulator_0/chirpGen0/cosIdeal_0/N_496, F0
OUTPORT = loraModulator_0/chirpGen0/acc_14_rep1, Q0
OUTPORT = loraModulator_0/chirpGen0/cosIdeal_0/N_644, F1
OUTPUT = loraModulator_0/chirpGen0/SLICE_1142, SLICE
OUTPORT = loraModulator_0/chirpGen0/N_680_i, F0
OUTPORT = loraModulator_0/chirpGen0/acc_23_rep1, Q0
OUTPUT = serial_clk, PIO

