`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Branch Decision
// Tool Versions: Vivado 2017.4.1
// Description: Decide whether to branch
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    //  åˆ¤æ–­æ˜¯å¦branch
// è¾“å…¥
    // reg1               å¯„å­˜ï¿??1
    // reg2               å¯„å­˜ï¿??2
    // br_type            branchç±»å‹
// è¾“å‡º
    // br                 æ˜¯å¦branch
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—

`include "Parameters.v"   
module BranchDecision(
    input wire clk,
    input wire [31:0] reg1, reg2,
    input wire [2:0] br_type,
    output reg br
    );
    
    reg [20: 0] miss_count, total_count, hit_count;
    
    initial begin
        miss_count = 0;
        total_count = 0;
        hit_count = 0;
    end

    // TODO: Complete this module
    always @ (*)
    begin
        case(br_type)
            `NOBRANCH: br = 1'b0;  //what is no branch?
            `BEQ: br = (reg1 == reg2)? 1'b1: 1'b0;
            `BNE: br = (reg1 != reg2)? 1'b1: 1'b0;
            `BLT: br = ($signed(reg1) < $signed(reg2))? 1'b1: 1'b0;  //å¦‚ä½•æ¯”è¾ƒæœ‰ç¬¦å·æ•°?
            `BLTU: br = (reg1 < reg2)? 1'b1: 1'b0;
            `BGE: br = ($signed(reg1) >= $signed(reg2))? 1'b1: 1'b0;
            `BGEU: br = (reg1 >= reg2)? 1'b1: 1'b0;
            default: br = 1'b0;
        endcase
    end
    
    always @ (posedge clk)
    begin
        if(br_type != `NOBRANCH) begin
            total_count++;
            if(br)
                miss_count++;
            else
                hit_count++;
        end
    end

endmodule
