|Main
hit <= Cash:inst.HIT
Div[0] <= Div_Block:inst2.DIV[0]
Div[1] <= Div_Block:inst2.DIV[1]
Div[2] <= Div_Block:inst2.DIV[2]
Div[3] <= Div_Block:inst2.DIV[3]
Div[4] <= Div_Block:inst2.DIV[4]
Div[5] <= Div_Block:inst2.DIV[5]
Div[6] <= Div_Block:inst2.DIV[6]
Div[7] <= Div_Block:inst2.DIV[7]
Div[8] <= Div_Block:inst2.DIV[8]
CLK => Div_Block:inst2.clk
CLK => inst12.IN0
CLK => lpm_counter1:inst9.clock
CLK => lpm_ram_dq0:inst1.clock
CLK => lpm_counter1:inst4.clock
write => contr:inst23.write
write => inst19.IN0
write => inst16.IN0
addr[0] => Proxy:inst13.addr[0]
addr[0] => Proxy:inst5.addr[0]
addr[1] => Proxy:inst13.addr[1]
addr[1] => Proxy:inst5.addr[1]
addr[2] => Proxy:inst13.addr[2]
addr[2] => Proxy:inst5.addr[2]
addr[3] => Proxy:inst13.addr[3]
addr[3] => Proxy:inst5.addr[3]
addr[4] => Proxy:inst13.addr[4]
addr[4] => Proxy:inst5.addr[4]
addr[5] => Proxy:inst13.addr[5]
addr[5] => Proxy:inst5.addr[5]
addr[6] => Proxy:inst13.addr[6]
addr[6] => Proxy:inst5.addr[6]
addr[7] => Proxy:inst13.addr[7]
addr[7] => Proxy:inst5.addr[7]
addr[8] => Proxy:inst13.addr[8]
addr[8] => Proxy:inst5.addr[8]
word[0] => lpm_ram_dq0:inst1.data[0]
word[1] => lpm_ram_dq0:inst1.data[1]
word[2] => lpm_ram_dq0:inst1.data[2]
word[3] => lpm_ram_dq0:inst1.data[3]
word[4] => lpm_ram_dq0:inst1.data[4]
word[5] => lpm_ram_dq0:inst1.data[5]
word[6] => lpm_ram_dq0:inst1.data[6]
word[7] => lpm_ram_dq0:inst1.data[7]
word[8] => lpm_ram_dq0:inst1.data[8]
ad[0] <= Proxy:inst13.prox[0]
ad[1] <= Proxy:inst13.prox[1]
ad[2] <= Proxy:inst13.prox[2]
ad[3] <= Proxy:inst13.prox[3]
ad[4] <= Proxy:inst13.prox[4]
ad[5] <= Proxy:inst13.prox[5]
ad[6] <= Proxy:inst13.prox[6]
ad[7] <= Proxy:inst13.prox[7]
ad[8] <= Proxy:inst13.prox[8]
out[0] <= Cash:inst.out[0]
out[1] <= Cash:inst.out[1]
out[2] <= Cash:inst.out[2]
out[3] <= Cash:inst.out[3]
out[4] <= Cash:inst.out[4]
out[5] <= Cash:inst.out[5]
out[6] <= Cash:inst.out[6]
out[7] <= Cash:inst.out[7]
out[8] <= Cash:inst.out[8]
ramread[0] <= lpm_ram_dq0:inst1.q[0]
ramread[1] <= lpm_ram_dq0:inst1.q[1]
ramread[2] <= lpm_ram_dq0:inst1.q[2]
ramread[3] <= lpm_ram_dq0:inst1.q[3]
ramread[4] <= lpm_ram_dq0:inst1.q[4]
ramread[5] <= lpm_ram_dq0:inst1.q[5]
ramread[6] <= lpm_ram_dq0:inst1.q[6]
ramread[7] <= lpm_ram_dq0:inst1.q[7]
ramread[8] <= lpm_ram_dq0:inst1.q[8]


|Main|Cash:inst
HIT <= lpm_or0:inst36.result
clk => Row_Facade:Row15.clk
clk => Row_Facade:Row14.clk
clk => Row_Facade:Row13.clk
clk => Row_Facade:Row12.clk
clk => Row_Facade:Row11.clk
clk => Row_Facade:Row10.clk
clk => Row_Facade:Row9.clk
clk => Row_Facade:Row8.clk
clk => Row_Facade:Row7.clk
clk => Row_Facade:Row6.clk
clk => Row_Facade:Row5.clk
clk => Row_Facade:Row4.clk
clk => Row_Facade:Row3.clk
clk => Row_Facade:Row2.clk
clk => Row_Facade:Row1.clk
clk => Row_Facade:Row0.clk
addr[0] => Addr_Parser:inst8.addr[0]
addr[0] => Row_Facade:Row15.addr[0]
addr[0] => Row_Facade:Row14.addr[0]
addr[0] => Row_Facade:Row13.addr[0]
addr[0] => Row_Facade:Row12.addr[0]
addr[0] => Row_Facade:Row11.addr[0]
addr[0] => Row_Facade:Row10.addr[0]
addr[0] => Row_Facade:Row9.addr[0]
addr[0] => Row_Facade:Row8.addr[0]
addr[0] => Row_Facade:Row7.addr[0]
addr[0] => Row_Facade:Row6.addr[0]
addr[0] => Row_Facade:Row5.addr[0]
addr[0] => Row_Facade:Row4.addr[0]
addr[0] => Row_Facade:Row3.addr[0]
addr[0] => Row_Facade:Row2.addr[0]
addr[0] => Row_Facade:Row1.addr[0]
addr[0] => Row_Facade:Row0.addr[0]
addr[1] => Addr_Parser:inst8.addr[1]
addr[1] => Row_Facade:Row15.addr[1]
addr[1] => Row_Facade:Row14.addr[1]
addr[1] => Row_Facade:Row13.addr[1]
addr[1] => Row_Facade:Row12.addr[1]
addr[1] => Row_Facade:Row11.addr[1]
addr[1] => Row_Facade:Row10.addr[1]
addr[1] => Row_Facade:Row9.addr[1]
addr[1] => Row_Facade:Row8.addr[1]
addr[1] => Row_Facade:Row7.addr[1]
addr[1] => Row_Facade:Row6.addr[1]
addr[1] => Row_Facade:Row5.addr[1]
addr[1] => Row_Facade:Row4.addr[1]
addr[1] => Row_Facade:Row3.addr[1]
addr[1] => Row_Facade:Row2.addr[1]
addr[1] => Row_Facade:Row1.addr[1]
addr[1] => Row_Facade:Row0.addr[1]
addr[2] => Addr_Parser:inst8.addr[2]
addr[2] => Row_Facade:Row15.addr[2]
addr[2] => Row_Facade:Row14.addr[2]
addr[2] => Row_Facade:Row13.addr[2]
addr[2] => Row_Facade:Row12.addr[2]
addr[2] => Row_Facade:Row11.addr[2]
addr[2] => Row_Facade:Row10.addr[2]
addr[2] => Row_Facade:Row9.addr[2]
addr[2] => Row_Facade:Row8.addr[2]
addr[2] => Row_Facade:Row7.addr[2]
addr[2] => Row_Facade:Row6.addr[2]
addr[2] => Row_Facade:Row5.addr[2]
addr[2] => Row_Facade:Row4.addr[2]
addr[2] => Row_Facade:Row3.addr[2]
addr[2] => Row_Facade:Row2.addr[2]
addr[2] => Row_Facade:Row1.addr[2]
addr[2] => Row_Facade:Row0.addr[2]
addr[3] => Addr_Parser:inst8.addr[3]
addr[3] => Row_Facade:Row15.addr[3]
addr[3] => Row_Facade:Row14.addr[3]
addr[3] => Row_Facade:Row13.addr[3]
addr[3] => Row_Facade:Row12.addr[3]
addr[3] => Row_Facade:Row11.addr[3]
addr[3] => Row_Facade:Row10.addr[3]
addr[3] => Row_Facade:Row9.addr[3]
addr[3] => Row_Facade:Row8.addr[3]
addr[3] => Row_Facade:Row7.addr[3]
addr[3] => Row_Facade:Row6.addr[3]
addr[3] => Row_Facade:Row5.addr[3]
addr[3] => Row_Facade:Row4.addr[3]
addr[3] => Row_Facade:Row3.addr[3]
addr[3] => Row_Facade:Row2.addr[3]
addr[3] => Row_Facade:Row1.addr[3]
addr[3] => Row_Facade:Row0.addr[3]
addr[4] => Addr_Parser:inst8.addr[4]
addr[4] => Row_Facade:Row15.addr[4]
addr[4] => Row_Facade:Row14.addr[4]
addr[4] => Row_Facade:Row13.addr[4]
addr[4] => Row_Facade:Row12.addr[4]
addr[4] => Row_Facade:Row11.addr[4]
addr[4] => Row_Facade:Row10.addr[4]
addr[4] => Row_Facade:Row9.addr[4]
addr[4] => Row_Facade:Row8.addr[4]
addr[4] => Row_Facade:Row7.addr[4]
addr[4] => Row_Facade:Row6.addr[4]
addr[4] => Row_Facade:Row5.addr[4]
addr[4] => Row_Facade:Row4.addr[4]
addr[4] => Row_Facade:Row3.addr[4]
addr[4] => Row_Facade:Row2.addr[4]
addr[4] => Row_Facade:Row1.addr[4]
addr[4] => Row_Facade:Row0.addr[4]
addr[5] => Addr_Parser:inst8.addr[5]
addr[5] => Row_Facade:Row15.addr[5]
addr[5] => Row_Facade:Row14.addr[5]
addr[5] => Row_Facade:Row13.addr[5]
addr[5] => Row_Facade:Row12.addr[5]
addr[5] => Row_Facade:Row11.addr[5]
addr[5] => Row_Facade:Row10.addr[5]
addr[5] => Row_Facade:Row9.addr[5]
addr[5] => Row_Facade:Row8.addr[5]
addr[5] => Row_Facade:Row7.addr[5]
addr[5] => Row_Facade:Row6.addr[5]
addr[5] => Row_Facade:Row5.addr[5]
addr[5] => Row_Facade:Row4.addr[5]
addr[5] => Row_Facade:Row3.addr[5]
addr[5] => Row_Facade:Row2.addr[5]
addr[5] => Row_Facade:Row1.addr[5]
addr[5] => Row_Facade:Row0.addr[5]
addr[6] => Addr_Parser:inst8.addr[6]
addr[6] => Row_Facade:Row15.addr[6]
addr[6] => Row_Facade:Row14.addr[6]
addr[6] => Row_Facade:Row13.addr[6]
addr[6] => Row_Facade:Row12.addr[6]
addr[6] => Row_Facade:Row11.addr[6]
addr[6] => Row_Facade:Row10.addr[6]
addr[6] => Row_Facade:Row9.addr[6]
addr[6] => Row_Facade:Row8.addr[6]
addr[6] => Row_Facade:Row7.addr[6]
addr[6] => Row_Facade:Row6.addr[6]
addr[6] => Row_Facade:Row5.addr[6]
addr[6] => Row_Facade:Row4.addr[6]
addr[6] => Row_Facade:Row3.addr[6]
addr[6] => Row_Facade:Row2.addr[6]
addr[6] => Row_Facade:Row1.addr[6]
addr[6] => Row_Facade:Row0.addr[6]
addr[7] => Addr_Parser:inst8.addr[7]
addr[7] => Row_Facade:Row15.addr[7]
addr[7] => Row_Facade:Row14.addr[7]
addr[7] => Row_Facade:Row13.addr[7]
addr[7] => Row_Facade:Row12.addr[7]
addr[7] => Row_Facade:Row11.addr[7]
addr[7] => Row_Facade:Row10.addr[7]
addr[7] => Row_Facade:Row9.addr[7]
addr[7] => Row_Facade:Row8.addr[7]
addr[7] => Row_Facade:Row7.addr[7]
addr[7] => Row_Facade:Row6.addr[7]
addr[7] => Row_Facade:Row5.addr[7]
addr[7] => Row_Facade:Row4.addr[7]
addr[7] => Row_Facade:Row3.addr[7]
addr[7] => Row_Facade:Row2.addr[7]
addr[7] => Row_Facade:Row1.addr[7]
addr[7] => Row_Facade:Row0.addr[7]
addr[8] => Addr_Parser:inst8.addr[8]
addr[8] => Row_Facade:Row15.addr[8]
addr[8] => Row_Facade:Row14.addr[8]
addr[8] => Row_Facade:Row13.addr[8]
addr[8] => Row_Facade:Row12.addr[8]
addr[8] => Row_Facade:Row11.addr[8]
addr[8] => Row_Facade:Row10.addr[8]
addr[8] => Row_Facade:Row9.addr[8]
addr[8] => Row_Facade:Row8.addr[8]
addr[8] => Row_Facade:Row7.addr[8]
addr[8] => Row_Facade:Row6.addr[8]
addr[8] => Row_Facade:Row5.addr[8]
addr[8] => Row_Facade:Row4.addr[8]
addr[8] => Row_Facade:Row3.addr[8]
addr[8] => Row_Facade:Row2.addr[8]
addr[8] => Row_Facade:Row1.addr[8]
addr[8] => Row_Facade:Row0.addr[8]
append => inst43.IN1
append => inst42.IN1
append => inst41.IN1
append => inst40.IN1
append => inst39.IN1
append => inst38.IN1
append => inst35.IN1
append => inst25.IN1
append => inst24.IN1
append => inst23.IN1
append => inst22.IN1
append => inst21.IN1
append => inst20.IN1
append => inst19.IN1
append => inst18.IN1
append => inst17.IN1
data[0] => Row_Facade:Row15.data[0]
data[0] => Row_Facade:Row14.data[0]
data[0] => Row_Facade:Row13.data[0]
data[0] => Row_Facade:Row12.data[0]
data[0] => Row_Facade:Row11.data[0]
data[0] => Row_Facade:Row10.data[0]
data[0] => Row_Facade:Row9.data[0]
data[0] => Row_Facade:Row8.data[0]
data[0] => Row_Facade:Row7.data[0]
data[0] => Row_Facade:Row6.data[0]
data[0] => Row_Facade:Row5.data[0]
data[0] => Row_Facade:Row4.data[0]
data[0] => Row_Facade:Row3.data[0]
data[0] => Row_Facade:Row2.data[0]
data[0] => Row_Facade:Row1.data[0]
data[0] => Row_Facade:Row0.data[0]
data[1] => Row_Facade:Row15.data[1]
data[1] => Row_Facade:Row14.data[1]
data[1] => Row_Facade:Row13.data[1]
data[1] => Row_Facade:Row12.data[1]
data[1] => Row_Facade:Row11.data[1]
data[1] => Row_Facade:Row10.data[1]
data[1] => Row_Facade:Row9.data[1]
data[1] => Row_Facade:Row8.data[1]
data[1] => Row_Facade:Row7.data[1]
data[1] => Row_Facade:Row6.data[1]
data[1] => Row_Facade:Row5.data[1]
data[1] => Row_Facade:Row4.data[1]
data[1] => Row_Facade:Row3.data[1]
data[1] => Row_Facade:Row2.data[1]
data[1] => Row_Facade:Row1.data[1]
data[1] => Row_Facade:Row0.data[1]
data[2] => Row_Facade:Row15.data[2]
data[2] => Row_Facade:Row14.data[2]
data[2] => Row_Facade:Row13.data[2]
data[2] => Row_Facade:Row12.data[2]
data[2] => Row_Facade:Row11.data[2]
data[2] => Row_Facade:Row10.data[2]
data[2] => Row_Facade:Row9.data[2]
data[2] => Row_Facade:Row8.data[2]
data[2] => Row_Facade:Row7.data[2]
data[2] => Row_Facade:Row6.data[2]
data[2] => Row_Facade:Row5.data[2]
data[2] => Row_Facade:Row4.data[2]
data[2] => Row_Facade:Row3.data[2]
data[2] => Row_Facade:Row2.data[2]
data[2] => Row_Facade:Row1.data[2]
data[2] => Row_Facade:Row0.data[2]
data[3] => Row_Facade:Row15.data[3]
data[3] => Row_Facade:Row14.data[3]
data[3] => Row_Facade:Row13.data[3]
data[3] => Row_Facade:Row12.data[3]
data[3] => Row_Facade:Row11.data[3]
data[3] => Row_Facade:Row10.data[3]
data[3] => Row_Facade:Row9.data[3]
data[3] => Row_Facade:Row8.data[3]
data[3] => Row_Facade:Row7.data[3]
data[3] => Row_Facade:Row6.data[3]
data[3] => Row_Facade:Row5.data[3]
data[3] => Row_Facade:Row4.data[3]
data[3] => Row_Facade:Row3.data[3]
data[3] => Row_Facade:Row2.data[3]
data[3] => Row_Facade:Row1.data[3]
data[3] => Row_Facade:Row0.data[3]
data[4] => Row_Facade:Row15.data[4]
data[4] => Row_Facade:Row14.data[4]
data[4] => Row_Facade:Row13.data[4]
data[4] => Row_Facade:Row12.data[4]
data[4] => Row_Facade:Row11.data[4]
data[4] => Row_Facade:Row10.data[4]
data[4] => Row_Facade:Row9.data[4]
data[4] => Row_Facade:Row8.data[4]
data[4] => Row_Facade:Row7.data[4]
data[4] => Row_Facade:Row6.data[4]
data[4] => Row_Facade:Row5.data[4]
data[4] => Row_Facade:Row4.data[4]
data[4] => Row_Facade:Row3.data[4]
data[4] => Row_Facade:Row2.data[4]
data[4] => Row_Facade:Row1.data[4]
data[4] => Row_Facade:Row0.data[4]
data[5] => Row_Facade:Row15.data[5]
data[5] => Row_Facade:Row14.data[5]
data[5] => Row_Facade:Row13.data[5]
data[5] => Row_Facade:Row12.data[5]
data[5] => Row_Facade:Row11.data[5]
data[5] => Row_Facade:Row10.data[5]
data[5] => Row_Facade:Row9.data[5]
data[5] => Row_Facade:Row8.data[5]
data[5] => Row_Facade:Row7.data[5]
data[5] => Row_Facade:Row6.data[5]
data[5] => Row_Facade:Row5.data[5]
data[5] => Row_Facade:Row4.data[5]
data[5] => Row_Facade:Row3.data[5]
data[5] => Row_Facade:Row2.data[5]
data[5] => Row_Facade:Row1.data[5]
data[5] => Row_Facade:Row0.data[5]
data[6] => Row_Facade:Row15.data[6]
data[6] => Row_Facade:Row14.data[6]
data[6] => Row_Facade:Row13.data[6]
data[6] => Row_Facade:Row12.data[6]
data[6] => Row_Facade:Row11.data[6]
data[6] => Row_Facade:Row10.data[6]
data[6] => Row_Facade:Row9.data[6]
data[6] => Row_Facade:Row8.data[6]
data[6] => Row_Facade:Row7.data[6]
data[6] => Row_Facade:Row6.data[6]
data[6] => Row_Facade:Row5.data[6]
data[6] => Row_Facade:Row4.data[6]
data[6] => Row_Facade:Row3.data[6]
data[6] => Row_Facade:Row2.data[6]
data[6] => Row_Facade:Row1.data[6]
data[6] => Row_Facade:Row0.data[6]
data[7] => Row_Facade:Row15.data[7]
data[7] => Row_Facade:Row14.data[7]
data[7] => Row_Facade:Row13.data[7]
data[7] => Row_Facade:Row12.data[7]
data[7] => Row_Facade:Row11.data[7]
data[7] => Row_Facade:Row10.data[7]
data[7] => Row_Facade:Row9.data[7]
data[7] => Row_Facade:Row8.data[7]
data[7] => Row_Facade:Row7.data[7]
data[7] => Row_Facade:Row6.data[7]
data[7] => Row_Facade:Row5.data[7]
data[7] => Row_Facade:Row4.data[7]
data[7] => Row_Facade:Row3.data[7]
data[7] => Row_Facade:Row2.data[7]
data[7] => Row_Facade:Row1.data[7]
data[7] => Row_Facade:Row0.data[7]
data[8] => Row_Facade:Row15.data[8]
data[8] => Row_Facade:Row14.data[8]
data[8] => Row_Facade:Row13.data[8]
data[8] => Row_Facade:Row12.data[8]
data[8] => Row_Facade:Row11.data[8]
data[8] => Row_Facade:Row10.data[8]
data[8] => Row_Facade:Row9.data[8]
data[8] => Row_Facade:Row8.data[8]
data[8] => Row_Facade:Row7.data[8]
data[8] => Row_Facade:Row6.data[8]
data[8] => Row_Facade:Row5.data[8]
data[8] => Row_Facade:Row4.data[8]
data[8] => Row_Facade:Row3.data[8]
data[8] => Row_Facade:Row2.data[8]
data[8] => Row_Facade:Row1.data[8]
data[8] => Row_Facade:Row0.data[8]
out[0] <= out~8.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_or0:inst36
data0 => LPM_OR:lpm_or_component.DATA[0][0]
data1 => LPM_OR:lpm_or_component.DATA[1][0]
data10 => LPM_OR:lpm_or_component.DATA[10][0]
data11 => LPM_OR:lpm_or_component.DATA[11][0]
data12 => LPM_OR:lpm_or_component.DATA[12][0]
data13 => LPM_OR:lpm_or_component.DATA[13][0]
data14 => LPM_OR:lpm_or_component.DATA[14][0]
data15 => LPM_OR:lpm_or_component.DATA[15][0]
data2 => LPM_OR:lpm_or_component.DATA[2][0]
data3 => LPM_OR:lpm_or_component.DATA[3][0]
data4 => LPM_OR:lpm_or_component.DATA[4][0]
data5 => LPM_OR:lpm_or_component.DATA[5][0]
data6 => LPM_OR:lpm_or_component.DATA[6][0]
data7 => LPM_OR:lpm_or_component.DATA[7][0]
data8 => LPM_OR:lpm_or_component.DATA[8][0]
data9 => LPM_OR:lpm_or_component.DATA[9][0]
result <= LPM_OR:lpm_or_component.RESULT[0]


|Main|Cash:inst|lpm_or0:inst36|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
data[8][0] => or_node[0][8].IN0
data[9][0] => or_node[0][9].IN0
data[10][0] => or_node[0][10].IN0
data[11][0] => or_node[0][11].IN0
data[12][0] => or_node[0][12].IN0
data[13][0] => or_node[0][13].IN0
data[14][0] => or_node[0][14].IN0
data[15][0] => or_node[0][15].IN0
result[0] <= or_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row15|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row15|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row15|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row15|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row15|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row15|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row15|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row15|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row15|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row15|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row15|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_decode3:inst26
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Main|Cash:inst|lpm_decode3:inst26|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|Main|Cash:inst|lpm_decode3:inst26|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Addr_Parser:inst8
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant15:inst75
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant15:inst75|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row14
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row14|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row14|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row14|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row14|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row14|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row14|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row14|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row14|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row14|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row14|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row14|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant14:inst74
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant14:inst74|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row13
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row13|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row13|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row13|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row13|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row13|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row13|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row13|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row13|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row13|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row13|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row13|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant13:inst73
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant13:inst73|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row12
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row12|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row12|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row12|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row12|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row12|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row12|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row12|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row12|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row12|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row12|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row12|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant12:inst72
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant12:inst72|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row11
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row11|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row11|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row11|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row11|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row11|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row11|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row11|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row11|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row11|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row11|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row11|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant11:inst71
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant11:inst71|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row10
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row10|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row10|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row10|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row10|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row10|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row10|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row10|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row10|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row10|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row10|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row10|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant10:inst70
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant10:inst70|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row9
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row9|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row9|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row9|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row9|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row9|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row9|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row9|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row9|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row9|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row9|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row9|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant9:inst69
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant9:inst69|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row8
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row8|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row8|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row8|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row8|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row8|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row8|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row8|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row8|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row8|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row8|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row8|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant8:inst68
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant8:inst68|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>


|Main|Cash:inst|Row_Facade:Row7
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row7|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row7|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row7|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row7|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row7|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row7|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row7|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row7|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row7|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row7|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row7|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant7:inst67
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant7:inst67|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row6
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row6|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row6|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row6|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row6|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row6|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row6|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row6|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row6|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row6|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row6|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row6|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant6:inst66
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant6:inst66|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row5
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row5|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row5|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row5|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row5|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row5|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row5|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row5|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row5|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row5|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row5|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row5|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant5:inst65
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant5:inst65|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row4
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row4|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row4|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row4|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row4|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row4|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row4|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row4|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row4|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row4|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row4|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant4:inst64
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant4:inst64|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row3
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row3|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row3|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row3|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row3|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row3|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row3|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row3|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row3|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row3|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant3:inst63
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant3:inst63|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row2
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row2|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row2|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row2|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row2|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row2|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row2|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row2|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row2|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row2|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row2|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant2:inst62
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant2:inst62|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row1
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row1|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row1|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row1|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row1|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row1|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row1|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row1|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row1|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row1|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant1:inst61
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant1:inst61|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|Main|Cash:inst|Row_Facade:Row0
hit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => Cash_Row:inst.clk
write => lpm_decode0:inst1.enable
write => Cash_Row:inst.witeTag
addr[0] => Addr_Parser:inst4.addr[0]
addr[1] => Addr_Parser:inst4.addr[1]
addr[2] => Addr_Parser:inst4.addr[2]
addr[3] => Addr_Parser:inst4.addr[3]
addr[4] => Addr_Parser:inst4.addr[4]
addr[5] => Addr_Parser:inst4.addr[5]
addr[6] => Addr_Parser:inst4.addr[6]
addr[7] => Addr_Parser:inst4.addr[7]
addr[8] => Addr_Parser:inst4.addr[8]
data[0] => Cash_Row:inst.word0[0]
data[0] => Cash_Row:inst.word1[0]
data[0] => Cash_Row:inst.word2[0]
data[0] => Cash_Row:inst.word3[0]
data[1] => Cash_Row:inst.word0[1]
data[1] => Cash_Row:inst.word1[1]
data[1] => Cash_Row:inst.word2[1]
data[1] => Cash_Row:inst.word3[1]
data[2] => Cash_Row:inst.word0[2]
data[2] => Cash_Row:inst.word1[2]
data[2] => Cash_Row:inst.word2[2]
data[2] => Cash_Row:inst.word3[2]
data[3] => Cash_Row:inst.word0[3]
data[3] => Cash_Row:inst.word1[3]
data[3] => Cash_Row:inst.word2[3]
data[3] => Cash_Row:inst.word3[3]
data[4] => Cash_Row:inst.word0[4]
data[4] => Cash_Row:inst.word1[4]
data[4] => Cash_Row:inst.word2[4]
data[4] => Cash_Row:inst.word3[4]
data[5] => Cash_Row:inst.word0[5]
data[5] => Cash_Row:inst.word1[5]
data[5] => Cash_Row:inst.word2[5]
data[5] => Cash_Row:inst.word3[5]
data[6] => Cash_Row:inst.word0[6]
data[6] => Cash_Row:inst.word1[6]
data[6] => Cash_Row:inst.word2[6]
data[6] => Cash_Row:inst.word3[6]
data[7] => Cash_Row:inst.word0[7]
data[7] => Cash_Row:inst.word1[7]
data[7] => Cash_Row:inst.word2[7]
data[7] => Cash_Row:inst.word3[7]
data[8] => Cash_Row:inst.word0[8]
data[8] => Cash_Row:inst.word1[8]
data[8] => Cash_Row:inst.word2[8]
data[8] => Cash_Row:inst.word3[8]
rInd[0] => lpm_compare2:inst2.datab[0]
rInd[1] => lpm_compare2:inst2.datab[1]
rInd[2] => lpm_compare2:inst2.datab[2]
rInd[3] => lpm_compare2:inst2.datab[3]
inUse <= Cash_Row:inst.nonEmpty
tag[0] <= Cash_Row:inst.tag[0]
tag[1] <= Cash_Row:inst.tag[1]
tag[2] <= Cash_Row:inst.tag[2]
word[0] <= lpm_bustri0:inst7.tridata[0]
word[1] <= lpm_bustri0:inst7.tridata[1]
word[2] <= lpm_bustri0:inst7.tridata[2]
word[3] <= lpm_bustri0:inst7.tridata[3]
word[4] <= lpm_bustri0:inst7.tridata[4]
word[5] <= lpm_bustri0:inst7.tridata[5]
word[6] <= lpm_bustri0:inst7.tridata[6]
word[7] <= lpm_bustri0:inst7.tridata[7]
word[8] <= lpm_bustri0:inst7.tridata[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst
nonEmpty <= inst6.DB_MAX_OUTPUT_PORT_TYPE
write0 => inst1.IN0
write0 => lpm_dff0:wordReg0.enable
write2 => inst1.IN1
write2 => lpm_dff0:wordReg2.enable
write3 => inst1.IN2
write3 => lpm_dff0:wordReg3.enable
write1 => inst1.IN3
write1 => lpm_dff0:wordReg1.enable
clk => inst6.CLK
clk => lpm_dff1:tagReg.clock
clk => lpm_dff0:wordReg0.clock
clk => lpm_dff0:wordReg1.clock
clk => lpm_dff0:wordReg2.clock
clk => lpm_dff0:wordReg3.clock
tag[0] <= lpm_dff1:tagReg.q[0]
tag[1] <= lpm_dff1:tagReg.q[1]
tag[2] <= lpm_dff1:tagReg.q[2]
witeTag => lpm_dff1:tagReg.enable
nTag[0] => lpm_dff1:tagReg.data[0]
nTag[1] => lpm_dff1:tagReg.data[1]
nTag[2] => lpm_dff1:tagReg.data[2]
word[0] <= lpm_mux0:inst.result[0]
word[1] <= lpm_mux0:inst.result[1]
word[2] <= lpm_mux0:inst.result[2]
word[3] <= lpm_mux0:inst.result[3]
word[4] <= lpm_mux0:inst.result[4]
word[5] <= lpm_mux0:inst.result[5]
word[6] <= lpm_mux0:inst.result[6]
word[7] <= lpm_mux0:inst.result[7]
word[8] <= lpm_mux0:inst.result[8]
word0[0] => lpm_dff0:wordReg0.data[0]
word0[1] => lpm_dff0:wordReg0.data[1]
word0[2] => lpm_dff0:wordReg0.data[2]
word0[3] => lpm_dff0:wordReg0.data[3]
word0[4] => lpm_dff0:wordReg0.data[4]
word0[5] => lpm_dff0:wordReg0.data[5]
word0[6] => lpm_dff0:wordReg0.data[6]
word0[7] => lpm_dff0:wordReg0.data[7]
word0[8] => lpm_dff0:wordReg0.data[8]
word1[0] => lpm_dff0:wordReg1.data[0]
word1[1] => lpm_dff0:wordReg1.data[1]
word1[2] => lpm_dff0:wordReg1.data[2]
word1[3] => lpm_dff0:wordReg1.data[3]
word1[4] => lpm_dff0:wordReg1.data[4]
word1[5] => lpm_dff0:wordReg1.data[5]
word1[6] => lpm_dff0:wordReg1.data[6]
word1[7] => lpm_dff0:wordReg1.data[7]
word1[8] => lpm_dff0:wordReg1.data[8]
word2[0] => lpm_dff0:wordReg2.data[0]
word2[1] => lpm_dff0:wordReg2.data[1]
word2[2] => lpm_dff0:wordReg2.data[2]
word2[3] => lpm_dff0:wordReg2.data[3]
word2[4] => lpm_dff0:wordReg2.data[4]
word2[5] => lpm_dff0:wordReg2.data[5]
word2[6] => lpm_dff0:wordReg2.data[6]
word2[7] => lpm_dff0:wordReg2.data[7]
word2[8] => lpm_dff0:wordReg2.data[8]
word3[0] => lpm_dff0:wordReg3.data[0]
word3[1] => lpm_dff0:wordReg3.data[1]
word3[2] => lpm_dff0:wordReg3.data[2]
word3[3] => lpm_dff0:wordReg3.data[3]
word3[4] => lpm_dff0:wordReg3.data[4]
word3[5] => lpm_dff0:wordReg3.data[5]
word3[6] => lpm_dff0:wordReg3.data[6]
word3[7] => lpm_dff0:wordReg3.data[7]
word3[8] => lpm_dff0:wordReg3.data[8]
offset[0] => lpm_mux0:inst.sel[0]
offset[1] => lpm_mux0:inst.sel[1]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff1:tagReg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff1:tagReg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_mux0:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_d4e:auto_generated.data[0]
data[0][1] => mux_d4e:auto_generated.data[1]
data[0][2] => mux_d4e:auto_generated.data[2]
data[0][3] => mux_d4e:auto_generated.data[3]
data[0][4] => mux_d4e:auto_generated.data[4]
data[0][5] => mux_d4e:auto_generated.data[5]
data[0][6] => mux_d4e:auto_generated.data[6]
data[0][7] => mux_d4e:auto_generated.data[7]
data[0][8] => mux_d4e:auto_generated.data[8]
data[1][0] => mux_d4e:auto_generated.data[9]
data[1][1] => mux_d4e:auto_generated.data[10]
data[1][2] => mux_d4e:auto_generated.data[11]
data[1][3] => mux_d4e:auto_generated.data[12]
data[1][4] => mux_d4e:auto_generated.data[13]
data[1][5] => mux_d4e:auto_generated.data[14]
data[1][6] => mux_d4e:auto_generated.data[15]
data[1][7] => mux_d4e:auto_generated.data[16]
data[1][8] => mux_d4e:auto_generated.data[17]
data[2][0] => mux_d4e:auto_generated.data[18]
data[2][1] => mux_d4e:auto_generated.data[19]
data[2][2] => mux_d4e:auto_generated.data[20]
data[2][3] => mux_d4e:auto_generated.data[21]
data[2][4] => mux_d4e:auto_generated.data[22]
data[2][5] => mux_d4e:auto_generated.data[23]
data[2][6] => mux_d4e:auto_generated.data[24]
data[2][7] => mux_d4e:auto_generated.data[25]
data[2][8] => mux_d4e:auto_generated.data[26]
data[3][0] => mux_d4e:auto_generated.data[27]
data[3][1] => mux_d4e:auto_generated.data[28]
data[3][2] => mux_d4e:auto_generated.data[29]
data[3][3] => mux_d4e:auto_generated.data[30]
data[3][4] => mux_d4e:auto_generated.data[31]
data[3][5] => mux_d4e:auto_generated.data[32]
data[3][6] => mux_d4e:auto_generated.data[33]
data[3][7] => mux_d4e:auto_generated.data[34]
data[3][8] => mux_d4e:auto_generated.data[35]
sel[0] => mux_d4e:auto_generated.sel[0]
sel[1] => mux_d4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d4e:auto_generated.result[0]
result[1] <= mux_d4e:auto_generated.result[1]
result[2] <= mux_d4e:auto_generated.result[2]
result[3] <= mux_d4e:auto_generated.result[3]
result[4] <= mux_d4e:auto_generated.result[4]
result[5] <= mux_d4e:auto_generated.result[5]
result[6] <= mux_d4e:auto_generated.result[6]
result[7] <= mux_d4e:auto_generated.result[7]
result[8] <= mux_d4e:auto_generated.result[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_mux0:inst|LPM_MUX:lpm_mux_component|mux_d4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|Main|Cash:inst|Row_Facade:Row0|Cash_Row:inst|lpm_dff0:wordReg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|lpm_decode0:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Main|Cash:inst|Row_Facade:Row0|lpm_decode0:inst1|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Main|Cash:inst|Row_Facade:Row0|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|Addr_Parser:inst4
index[0] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => offset[0].DATAIN
addr[1] => offset[1].DATAIN
addr[2] => index[0].DATAIN
addr[3] => index[1].DATAIN
addr[4] => index[2].DATAIN
addr[5] => index[3].DATAIN
addr[6] => tag[0].DATAIN
addr[7] => tag[1].DATAIN
addr[8] => tag[2].DATAIN
offset[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|Row_Facade:Row0|lpm_compare0:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row0|lpm_compare0:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row0|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|Main|Cash:inst|Row_Facade:Row0|lpm_compare2:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Main|Cash:inst|Row_Facade:Row0|lpm_compare2:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_big:auto_generated.dataa[0]
dataa[1] => cmpr_big:auto_generated.dataa[1]
dataa[2] => cmpr_big:auto_generated.dataa[2]
dataa[3] => cmpr_big:auto_generated.dataa[3]
datab[0] => cmpr_big:auto_generated.datab[0]
datab[1] => cmpr_big:auto_generated.datab[1]
datab[2] => cmpr_big:auto_generated.datab[2]
datab[3] => cmpr_big:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_big:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Cash:inst|Row_Facade:Row0|lpm_compare2:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1


|Main|Cash:inst|Row_Facade:Row0|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|Main|Cash:inst|Row_Facade:Row0|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Cash:inst|lpm_constant0:inst60
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|Main|Cash:inst|lpm_constant0:inst60|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|Main|contr:inst23
en <= inst10.DB_MAX_OUTPUT_PORT_TYPE
miss => inst10.IN0
miss => inst8.IN0
miss => inst.IN0
load => inst10.IN1
load => inst6.IN0
append <= inst15.DB_MAX_OUTPUT_PORT_TYPE
ref => inst6.IN1
ref => inst16.IN0
write => inst8.IN1
write => inst13.IN1
write => inst16.IN1


|Main|Div_Block:inst2
DIV[0] <= Res[0].DB_MAX_OUTPUT_PORT_TYPE
DIV[1] <= Res[1].DB_MAX_OUTPUT_PORT_TYPE
DIV[2] <= Res[2].DB_MAX_OUTPUT_PORT_TYPE
DIV[3] <= Res[3].DB_MAX_OUTPUT_PORT_TYPE
DIV[4] <= Res[4].DB_MAX_OUTPUT_PORT_TYPE
DIV[5] <= Res[5].DB_MAX_OUTPUT_PORT_TYPE
DIV[6] <= Res[6].DB_MAX_OUTPUT_PORT_TYPE
DIV[7] <= Res[7].DB_MAX_OUTPUT_PORT_TYPE
DIV[8] <= Res[8].DB_MAX_OUTPUT_PORT_TYPE
clk => 74163:inst.CLK


|Main|Div_Block:inst2|16dmux:inst1
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|Main|Div_Block:inst2|74163:inst
clk => f74163:sub.clk
ldn => f74163:sub.ldn
clrn => f74163:sub.clrn
enp => f74163:sub.enp
ent => f74163:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74163:sub.qd
qc <= f74163:sub.qc
qb <= f74163:sub.qb
qa <= f74163:sub.qa
rco <= f74163:sub.rco


|Main|Div_Block:inst2|74163:inst|f74163:sub
RCO <= 129.DB_MAX_OUTPUT_PORT_TYPE
CLK => 134.CLK
CLK => 122.CLK
CLK => 111.CLK
CLK => 34.CLK
CLRN => 137.IN0
CLRN => 126.IN0
CLRN => 115.IN0
CLRN => 68.IN0
D => 136.IN0
LDN => 144.IN0
LDN => 132.IN0
LDN => 121.IN0
LDN => 110.IN0
LDN => 71.IN0
ENP => 130.IN0
ENP => 119.IN0
ENP => 108.IN0
ENP => 105.IN0
C => 124.IN0
B => 113.IN0
A => 70.IN0
ENT => 140.DATAIN
QD <= 134.DB_MAX_OUTPUT_PORT_TYPE
QC <= 122.DB_MAX_OUTPUT_PORT_TYPE
QB <= 111.DB_MAX_OUTPUT_PORT_TYPE
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE


|Main|Proxy:inst13
prox[0] <= pr[0].DB_MAX_OUTPUT_PORT_TYPE
prox[1] <= pr[1].DB_MAX_OUTPUT_PORT_TYPE
prox[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
prox[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
prox[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
prox[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
prox[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
prox[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
prox[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => BUSMUX:inst.dataa[0]
addr[1] => BUSMUX:inst.dataa[1]
addr[2] => prox[2].DATAIN
addr[3] => prox[3].DATAIN
addr[4] => prox[4].DATAIN
addr[5] => prox[5].DATAIN
addr[6] => prox[6].DATAIN
addr[7] => prox[7].DATAIN
addr[8] => prox[8].DATAIN
en => BUSMUX:inst.sel
count[0] => BUSMUX:inst.datab[0]
count[1] => BUSMUX:inst.datab[1]


|Main|Proxy:inst13|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Main|Proxy:inst13|BUSMUX:inst|LPM_MUX:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Main|Proxy:inst13|BUSMUX:inst|LPM_MUX:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Main|lpm_counter1:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Main|lpm_counter1:inst9|lpm_counter:lpm_counter_component
clock => cntr_fai:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_fai:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_fai:auto_generated.q[0]
q[1] <= cntr_fai:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|lpm_counter1:inst9|lpm_counter:lpm_counter_component|cntr_fai:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|Main|lpm_ram_dq0:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|Main|lpm_ram_dq0:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_1ub1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1ub1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ub1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ub1:auto_generated.data_a[2]
data_a[3] => altsyncram_1ub1:auto_generated.data_a[3]
data_a[4] => altsyncram_1ub1:auto_generated.data_a[4]
data_a[5] => altsyncram_1ub1:auto_generated.data_a[5]
data_a[6] => altsyncram_1ub1:auto_generated.data_a[6]
data_a[7] => altsyncram_1ub1:auto_generated.data_a[7]
data_a[8] => altsyncram_1ub1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ub1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ub1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ub1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ub1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ub1:auto_generated.address_a[4]
address_a[5] => altsyncram_1ub1:auto_generated.address_a[5]
address_a[6] => altsyncram_1ub1:auto_generated.address_a[6]
address_a[7] => altsyncram_1ub1:auto_generated.address_a[7]
address_a[8] => altsyncram_1ub1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ub1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ub1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ub1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ub1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1ub1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1ub1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1ub1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1ub1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1ub1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1ub1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Main|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_1ub1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|Main|Proxy:inst5
prox[0] <= pr[0].DB_MAX_OUTPUT_PORT_TYPE
prox[1] <= pr[1].DB_MAX_OUTPUT_PORT_TYPE
prox[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
prox[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
prox[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
prox[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
prox[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
prox[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
prox[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[0] => BUSMUX:inst.dataa[0]
addr[1] => BUSMUX:inst.dataa[1]
addr[2] => prox[2].DATAIN
addr[3] => prox[3].DATAIN
addr[4] => prox[4].DATAIN
addr[5] => prox[5].DATAIN
addr[6] => prox[6].DATAIN
addr[7] => prox[7].DATAIN
addr[8] => prox[8].DATAIN
en => BUSMUX:inst.sel
count[0] => BUSMUX:inst.datab[0]
count[1] => BUSMUX:inst.datab[1]


|Main|Proxy:inst5|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Main|Proxy:inst5|BUSMUX:inst|LPM_MUX:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Main|Proxy:inst5|BUSMUX:inst|LPM_MUX:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Main|lpm_counter1:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Main|lpm_counter1:inst4|lpm_counter:lpm_counter_component
clock => cntr_fai:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_fai:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_fai:auto_generated.q[0]
q[1] <= cntr_fai:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_fai:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


