"C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/LFOgen.sv=verilog,work,System Verilog"
"C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv=verilog,work"
