|DE2_115_GOLDEN_TOP
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => CLOCK2_50.IN1
CLOCK3_50 => ~NO_FANOUT~
ENETCLK_25 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
KEY[0] => TD_RESET_N.DATAIN
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => addr_reg.OUTPUTSELECT
KEY[0] => we.OUTPUTSELECT
KEY[0] => data_reg.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => x_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => y_cursor.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => rand.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => state.OUTPUTSELECT
KEY[0] => pattern[1].ENA
KEY[0] => pattern[0].ENA
KEY[0] => pattern[2].ENA
KEY[0] => switches[0].ENA
KEY[0] => switches[1].ENA
KEY[0] => switches[2].ENA
KEY[0] => switches[3].ENA
KEY[0] => switches[4].ENA
KEY[0] => switches[5].ENA
KEY[0] => switches[6].ENA
KEY[0] => switches[7].ENA
KEY[0] => rand_top.ENA
KEY[1] => we.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => state.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => addr_reg.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => x_cursor.OUTPUTSELECT
KEY[1] => data_reg.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => rand.OUTPUTSELECT
KEY[1] => pattern.OUTPUTSELECT
KEY[1] => pattern.OUTPUTSELECT
KEY[1] => pattern.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[1] => y_cursor.OUTPUTSELECT
KEY[2] => ~NO_FANOUT~
KEY[3] => we.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => addr_reg.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => x_cursor.OUTPUTSELECT
KEY[3] => data_reg.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => rand.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => state.OUTPUTSELECT
KEY[3] => pattern.OUTPUTSELECT
KEY[3] => pattern.OUTPUTSELECT
KEY[3] => pattern.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
KEY[3] => y_cursor.OUTPUTSELECT
SW[0] => switches[0].DATAIN
SW[1] => switches[1].DATAIN
SW[2] => switches[2].DATAIN
SW[3] => switches[3].DATAIN
SW[4] => switches[4].DATAIN
SW[5] => switches[5].DATAIN
SW[6] => switches[6].DATAIN
SW[7] => switches[7].DATAIN
SW[8] => rand.DATAA
SW[8] => Equal0.IN7
SW[9] => rand.DATAA
SW[9] => Equal0.IN6
SW[10] => rand.DATAA
SW[10] => Equal0.IN5
SW[11] => rand.DATAA
SW[11] => Equal0.IN4
SW[12] => rand.DATAA
SW[12] => Equal0.IN3
SW[13] => rand.DATAA
SW[13] => Equal0.IN2
SW[14] => rand.DATAA
SW[14] => Equal0.IN1
SW[15] => rand.DATAA
SW[15] => Equal0.IN0
SW[16] => ~NO_FANOUT~
SW[17] => rand_top.DATAIN
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
UART_RTS => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
PS2_CLK <> <UNC>
PS2_DAT <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT2 <> <UNC>
SD_CMD <> <UNC>
SD_DAT[0] <> SD_DAT[0]
SD_DAT[0] <> SD_DAT[0]
SD_DAT[0] <> SD_DAT[0]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[3] <> SD_DAT[3]
SD_DAT[3] <> SD_DAT[3]
SD_DAT[3] <> SD_DAT[3]
SD_WP_N => ~NO_FANOUT~
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACLRCK <> <UNC>
EEP_I2C_SDAT <> <UNC>
I2C_SDAT <> <UNC>
ENET0_INT_N => ~NO_FANOUT~
ENET0_MDIO <> <UNC>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET1_INT_N => ~NO_FANOUT~
ENET1_MDIO <> <UNC>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_INT[0] => ~NO_FANOUT~
OTG_INT[1] => ~NO_FANOUT~
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_FSPEED <> OTG_FSPEED
OTG_FSPEED <> OTG_FSPEED
OTG_LSPEED <> OTG_LSPEED
OTG_LSPEED <> OTG_LSPEED
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_RY => ~NO_FANOUT~
GPIO[0] <> GPIO[0]
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[7] <> GPIO[7]
GPIO[8] <> GPIO[8]
GPIO[8] <> GPIO[8]
GPIO[9] <> GPIO[9]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[16] <> GPIO[16]
GPIO[17] <> GPIO[17]
GPIO[17] <> GPIO[17]
GPIO[18] <> GPIO[18]
GPIO[18] <> GPIO[18]
GPIO[19] <> GPIO[19]
GPIO[19] <> GPIO[19]
GPIO[20] <> GPIO[20]
GPIO[20] <> GPIO[20]
GPIO[21] <> GPIO[21]
GPIO[21] <> GPIO[21]
GPIO[22] <> GPIO[22]
GPIO[22] <> GPIO[22]
GPIO[23] <> GPIO[23]
GPIO[23] <> GPIO[23]
GPIO[24] <> GPIO[24]
GPIO[24] <> GPIO[24]
GPIO[25] <> GPIO[25]
GPIO[25] <> GPIO[25]
GPIO[26] <> GPIO[26]
GPIO[26] <> GPIO[26]
GPIO[27] <> GPIO[27]
GPIO[27] <> GPIO[27]
GPIO[28] <> GPIO[28]
GPIO[28] <> GPIO[28]
GPIO[29] <> GPIO[29]
GPIO[29] <> GPIO[29]
GPIO[30] <> GPIO[30]
GPIO[30] <> GPIO[30]
GPIO[31] <> GPIO[31]
GPIO[31] <> GPIO[31]
GPIO[32] <> GPIO[32]
GPIO[32] <> GPIO[32]
GPIO[33] <> GPIO[33]
GPIO[33] <> GPIO[33]
GPIO[34] <> GPIO[34]
GPIO[34] <> GPIO[34]
GPIO[35] <> GPIO[35]
GPIO[35] <> GPIO[35]
HSMC_CLKIN_P1 => ~NO_FANOUT~
HSMC_CLKIN_P2 => ~NO_FANOUT~
HSMC_CLKIN0 => ~NO_FANOUT~
HSMC_D[0] <> <UNC>
HSMC_D[1] <> <UNC>
HSMC_D[2] <> <UNC>
HSMC_D[3] <> <UNC>
HSMC_RX_D_P[0] => ~NO_FANOUT~
HSMC_RX_D_P[1] => ~NO_FANOUT~
HSMC_RX_D_P[2] => ~NO_FANOUT~
HSMC_RX_D_P[3] => ~NO_FANOUT~
HSMC_RX_D_P[4] => ~NO_FANOUT~
HSMC_RX_D_P[5] => ~NO_FANOUT~
HSMC_RX_D_P[6] => ~NO_FANOUT~
HSMC_RX_D_P[7] => ~NO_FANOUT~
HSMC_RX_D_P[8] => ~NO_FANOUT~
HSMC_RX_D_P[9] => ~NO_FANOUT~
HSMC_RX_D_P[10] => ~NO_FANOUT~
HSMC_RX_D_P[11] => ~NO_FANOUT~
HSMC_RX_D_P[12] => ~NO_FANOUT~
HSMC_RX_D_P[13] => ~NO_FANOUT~
HSMC_RX_D_P[14] => ~NO_FANOUT~
HSMC_RX_D_P[15] => ~NO_FANOUT~
HSMC_RX_D_P[16] => ~NO_FANOUT~
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>


|DE2_115_GOLDEN_TOP|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK


|DE2_115_GOLDEN_TOP|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire6[0].IN1


|DE2_115_GOLDEN_TOP|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => VGA_Audio_PLL_altpll:auto_generated.inclk[0]
inclk[1] => VGA_Audio_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => VGA_Audio_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|DE2_115_GOLDEN_TOP|VGA_Audio_PLL:p1|altpll:altpll_component|VGA_Audio_PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE2_115_GOLDEN_TOP|VGA_Controller:u1
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always1.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Add7.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Add7.IN21
iCursor_X[2] => Add6.IN3
iCursor_X[3] => Add6.IN2
iCursor_X[4] => Add6.IN1
iCursor_X[5] => Add6.IN8
iCursor_X[6] => Add6.IN7
iCursor_X[7] => Add6.IN0
iCursor_X[8] => Add6.IN6
iCursor_X[9] => Add6.IN5
iCursor_Y[0] => Equal3.IN53
iCursor_Y[0] => Add8.IN22
iCursor_Y[0] => Add10.IN22
iCursor_Y[1] => Add9.IN1
iCursor_Y[2] => Add9.IN9
iCursor_Y[3] => Add9.IN8
iCursor_Y[4] => Add9.IN7
iCursor_Y[5] => Add9.IN0
iCursor_Y[6] => Add9.IN6
iCursor_Y[7] => Add9.IN5
iCursor_Y[8] => Add9.IN4
iCursor_Y[9] => Add9.IN3
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[9].CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|DE2_115_GOLDEN_TOP|vga_buffer:display
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_a[15] => address_a[15].IN1
address_a[16] => address_a[16].IN1
address_a[17] => address_a[17].IN1
address_a[18] => address_a[18].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
address_b[15] => address_b[15].IN1
address_b[16] => address_b[16].IN1
address_b[17] => address_b[17].IN1
address_b[18] => address_b[18].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_b[0] => data_b[0].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component
wren_a => altsyncram_f5e2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_f5e2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f5e2:auto_generated.data_a[0]
data_b[0] => altsyncram_f5e2:auto_generated.data_b[0]
address_a[0] => altsyncram_f5e2:auto_generated.address_a[0]
address_a[1] => altsyncram_f5e2:auto_generated.address_a[1]
address_a[2] => altsyncram_f5e2:auto_generated.address_a[2]
address_a[3] => altsyncram_f5e2:auto_generated.address_a[3]
address_a[4] => altsyncram_f5e2:auto_generated.address_a[4]
address_a[5] => altsyncram_f5e2:auto_generated.address_a[5]
address_a[6] => altsyncram_f5e2:auto_generated.address_a[6]
address_a[7] => altsyncram_f5e2:auto_generated.address_a[7]
address_a[8] => altsyncram_f5e2:auto_generated.address_a[8]
address_a[9] => altsyncram_f5e2:auto_generated.address_a[9]
address_a[10] => altsyncram_f5e2:auto_generated.address_a[10]
address_a[11] => altsyncram_f5e2:auto_generated.address_a[11]
address_a[12] => altsyncram_f5e2:auto_generated.address_a[12]
address_a[13] => altsyncram_f5e2:auto_generated.address_a[13]
address_a[14] => altsyncram_f5e2:auto_generated.address_a[14]
address_a[15] => altsyncram_f5e2:auto_generated.address_a[15]
address_a[16] => altsyncram_f5e2:auto_generated.address_a[16]
address_a[17] => altsyncram_f5e2:auto_generated.address_a[17]
address_a[18] => altsyncram_f5e2:auto_generated.address_a[18]
address_b[0] => altsyncram_f5e2:auto_generated.address_b[0]
address_b[1] => altsyncram_f5e2:auto_generated.address_b[1]
address_b[2] => altsyncram_f5e2:auto_generated.address_b[2]
address_b[3] => altsyncram_f5e2:auto_generated.address_b[3]
address_b[4] => altsyncram_f5e2:auto_generated.address_b[4]
address_b[5] => altsyncram_f5e2:auto_generated.address_b[5]
address_b[6] => altsyncram_f5e2:auto_generated.address_b[6]
address_b[7] => altsyncram_f5e2:auto_generated.address_b[7]
address_b[8] => altsyncram_f5e2:auto_generated.address_b[8]
address_b[9] => altsyncram_f5e2:auto_generated.address_b[9]
address_b[10] => altsyncram_f5e2:auto_generated.address_b[10]
address_b[11] => altsyncram_f5e2:auto_generated.address_b[11]
address_b[12] => altsyncram_f5e2:auto_generated.address_b[12]
address_b[13] => altsyncram_f5e2:auto_generated.address_b[13]
address_b[14] => altsyncram_f5e2:auto_generated.address_b[14]
address_b[15] => altsyncram_f5e2:auto_generated.address_b[15]
address_b[16] => altsyncram_f5e2:auto_generated.address_b[16]
address_b[17] => altsyncram_f5e2:auto_generated.address_b[17]
address_b[18] => altsyncram_f5e2:auto_generated.address_b[18]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f5e2:auto_generated.clock0
clock1 => altsyncram_f5e2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_hua:decode2.data[0]
address_a[13] => decode_aaa:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_hua:decode2.data[1]
address_a[14] => decode_aaa:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_hua:decode2.data[2]
address_a[15] => decode_aaa:rden_decode_a.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_hua:decode2.data[3]
address_a[16] => decode_aaa:rden_decode_a.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_hua:decode2.data[4]
address_a[17] => decode_aaa:rden_decode_a.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_hua:decode2.data[5]
address_a[18] => decode_aaa:rden_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_hua:decode3.data[0]
address_b[13] => decode_aaa:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_hua:decode3.data[1]
address_b[14] => decode_aaa:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_hua:decode3.data[2]
address_b[15] => decode_aaa:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_hua:decode3.data[3]
address_b[16] => decode_aaa:rden_decode_b.data[3]
address_b[17] => address_reg_b[4].DATAIN
address_b[17] => decode_hua:decode3.data[4]
address_b[17] => decode_aaa:rden_decode_b.data[4]
address_b[18] => address_reg_b[5].DATAIN
address_b[18] => decode_hua:decode3.data[5]
address_b[18] => decode_aaa:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[5].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[5].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a1.PORTBDATAIN
data_b[0] => ram_block1a2.PORTBDATAIN
data_b[0] => ram_block1a3.PORTBDATAIN
data_b[0] => ram_block1a4.PORTBDATAIN
data_b[0] => ram_block1a5.PORTBDATAIN
data_b[0] => ram_block1a6.PORTBDATAIN
data_b[0] => ram_block1a7.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a9.PORTBDATAIN
data_b[0] => ram_block1a10.PORTBDATAIN
data_b[0] => ram_block1a11.PORTBDATAIN
data_b[0] => ram_block1a12.PORTBDATAIN
data_b[0] => ram_block1a13.PORTBDATAIN
data_b[0] => ram_block1a14.PORTBDATAIN
data_b[0] => ram_block1a15.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a17.PORTBDATAIN
data_b[0] => ram_block1a18.PORTBDATAIN
data_b[0] => ram_block1a19.PORTBDATAIN
data_b[0] => ram_block1a20.PORTBDATAIN
data_b[0] => ram_block1a21.PORTBDATAIN
data_b[0] => ram_block1a22.PORTBDATAIN
data_b[0] => ram_block1a23.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a25.PORTBDATAIN
data_b[0] => ram_block1a26.PORTBDATAIN
data_b[0] => ram_block1a27.PORTBDATAIN
data_b[0] => ram_block1a28.PORTBDATAIN
data_b[0] => ram_block1a29.PORTBDATAIN
data_b[0] => ram_block1a30.PORTBDATAIN
data_b[0] => ram_block1a31.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a33.PORTBDATAIN
data_b[0] => ram_block1a34.PORTBDATAIN
data_b[0] => ram_block1a35.PORTBDATAIN
data_b[0] => ram_block1a36.PORTBDATAIN
data_b[0] => ram_block1a37.PORTBDATAIN
wren_a => decode_hua:decode2.enable
wren_b => decode_hua:decode3.enable


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated|decode_hua:decode2
data[0] => w_anode1008w[1].IN0
data[0] => w_anode1018w[1].IN1
data[0] => w_anode1028w[1].IN0
data[0] => w_anode1038w[1].IN1
data[0] => w_anode1048w[1].IN0
data[0] => w_anode1058w[1].IN1
data[0] => w_anode1080w[1].IN0
data[0] => w_anode1091w[1].IN1
data[0] => w_anode1101w[1].IN0
data[0] => w_anode1111w[1].IN1
data[0] => w_anode1121w[1].IN0
data[0] => w_anode1131w[1].IN1
data[0] => w_anode1141w[1].IN0
data[0] => w_anode1151w[1].IN1
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1184w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1204w[1].IN1
data[0] => w_anode1214w[1].IN0
data[0] => w_anode1224w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1244w[1].IN1
data[0] => w_anode1266w[1].IN0
data[0] => w_anode1277w[1].IN1
data[0] => w_anode1287w[1].IN0
data[0] => w_anode1297w[1].IN1
data[0] => w_anode1307w[1].IN0
data[0] => w_anode1317w[1].IN1
data[0] => w_anode1327w[1].IN0
data[0] => w_anode1337w[1].IN1
data[0] => w_anode1359w[1].IN0
data[0] => w_anode1370w[1].IN1
data[0] => w_anode1380w[1].IN0
data[0] => w_anode1390w[1].IN1
data[0] => w_anode1400w[1].IN0
data[0] => w_anode1410w[1].IN1
data[0] => w_anode1420w[1].IN0
data[0] => w_anode1430w[1].IN1
data[0] => w_anode1452w[1].IN0
data[0] => w_anode1463w[1].IN1
data[0] => w_anode1473w[1].IN0
data[0] => w_anode1483w[1].IN1
data[0] => w_anode1493w[1].IN0
data[0] => w_anode1503w[1].IN1
data[0] => w_anode1513w[1].IN0
data[0] => w_anode1523w[1].IN1
data[0] => w_anode794w[1].IN0
data[0] => w_anode811w[1].IN1
data[0] => w_anode821w[1].IN0
data[0] => w_anode831w[1].IN1
data[0] => w_anode841w[1].IN0
data[0] => w_anode851w[1].IN1
data[0] => w_anode861w[1].IN0
data[0] => w_anode871w[1].IN1
data[0] => w_anode894w[1].IN0
data[0] => w_anode905w[1].IN1
data[0] => w_anode915w[1].IN0
data[0] => w_anode925w[1].IN1
data[0] => w_anode935w[1].IN0
data[0] => w_anode945w[1].IN1
data[0] => w_anode955w[1].IN0
data[0] => w_anode965w[1].IN1
data[0] => w_anode987w[1].IN0
data[0] => w_anode998w[1].IN1
data[1] => w_anode1008w[2].IN1
data[1] => w_anode1018w[2].IN1
data[1] => w_anode1028w[2].IN0
data[1] => w_anode1038w[2].IN0
data[1] => w_anode1048w[2].IN1
data[1] => w_anode1058w[2].IN1
data[1] => w_anode1080w[2].IN0
data[1] => w_anode1091w[2].IN0
data[1] => w_anode1101w[2].IN1
data[1] => w_anode1111w[2].IN1
data[1] => w_anode1121w[2].IN0
data[1] => w_anode1131w[2].IN0
data[1] => w_anode1141w[2].IN1
data[1] => w_anode1151w[2].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1184w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1204w[2].IN1
data[1] => w_anode1214w[2].IN0
data[1] => w_anode1224w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1244w[2].IN1
data[1] => w_anode1266w[2].IN0
data[1] => w_anode1277w[2].IN0
data[1] => w_anode1287w[2].IN1
data[1] => w_anode1297w[2].IN1
data[1] => w_anode1307w[2].IN0
data[1] => w_anode1317w[2].IN0
data[1] => w_anode1327w[2].IN1
data[1] => w_anode1337w[2].IN1
data[1] => w_anode1359w[2].IN0
data[1] => w_anode1370w[2].IN0
data[1] => w_anode1380w[2].IN1
data[1] => w_anode1390w[2].IN1
data[1] => w_anode1400w[2].IN0
data[1] => w_anode1410w[2].IN0
data[1] => w_anode1420w[2].IN1
data[1] => w_anode1430w[2].IN1
data[1] => w_anode1452w[2].IN0
data[1] => w_anode1463w[2].IN0
data[1] => w_anode1473w[2].IN1
data[1] => w_anode1483w[2].IN1
data[1] => w_anode1493w[2].IN0
data[1] => w_anode1503w[2].IN0
data[1] => w_anode1513w[2].IN1
data[1] => w_anode1523w[2].IN1
data[1] => w_anode794w[2].IN0
data[1] => w_anode811w[2].IN0
data[1] => w_anode821w[2].IN1
data[1] => w_anode831w[2].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode851w[2].IN0
data[1] => w_anode861w[2].IN1
data[1] => w_anode871w[2].IN1
data[1] => w_anode894w[2].IN0
data[1] => w_anode905w[2].IN0
data[1] => w_anode915w[2].IN1
data[1] => w_anode925w[2].IN1
data[1] => w_anode935w[2].IN0
data[1] => w_anode945w[2].IN0
data[1] => w_anode955w[2].IN1
data[1] => w_anode965w[2].IN1
data[1] => w_anode987w[2].IN0
data[1] => w_anode998w[2].IN0
data[2] => w_anode1008w[3].IN0
data[2] => w_anode1018w[3].IN0
data[2] => w_anode1028w[3].IN1
data[2] => w_anode1038w[3].IN1
data[2] => w_anode1048w[3].IN1
data[2] => w_anode1058w[3].IN1
data[2] => w_anode1080w[3].IN0
data[2] => w_anode1091w[3].IN0
data[2] => w_anode1101w[3].IN0
data[2] => w_anode1111w[3].IN0
data[2] => w_anode1121w[3].IN1
data[2] => w_anode1131w[3].IN1
data[2] => w_anode1141w[3].IN1
data[2] => w_anode1151w[3].IN1
data[2] => w_anode1173w[3].IN0
data[2] => w_anode1184w[3].IN0
data[2] => w_anode1194w[3].IN0
data[2] => w_anode1204w[3].IN0
data[2] => w_anode1214w[3].IN1
data[2] => w_anode1224w[3].IN1
data[2] => w_anode1234w[3].IN1
data[2] => w_anode1244w[3].IN1
data[2] => w_anode1266w[3].IN0
data[2] => w_anode1277w[3].IN0
data[2] => w_anode1287w[3].IN0
data[2] => w_anode1297w[3].IN0
data[2] => w_anode1307w[3].IN1
data[2] => w_anode1317w[3].IN1
data[2] => w_anode1327w[3].IN1
data[2] => w_anode1337w[3].IN1
data[2] => w_anode1359w[3].IN0
data[2] => w_anode1370w[3].IN0
data[2] => w_anode1380w[3].IN0
data[2] => w_anode1390w[3].IN0
data[2] => w_anode1400w[3].IN1
data[2] => w_anode1410w[3].IN1
data[2] => w_anode1420w[3].IN1
data[2] => w_anode1430w[3].IN1
data[2] => w_anode1452w[3].IN0
data[2] => w_anode1463w[3].IN0
data[2] => w_anode1473w[3].IN0
data[2] => w_anode1483w[3].IN0
data[2] => w_anode1493w[3].IN1
data[2] => w_anode1503w[3].IN1
data[2] => w_anode1513w[3].IN1
data[2] => w_anode1523w[3].IN1
data[2] => w_anode794w[3].IN0
data[2] => w_anode811w[3].IN0
data[2] => w_anode821w[3].IN0
data[2] => w_anode831w[3].IN0
data[2] => w_anode841w[3].IN1
data[2] => w_anode851w[3].IN1
data[2] => w_anode861w[3].IN1
data[2] => w_anode871w[3].IN1
data[2] => w_anode894w[3].IN0
data[2] => w_anode905w[3].IN0
data[2] => w_anode915w[3].IN0
data[2] => w_anode925w[3].IN0
data[2] => w_anode935w[3].IN1
data[2] => w_anode945w[3].IN1
data[2] => w_anode955w[3].IN1
data[2] => w_anode965w[3].IN1
data[2] => w_anode987w[3].IN0
data[2] => w_anode998w[3].IN0
data[3] => w_anode1069w[1].IN1
data[3] => w_anode1162w[1].IN0
data[3] => w_anode1255w[1].IN1
data[3] => w_anode1348w[1].IN0
data[3] => w_anode1441w[1].IN1
data[3] => w_anode777w[1].IN0
data[3] => w_anode883w[1].IN1
data[3] => w_anode976w[1].IN0
data[4] => w_anode1069w[2].IN1
data[4] => w_anode1162w[2].IN0
data[4] => w_anode1255w[2].IN0
data[4] => w_anode1348w[2].IN1
data[4] => w_anode1441w[2].IN1
data[4] => w_anode777w[2].IN0
data[4] => w_anode883w[2].IN0
data[4] => w_anode976w[2].IN1
data[5] => w_anode1069w[3].IN0
data[5] => w_anode1162w[3].IN1
data[5] => w_anode1255w[3].IN1
data[5] => w_anode1348w[3].IN1
data[5] => w_anode1441w[3].IN1
data[5] => w_anode777w[3].IN0
data[5] => w_anode883w[3].IN0
data[5] => w_anode976w[3].IN0
enable => w_anode1069w[1].IN0
enable => w_anode1162w[1].IN0
enable => w_anode1255w[1].IN0
enable => w_anode1348w[1].IN0
enable => w_anode1441w[1].IN0
enable => w_anode777w[1].IN0
enable => w_anode883w[1].IN0
enable => w_anode976w[1].IN0


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated|decode_hua:decode3
data[0] => w_anode1008w[1].IN0
data[0] => w_anode1018w[1].IN1
data[0] => w_anode1028w[1].IN0
data[0] => w_anode1038w[1].IN1
data[0] => w_anode1048w[1].IN0
data[0] => w_anode1058w[1].IN1
data[0] => w_anode1080w[1].IN0
data[0] => w_anode1091w[1].IN1
data[0] => w_anode1101w[1].IN0
data[0] => w_anode1111w[1].IN1
data[0] => w_anode1121w[1].IN0
data[0] => w_anode1131w[1].IN1
data[0] => w_anode1141w[1].IN0
data[0] => w_anode1151w[1].IN1
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1184w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1204w[1].IN1
data[0] => w_anode1214w[1].IN0
data[0] => w_anode1224w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1244w[1].IN1
data[0] => w_anode1266w[1].IN0
data[0] => w_anode1277w[1].IN1
data[0] => w_anode1287w[1].IN0
data[0] => w_anode1297w[1].IN1
data[0] => w_anode1307w[1].IN0
data[0] => w_anode1317w[1].IN1
data[0] => w_anode1327w[1].IN0
data[0] => w_anode1337w[1].IN1
data[0] => w_anode1359w[1].IN0
data[0] => w_anode1370w[1].IN1
data[0] => w_anode1380w[1].IN0
data[0] => w_anode1390w[1].IN1
data[0] => w_anode1400w[1].IN0
data[0] => w_anode1410w[1].IN1
data[0] => w_anode1420w[1].IN0
data[0] => w_anode1430w[1].IN1
data[0] => w_anode1452w[1].IN0
data[0] => w_anode1463w[1].IN1
data[0] => w_anode1473w[1].IN0
data[0] => w_anode1483w[1].IN1
data[0] => w_anode1493w[1].IN0
data[0] => w_anode1503w[1].IN1
data[0] => w_anode1513w[1].IN0
data[0] => w_anode1523w[1].IN1
data[0] => w_anode794w[1].IN0
data[0] => w_anode811w[1].IN1
data[0] => w_anode821w[1].IN0
data[0] => w_anode831w[1].IN1
data[0] => w_anode841w[1].IN0
data[0] => w_anode851w[1].IN1
data[0] => w_anode861w[1].IN0
data[0] => w_anode871w[1].IN1
data[0] => w_anode894w[1].IN0
data[0] => w_anode905w[1].IN1
data[0] => w_anode915w[1].IN0
data[0] => w_anode925w[1].IN1
data[0] => w_anode935w[1].IN0
data[0] => w_anode945w[1].IN1
data[0] => w_anode955w[1].IN0
data[0] => w_anode965w[1].IN1
data[0] => w_anode987w[1].IN0
data[0] => w_anode998w[1].IN1
data[1] => w_anode1008w[2].IN1
data[1] => w_anode1018w[2].IN1
data[1] => w_anode1028w[2].IN0
data[1] => w_anode1038w[2].IN0
data[1] => w_anode1048w[2].IN1
data[1] => w_anode1058w[2].IN1
data[1] => w_anode1080w[2].IN0
data[1] => w_anode1091w[2].IN0
data[1] => w_anode1101w[2].IN1
data[1] => w_anode1111w[2].IN1
data[1] => w_anode1121w[2].IN0
data[1] => w_anode1131w[2].IN0
data[1] => w_anode1141w[2].IN1
data[1] => w_anode1151w[2].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1184w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1204w[2].IN1
data[1] => w_anode1214w[2].IN0
data[1] => w_anode1224w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1244w[2].IN1
data[1] => w_anode1266w[2].IN0
data[1] => w_anode1277w[2].IN0
data[1] => w_anode1287w[2].IN1
data[1] => w_anode1297w[2].IN1
data[1] => w_anode1307w[2].IN0
data[1] => w_anode1317w[2].IN0
data[1] => w_anode1327w[2].IN1
data[1] => w_anode1337w[2].IN1
data[1] => w_anode1359w[2].IN0
data[1] => w_anode1370w[2].IN0
data[1] => w_anode1380w[2].IN1
data[1] => w_anode1390w[2].IN1
data[1] => w_anode1400w[2].IN0
data[1] => w_anode1410w[2].IN0
data[1] => w_anode1420w[2].IN1
data[1] => w_anode1430w[2].IN1
data[1] => w_anode1452w[2].IN0
data[1] => w_anode1463w[2].IN0
data[1] => w_anode1473w[2].IN1
data[1] => w_anode1483w[2].IN1
data[1] => w_anode1493w[2].IN0
data[1] => w_anode1503w[2].IN0
data[1] => w_anode1513w[2].IN1
data[1] => w_anode1523w[2].IN1
data[1] => w_anode794w[2].IN0
data[1] => w_anode811w[2].IN0
data[1] => w_anode821w[2].IN1
data[1] => w_anode831w[2].IN1
data[1] => w_anode841w[2].IN0
data[1] => w_anode851w[2].IN0
data[1] => w_anode861w[2].IN1
data[1] => w_anode871w[2].IN1
data[1] => w_anode894w[2].IN0
data[1] => w_anode905w[2].IN0
data[1] => w_anode915w[2].IN1
data[1] => w_anode925w[2].IN1
data[1] => w_anode935w[2].IN0
data[1] => w_anode945w[2].IN0
data[1] => w_anode955w[2].IN1
data[1] => w_anode965w[2].IN1
data[1] => w_anode987w[2].IN0
data[1] => w_anode998w[2].IN0
data[2] => w_anode1008w[3].IN0
data[2] => w_anode1018w[3].IN0
data[2] => w_anode1028w[3].IN1
data[2] => w_anode1038w[3].IN1
data[2] => w_anode1048w[3].IN1
data[2] => w_anode1058w[3].IN1
data[2] => w_anode1080w[3].IN0
data[2] => w_anode1091w[3].IN0
data[2] => w_anode1101w[3].IN0
data[2] => w_anode1111w[3].IN0
data[2] => w_anode1121w[3].IN1
data[2] => w_anode1131w[3].IN1
data[2] => w_anode1141w[3].IN1
data[2] => w_anode1151w[3].IN1
data[2] => w_anode1173w[3].IN0
data[2] => w_anode1184w[3].IN0
data[2] => w_anode1194w[3].IN0
data[2] => w_anode1204w[3].IN0
data[2] => w_anode1214w[3].IN1
data[2] => w_anode1224w[3].IN1
data[2] => w_anode1234w[3].IN1
data[2] => w_anode1244w[3].IN1
data[2] => w_anode1266w[3].IN0
data[2] => w_anode1277w[3].IN0
data[2] => w_anode1287w[3].IN0
data[2] => w_anode1297w[3].IN0
data[2] => w_anode1307w[3].IN1
data[2] => w_anode1317w[3].IN1
data[2] => w_anode1327w[3].IN1
data[2] => w_anode1337w[3].IN1
data[2] => w_anode1359w[3].IN0
data[2] => w_anode1370w[3].IN0
data[2] => w_anode1380w[3].IN0
data[2] => w_anode1390w[3].IN0
data[2] => w_anode1400w[3].IN1
data[2] => w_anode1410w[3].IN1
data[2] => w_anode1420w[3].IN1
data[2] => w_anode1430w[3].IN1
data[2] => w_anode1452w[3].IN0
data[2] => w_anode1463w[3].IN0
data[2] => w_anode1473w[3].IN0
data[2] => w_anode1483w[3].IN0
data[2] => w_anode1493w[3].IN1
data[2] => w_anode1503w[3].IN1
data[2] => w_anode1513w[3].IN1
data[2] => w_anode1523w[3].IN1
data[2] => w_anode794w[3].IN0
data[2] => w_anode811w[3].IN0
data[2] => w_anode821w[3].IN0
data[2] => w_anode831w[3].IN0
data[2] => w_anode841w[3].IN1
data[2] => w_anode851w[3].IN1
data[2] => w_anode861w[3].IN1
data[2] => w_anode871w[3].IN1
data[2] => w_anode894w[3].IN0
data[2] => w_anode905w[3].IN0
data[2] => w_anode915w[3].IN0
data[2] => w_anode925w[3].IN0
data[2] => w_anode935w[3].IN1
data[2] => w_anode945w[3].IN1
data[2] => w_anode955w[3].IN1
data[2] => w_anode965w[3].IN1
data[2] => w_anode987w[3].IN0
data[2] => w_anode998w[3].IN0
data[3] => w_anode1069w[1].IN1
data[3] => w_anode1162w[1].IN0
data[3] => w_anode1255w[1].IN1
data[3] => w_anode1348w[1].IN0
data[3] => w_anode1441w[1].IN1
data[3] => w_anode777w[1].IN0
data[3] => w_anode883w[1].IN1
data[3] => w_anode976w[1].IN0
data[4] => w_anode1069w[2].IN1
data[4] => w_anode1162w[2].IN0
data[4] => w_anode1255w[2].IN0
data[4] => w_anode1348w[2].IN1
data[4] => w_anode1441w[2].IN1
data[4] => w_anode777w[2].IN0
data[4] => w_anode883w[2].IN0
data[4] => w_anode976w[2].IN1
data[5] => w_anode1069w[3].IN0
data[5] => w_anode1162w[3].IN1
data[5] => w_anode1255w[3].IN1
data[5] => w_anode1348w[3].IN1
data[5] => w_anode1441w[3].IN1
data[5] => w_anode777w[3].IN0
data[5] => w_anode883w[3].IN0
data[5] => w_anode976w[3].IN0
enable => w_anode1069w[1].IN0
enable => w_anode1162w[1].IN0
enable => w_anode1255w[1].IN0
enable => w_anode1348w[1].IN0
enable => w_anode1441w[1].IN0
enable => w_anode777w[1].IN0
enable => w_anode883w[1].IN0
enable => w_anode976w[1].IN0


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated|decode_aaa:rden_decode_a
data[0] => w_anode1555w[1].IN0
data[0] => w_anode1572w[1].IN1
data[0] => w_anode1582w[1].IN0
data[0] => w_anode1592w[1].IN1
data[0] => w_anode1602w[1].IN0
data[0] => w_anode1612w[1].IN1
data[0] => w_anode1622w[1].IN0
data[0] => w_anode1632w[1].IN1
data[0] => w_anode1656w[1].IN0
data[0] => w_anode1667w[1].IN1
data[0] => w_anode1677w[1].IN0
data[0] => w_anode1687w[1].IN1
data[0] => w_anode1697w[1].IN0
data[0] => w_anode1707w[1].IN1
data[0] => w_anode1717w[1].IN0
data[0] => w_anode1727w[1].IN1
data[0] => w_anode1750w[1].IN0
data[0] => w_anode1761w[1].IN1
data[0] => w_anode1771w[1].IN0
data[0] => w_anode1781w[1].IN1
data[0] => w_anode1791w[1].IN0
data[0] => w_anode1801w[1].IN1
data[0] => w_anode1811w[1].IN0
data[0] => w_anode1821w[1].IN1
data[0] => w_anode1844w[1].IN0
data[0] => w_anode1855w[1].IN1
data[0] => w_anode1865w[1].IN0
data[0] => w_anode1875w[1].IN1
data[0] => w_anode1885w[1].IN0
data[0] => w_anode1895w[1].IN1
data[0] => w_anode1905w[1].IN0
data[0] => w_anode1915w[1].IN1
data[0] => w_anode1938w[1].IN0
data[0] => w_anode1949w[1].IN1
data[0] => w_anode1959w[1].IN0
data[0] => w_anode1969w[1].IN1
data[0] => w_anode1979w[1].IN0
data[0] => w_anode1989w[1].IN1
data[0] => w_anode1999w[1].IN0
data[0] => w_anode2009w[1].IN1
data[0] => w_anode2032w[1].IN0
data[0] => w_anode2043w[1].IN1
data[0] => w_anode2053w[1].IN0
data[0] => w_anode2063w[1].IN1
data[0] => w_anode2073w[1].IN0
data[0] => w_anode2083w[1].IN1
data[0] => w_anode2093w[1].IN0
data[0] => w_anode2103w[1].IN1
data[0] => w_anode2126w[1].IN0
data[0] => w_anode2137w[1].IN1
data[0] => w_anode2147w[1].IN0
data[0] => w_anode2157w[1].IN1
data[0] => w_anode2167w[1].IN0
data[0] => w_anode2177w[1].IN1
data[0] => w_anode2187w[1].IN0
data[0] => w_anode2197w[1].IN1
data[0] => w_anode2220w[1].IN0
data[0] => w_anode2231w[1].IN1
data[0] => w_anode2241w[1].IN0
data[0] => w_anode2251w[1].IN1
data[0] => w_anode2261w[1].IN0
data[0] => w_anode2271w[1].IN1
data[0] => w_anode2281w[1].IN0
data[0] => w_anode2291w[1].IN1
data[1] => w_anode1555w[2].IN0
data[1] => w_anode1572w[2].IN0
data[1] => w_anode1582w[2].IN1
data[1] => w_anode1592w[2].IN1
data[1] => w_anode1602w[2].IN0
data[1] => w_anode1612w[2].IN0
data[1] => w_anode1622w[2].IN1
data[1] => w_anode1632w[2].IN1
data[1] => w_anode1656w[2].IN0
data[1] => w_anode1667w[2].IN0
data[1] => w_anode1677w[2].IN1
data[1] => w_anode1687w[2].IN1
data[1] => w_anode1697w[2].IN0
data[1] => w_anode1707w[2].IN0
data[1] => w_anode1717w[2].IN1
data[1] => w_anode1727w[2].IN1
data[1] => w_anode1750w[2].IN0
data[1] => w_anode1761w[2].IN0
data[1] => w_anode1771w[2].IN1
data[1] => w_anode1781w[2].IN1
data[1] => w_anode1791w[2].IN0
data[1] => w_anode1801w[2].IN0
data[1] => w_anode1811w[2].IN1
data[1] => w_anode1821w[2].IN1
data[1] => w_anode1844w[2].IN0
data[1] => w_anode1855w[2].IN0
data[1] => w_anode1865w[2].IN1
data[1] => w_anode1875w[2].IN1
data[1] => w_anode1885w[2].IN0
data[1] => w_anode1895w[2].IN0
data[1] => w_anode1905w[2].IN1
data[1] => w_anode1915w[2].IN1
data[1] => w_anode1938w[2].IN0
data[1] => w_anode1949w[2].IN0
data[1] => w_anode1959w[2].IN1
data[1] => w_anode1969w[2].IN1
data[1] => w_anode1979w[2].IN0
data[1] => w_anode1989w[2].IN0
data[1] => w_anode1999w[2].IN1
data[1] => w_anode2009w[2].IN1
data[1] => w_anode2032w[2].IN0
data[1] => w_anode2043w[2].IN0
data[1] => w_anode2053w[2].IN1
data[1] => w_anode2063w[2].IN1
data[1] => w_anode2073w[2].IN0
data[1] => w_anode2083w[2].IN0
data[1] => w_anode2093w[2].IN1
data[1] => w_anode2103w[2].IN1
data[1] => w_anode2126w[2].IN0
data[1] => w_anode2137w[2].IN0
data[1] => w_anode2147w[2].IN1
data[1] => w_anode2157w[2].IN1
data[1] => w_anode2167w[2].IN0
data[1] => w_anode2177w[2].IN0
data[1] => w_anode2187w[2].IN1
data[1] => w_anode2197w[2].IN1
data[1] => w_anode2220w[2].IN0
data[1] => w_anode2231w[2].IN0
data[1] => w_anode2241w[2].IN1
data[1] => w_anode2251w[2].IN1
data[1] => w_anode2261w[2].IN0
data[1] => w_anode2271w[2].IN0
data[1] => w_anode2281w[2].IN1
data[1] => w_anode2291w[2].IN1
data[2] => w_anode1555w[3].IN0
data[2] => w_anode1572w[3].IN0
data[2] => w_anode1582w[3].IN0
data[2] => w_anode1592w[3].IN0
data[2] => w_anode1602w[3].IN1
data[2] => w_anode1612w[3].IN1
data[2] => w_anode1622w[3].IN1
data[2] => w_anode1632w[3].IN1
data[2] => w_anode1656w[3].IN0
data[2] => w_anode1667w[3].IN0
data[2] => w_anode1677w[3].IN0
data[2] => w_anode1687w[3].IN0
data[2] => w_anode1697w[3].IN1
data[2] => w_anode1707w[3].IN1
data[2] => w_anode1717w[3].IN1
data[2] => w_anode1727w[3].IN1
data[2] => w_anode1750w[3].IN0
data[2] => w_anode1761w[3].IN0
data[2] => w_anode1771w[3].IN0
data[2] => w_anode1781w[3].IN0
data[2] => w_anode1791w[3].IN1
data[2] => w_anode1801w[3].IN1
data[2] => w_anode1811w[3].IN1
data[2] => w_anode1821w[3].IN1
data[2] => w_anode1844w[3].IN0
data[2] => w_anode1855w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN0
data[2] => w_anode1885w[3].IN1
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1915w[3].IN1
data[2] => w_anode1938w[3].IN0
data[2] => w_anode1949w[3].IN0
data[2] => w_anode1959w[3].IN0
data[2] => w_anode1969w[3].IN0
data[2] => w_anode1979w[3].IN1
data[2] => w_anode1989w[3].IN1
data[2] => w_anode1999w[3].IN1
data[2] => w_anode2009w[3].IN1
data[2] => w_anode2032w[3].IN0
data[2] => w_anode2043w[3].IN0
data[2] => w_anode2053w[3].IN0
data[2] => w_anode2063w[3].IN0
data[2] => w_anode2073w[3].IN1
data[2] => w_anode2083w[3].IN1
data[2] => w_anode2093w[3].IN1
data[2] => w_anode2103w[3].IN1
data[2] => w_anode2126w[3].IN0
data[2] => w_anode2137w[3].IN0
data[2] => w_anode2147w[3].IN0
data[2] => w_anode2157w[3].IN0
data[2] => w_anode2167w[3].IN1
data[2] => w_anode2177w[3].IN1
data[2] => w_anode2187w[3].IN1
data[2] => w_anode2197w[3].IN1
data[2] => w_anode2220w[3].IN0
data[2] => w_anode2231w[3].IN0
data[2] => w_anode2241w[3].IN0
data[2] => w_anode2251w[3].IN0
data[2] => w_anode2261w[3].IN1
data[2] => w_anode2271w[3].IN1
data[2] => w_anode2281w[3].IN1
data[2] => w_anode2291w[3].IN1
data[3] => w_anode1537w[1].IN0
data[3] => w_anode1644w[1].IN1
data[3] => w_anode1738w[1].IN0
data[3] => w_anode1832w[1].IN1
data[3] => w_anode1926w[1].IN0
data[3] => w_anode2020w[1].IN1
data[3] => w_anode2114w[1].IN0
data[3] => w_anode2208w[1].IN1
data[4] => w_anode1537w[2].IN0
data[4] => w_anode1644w[2].IN0
data[4] => w_anode1738w[2].IN1
data[4] => w_anode1832w[2].IN1
data[4] => w_anode1926w[2].IN0
data[4] => w_anode2020w[2].IN0
data[4] => w_anode2114w[2].IN1
data[4] => w_anode2208w[2].IN1
data[5] => w_anode1537w[3].IN0
data[5] => w_anode1644w[3].IN0
data[5] => w_anode1738w[3].IN0
data[5] => w_anode1832w[3].IN0
data[5] => w_anode1926w[3].IN1
data[5] => w_anode2020w[3].IN1
data[5] => w_anode2114w[3].IN1
data[5] => w_anode2208w[3].IN1


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated|decode_aaa:rden_decode_b
data[0] => w_anode1555w[1].IN0
data[0] => w_anode1572w[1].IN1
data[0] => w_anode1582w[1].IN0
data[0] => w_anode1592w[1].IN1
data[0] => w_anode1602w[1].IN0
data[0] => w_anode1612w[1].IN1
data[0] => w_anode1622w[1].IN0
data[0] => w_anode1632w[1].IN1
data[0] => w_anode1656w[1].IN0
data[0] => w_anode1667w[1].IN1
data[0] => w_anode1677w[1].IN0
data[0] => w_anode1687w[1].IN1
data[0] => w_anode1697w[1].IN0
data[0] => w_anode1707w[1].IN1
data[0] => w_anode1717w[1].IN0
data[0] => w_anode1727w[1].IN1
data[0] => w_anode1750w[1].IN0
data[0] => w_anode1761w[1].IN1
data[0] => w_anode1771w[1].IN0
data[0] => w_anode1781w[1].IN1
data[0] => w_anode1791w[1].IN0
data[0] => w_anode1801w[1].IN1
data[0] => w_anode1811w[1].IN0
data[0] => w_anode1821w[1].IN1
data[0] => w_anode1844w[1].IN0
data[0] => w_anode1855w[1].IN1
data[0] => w_anode1865w[1].IN0
data[0] => w_anode1875w[1].IN1
data[0] => w_anode1885w[1].IN0
data[0] => w_anode1895w[1].IN1
data[0] => w_anode1905w[1].IN0
data[0] => w_anode1915w[1].IN1
data[0] => w_anode1938w[1].IN0
data[0] => w_anode1949w[1].IN1
data[0] => w_anode1959w[1].IN0
data[0] => w_anode1969w[1].IN1
data[0] => w_anode1979w[1].IN0
data[0] => w_anode1989w[1].IN1
data[0] => w_anode1999w[1].IN0
data[0] => w_anode2009w[1].IN1
data[0] => w_anode2032w[1].IN0
data[0] => w_anode2043w[1].IN1
data[0] => w_anode2053w[1].IN0
data[0] => w_anode2063w[1].IN1
data[0] => w_anode2073w[1].IN0
data[0] => w_anode2083w[1].IN1
data[0] => w_anode2093w[1].IN0
data[0] => w_anode2103w[1].IN1
data[0] => w_anode2126w[1].IN0
data[0] => w_anode2137w[1].IN1
data[0] => w_anode2147w[1].IN0
data[0] => w_anode2157w[1].IN1
data[0] => w_anode2167w[1].IN0
data[0] => w_anode2177w[1].IN1
data[0] => w_anode2187w[1].IN0
data[0] => w_anode2197w[1].IN1
data[0] => w_anode2220w[1].IN0
data[0] => w_anode2231w[1].IN1
data[0] => w_anode2241w[1].IN0
data[0] => w_anode2251w[1].IN1
data[0] => w_anode2261w[1].IN0
data[0] => w_anode2271w[1].IN1
data[0] => w_anode2281w[1].IN0
data[0] => w_anode2291w[1].IN1
data[1] => w_anode1555w[2].IN0
data[1] => w_anode1572w[2].IN0
data[1] => w_anode1582w[2].IN1
data[1] => w_anode1592w[2].IN1
data[1] => w_anode1602w[2].IN0
data[1] => w_anode1612w[2].IN0
data[1] => w_anode1622w[2].IN1
data[1] => w_anode1632w[2].IN1
data[1] => w_anode1656w[2].IN0
data[1] => w_anode1667w[2].IN0
data[1] => w_anode1677w[2].IN1
data[1] => w_anode1687w[2].IN1
data[1] => w_anode1697w[2].IN0
data[1] => w_anode1707w[2].IN0
data[1] => w_anode1717w[2].IN1
data[1] => w_anode1727w[2].IN1
data[1] => w_anode1750w[2].IN0
data[1] => w_anode1761w[2].IN0
data[1] => w_anode1771w[2].IN1
data[1] => w_anode1781w[2].IN1
data[1] => w_anode1791w[2].IN0
data[1] => w_anode1801w[2].IN0
data[1] => w_anode1811w[2].IN1
data[1] => w_anode1821w[2].IN1
data[1] => w_anode1844w[2].IN0
data[1] => w_anode1855w[2].IN0
data[1] => w_anode1865w[2].IN1
data[1] => w_anode1875w[2].IN1
data[1] => w_anode1885w[2].IN0
data[1] => w_anode1895w[2].IN0
data[1] => w_anode1905w[2].IN1
data[1] => w_anode1915w[2].IN1
data[1] => w_anode1938w[2].IN0
data[1] => w_anode1949w[2].IN0
data[1] => w_anode1959w[2].IN1
data[1] => w_anode1969w[2].IN1
data[1] => w_anode1979w[2].IN0
data[1] => w_anode1989w[2].IN0
data[1] => w_anode1999w[2].IN1
data[1] => w_anode2009w[2].IN1
data[1] => w_anode2032w[2].IN0
data[1] => w_anode2043w[2].IN0
data[1] => w_anode2053w[2].IN1
data[1] => w_anode2063w[2].IN1
data[1] => w_anode2073w[2].IN0
data[1] => w_anode2083w[2].IN0
data[1] => w_anode2093w[2].IN1
data[1] => w_anode2103w[2].IN1
data[1] => w_anode2126w[2].IN0
data[1] => w_anode2137w[2].IN0
data[1] => w_anode2147w[2].IN1
data[1] => w_anode2157w[2].IN1
data[1] => w_anode2167w[2].IN0
data[1] => w_anode2177w[2].IN0
data[1] => w_anode2187w[2].IN1
data[1] => w_anode2197w[2].IN1
data[1] => w_anode2220w[2].IN0
data[1] => w_anode2231w[2].IN0
data[1] => w_anode2241w[2].IN1
data[1] => w_anode2251w[2].IN1
data[1] => w_anode2261w[2].IN0
data[1] => w_anode2271w[2].IN0
data[1] => w_anode2281w[2].IN1
data[1] => w_anode2291w[2].IN1
data[2] => w_anode1555w[3].IN0
data[2] => w_anode1572w[3].IN0
data[2] => w_anode1582w[3].IN0
data[2] => w_anode1592w[3].IN0
data[2] => w_anode1602w[3].IN1
data[2] => w_anode1612w[3].IN1
data[2] => w_anode1622w[3].IN1
data[2] => w_anode1632w[3].IN1
data[2] => w_anode1656w[3].IN0
data[2] => w_anode1667w[3].IN0
data[2] => w_anode1677w[3].IN0
data[2] => w_anode1687w[3].IN0
data[2] => w_anode1697w[3].IN1
data[2] => w_anode1707w[3].IN1
data[2] => w_anode1717w[3].IN1
data[2] => w_anode1727w[3].IN1
data[2] => w_anode1750w[3].IN0
data[2] => w_anode1761w[3].IN0
data[2] => w_anode1771w[3].IN0
data[2] => w_anode1781w[3].IN0
data[2] => w_anode1791w[3].IN1
data[2] => w_anode1801w[3].IN1
data[2] => w_anode1811w[3].IN1
data[2] => w_anode1821w[3].IN1
data[2] => w_anode1844w[3].IN0
data[2] => w_anode1855w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN0
data[2] => w_anode1885w[3].IN1
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1915w[3].IN1
data[2] => w_anode1938w[3].IN0
data[2] => w_anode1949w[3].IN0
data[2] => w_anode1959w[3].IN0
data[2] => w_anode1969w[3].IN0
data[2] => w_anode1979w[3].IN1
data[2] => w_anode1989w[3].IN1
data[2] => w_anode1999w[3].IN1
data[2] => w_anode2009w[3].IN1
data[2] => w_anode2032w[3].IN0
data[2] => w_anode2043w[3].IN0
data[2] => w_anode2053w[3].IN0
data[2] => w_anode2063w[3].IN0
data[2] => w_anode2073w[3].IN1
data[2] => w_anode2083w[3].IN1
data[2] => w_anode2093w[3].IN1
data[2] => w_anode2103w[3].IN1
data[2] => w_anode2126w[3].IN0
data[2] => w_anode2137w[3].IN0
data[2] => w_anode2147w[3].IN0
data[2] => w_anode2157w[3].IN0
data[2] => w_anode2167w[3].IN1
data[2] => w_anode2177w[3].IN1
data[2] => w_anode2187w[3].IN1
data[2] => w_anode2197w[3].IN1
data[2] => w_anode2220w[3].IN0
data[2] => w_anode2231w[3].IN0
data[2] => w_anode2241w[3].IN0
data[2] => w_anode2251w[3].IN0
data[2] => w_anode2261w[3].IN1
data[2] => w_anode2271w[3].IN1
data[2] => w_anode2281w[3].IN1
data[2] => w_anode2291w[3].IN1
data[3] => w_anode1537w[1].IN0
data[3] => w_anode1644w[1].IN1
data[3] => w_anode1738w[1].IN0
data[3] => w_anode1832w[1].IN1
data[3] => w_anode1926w[1].IN0
data[3] => w_anode2020w[1].IN1
data[3] => w_anode2114w[1].IN0
data[3] => w_anode2208w[1].IN1
data[4] => w_anode1537w[2].IN0
data[4] => w_anode1644w[2].IN0
data[4] => w_anode1738w[2].IN1
data[4] => w_anode1832w[2].IN1
data[4] => w_anode1926w[2].IN0
data[4] => w_anode2020w[2].IN0
data[4] => w_anode2114w[2].IN1
data[4] => w_anode2208w[2].IN1
data[5] => w_anode1537w[3].IN0
data[5] => w_anode1644w[3].IN0
data[5] => w_anode1738w[3].IN0
data[5] => w_anode1832w[3].IN0
data[5] => w_anode1926w[3].IN1
data[5] => w_anode2020w[3].IN1
data[5] => w_anode2114w[3].IN1
data[5] => w_anode2208w[3].IN1


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated|mux_qob:mux4
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|DE2_115_GOLDEN_TOP|vga_buffer:display|altsyncram:altsyncram_component|altsyncram_f5e2:auto_generated|mux_qob:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


