Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd.
    Found 4-bit adder for signal <$n0026> created at line 143.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <f14835_div2>.
    Found 1-bit register for signal <f1485_div2>.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <phase>.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus<7>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<6>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<5>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<4>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  4-bit register                   : 1
  1-bit register                   : 13
# Adders/Subtractors               : 1
  4-bit adder                      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <tri_level_sync_generator> ...
=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  4-bit adder                      : 1

Design Statistics
# Edif Instances                   : 91
# I/Os                             : 27

=========================================================================
CPU : 1.48 / 1.54 s | Elapsed : 2.00 / 2.00 s
 
--> 
