<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>
time_elapsed: 0.004s
ram usage: 9580 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e basicreg <a href="../../../../third_party/tests/ivtest/ivltests/multireg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/multireg.v</a>
proc %basicreg.always.235.0 (i1$ %clk, i1$ %d) -&gt; (i3$ %q) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %4 = const i32 0
    %5 = const i3 0
    %6 = sig i3 %5
    %7 = shr i3$ %q, i3$ %6, i32 %4
    %8 = exts i1$, i3$ %7, 0, 1
    %d1 = prb i1$ %d
    %9 = const time 0s 1d
    drv i1$ %8, %d1, %9
    %10 = const i32 1
    %11 = const i3 0
    %12 = sig i3 %11
    %13 = shr i3$ %q, i3$ %12, i32 %10
    %14 = exts i1$, i3$ %13, 0, 1
    %d2 = prb i1$ %d
    %15 = const time 0s 1d
    drv i1$ %14, %d2, %15
    %16 = const i32 2
    %17 = const i3 0
    %18 = sig i3 %17
    %19 = shr i3$ %q, i3$ %18, i32 %16
    %20 = exts i1$, i3$ %19, 0, 1
    %d3 = prb i1$ %d
    %21 = const time 0s 1d
    drv i1$ %20, %d3, %21
    br %0
}

entity @basicreg (i1$ %clk, i1$ %d) -&gt; (i3$ %q) {
    %0 = const i3 0
    %q1 = sig i3 %0
    inst %basicreg.always.235.0 (i1$ %clk, i1$ %d) -&gt; (i3$ %q1)
    %1 = const i3 0
    %2 = const time 0s
    drv i3$ %q, %1, %2
}

</pre>
</body>