Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 10 21:54:04 2022
| Host         : Alex-G3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tic_tac_toe_control_sets_placed.rpt
| Design       : tic_tac_toe
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |              43 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | keyboard_input/keyboard_clock                  |                                         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                                | led_score_p2[3]_i_1_n_0                 |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | keyboard_input/received_bits_count             |                                         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | player_1_score[3]_i_1_n_0                      |                                         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | player_2_score[3]_i_1_n_0                      |                                         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                                                | keyboard_input/counter[7]_i_1__0_n_0    |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | keyboard_input/last_key_code_0                 | keyboard_input/last_key_code[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | keyboard_input/o_key_code[7]_i_2_n_0           | keyboard_input/o_key_code[7]_i_1_n_0    |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | selected_square_pos[9]_i_1_n_0                 |                                         |                5 |              9 |         1.80 |
|  CLK_IBUF_BUFG | display/pix_stb                                | display/h_count                         |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | display/v_count[9]_i_1_n_0                     |                                         |                5 |             10 |         2.00 |
|  CLK_IBUF_BUFG | keyboard_input/reading_bits_from_keyboard5_out |                                         |                2 |             11 |         5.50 |
|  CLK_IBUF_BUFG | keyboard_input/keyboard_clock                  | keyboard_input/reading_state_timeout    |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG |                                                |                                         |               20 |             42 |         2.10 |
+----------------+------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


