<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_scbuf_rptr3.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbuf_rptr3.v</a>
time_elapsed: 0.004s
ram usage: 9580 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e sctag_scbuf_rptr3 <a href="../../../../third_party/tests/utd-sv/sctag_scbuf_rptr3.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbuf_rptr3.v</a>
entity @sctag_scbuf_rptr3 (i1$ %sctag_scbuf_fbrd_en_c3, i3$ %sctag_scbuf_fbrd_wl_c3, i16$ %sctag_scbuf_fbwr_wen_r2, i3$ %sctag_scbuf_fbwr_wl_r2, i1$ %sctag_scbuf_fbd_stdatasel_c3, i78$ %sctag_scbuf_stdecc_c3, i3$ %sctag_scbuf_ev_dword_r0, i1$ %sctag_scbuf_evict_en_r0, i4$ %sctag_scbuf_wbwr_wen_c6, i3$ %sctag_scbuf_wbwr_wl_c6, i1$ %sctag_scbuf_wbrd_en_r0, i3$ %sctag_scbuf_wbrd_wl_r0, i16$ %sctag_scbuf_rdma_wren_s2, i2$ %sctag_scbuf_rdma_wrwl_s2, i1$ %sctag_scbuf_rdma_rden_r0, i2$ %sctag_scbuf_rdma_rdwl_r0, i1$ %sctag_scbuf_ctag_en_c7, i15$ %sctag_scbuf_ctag_c7, i1$ %sctag_scbuf_req_en_c7, i4$ %sctag_scbuf_word_c7, i1$ %sctag_scbuf_word_vld_c7, i1$ %scbuf_sctag_ev_uerr_r5, i1$ %scbuf_sctag_ev_cerr_r5, i1$ %scbuf_sctag_rdma_uerr_c10, i1$ %scbuf_sctag_rdma_cerr_c10) -&gt; (i1$ %sctag_scbuf_fbrd_en_c3_buf, i3$ %sctag_scbuf_fbrd_wl_c3_buf, i16$ %sctag_scbuf_fbwr_wen_r2_buf, i3$ %sctag_scbuf_fbwr_wl_r2_buf, i1$ %sctag_scbuf_fbd_stdatasel_c3_buf, i78$ %sctag_scbuf_stdecc_c3_buf, i3$ %sctag_scbuf_ev_dword_r0_buf, i1$ %sctag_scbuf_evict_en_r0_buf, i4$ %sctag_scbuf_wbwr_wen_c6_buf, i3$ %sctag_scbuf_wbwr_wl_c6_buf, i1$ %sctag_scbuf_wbrd_en_r0_buf, i3$ %sctag_scbuf_wbrd_wl_r0_buf, i16$ %sctag_scbuf_rdma_wren_s2_buf, i2$ %sctag_scbuf_rdma_wrwl_s2_buf, i1$ %sctag_scbuf_rdma_rden_r0_buf, i2$ %sctag_scbuf_rdma_rdwl_r0_buf, i1$ %sctag_scbuf_ctag_en_c7_buf, i15$ %sctag_scbuf_ctag_c7_buf, i1$ %sctag_scbuf_req_en_c7_buf, i4$ %sctag_scbuf_word_c7_buf, i1$ %sctag_scbuf_word_vld_c7_buf, i1$ %scbuf_sctag_ev_uerr_r5_buf, i1$ %scbuf_sctag_ev_cerr_r5_buf, i1$ %scbuf_sctag_rdma_uerr_c10_buf, i1$ %scbuf_sctag_rdma_cerr_c10_buf) {
    %0 = const i1 0
    %sctag_scbuf_fbrd_en_c3_buf1 = sig i1 %0
    %1 = const i3 0
    %sctag_scbuf_fbrd_wl_c3_buf1 = sig i3 %1
    %2 = const i16 0
    %sctag_scbuf_fbwr_wen_r2_buf1 = sig i16 %2
    %3 = const i3 0
    %sctag_scbuf_fbwr_wl_r2_buf1 = sig i3 %3
    %4 = const i1 0
    %sctag_scbuf_fbd_stdatasel_c3_buf1 = sig i1 %4
    %5 = const i78 0
    %sctag_scbuf_stdecc_c3_buf1 = sig i78 %5
    %6 = const i3 0
    %sctag_scbuf_ev_dword_r0_buf1 = sig i3 %6
    %7 = const i1 0
    %sctag_scbuf_evict_en_r0_buf1 = sig i1 %7
    %8 = const i4 0
    %sctag_scbuf_wbwr_wen_c6_buf1 = sig i4 %8
    %9 = const i3 0
    %sctag_scbuf_wbwr_wl_c6_buf1 = sig i3 %9
    %10 = const i1 0
    %sctag_scbuf_wbrd_en_r0_buf1 = sig i1 %10
    %11 = const i3 0
    %sctag_scbuf_wbrd_wl_r0_buf1 = sig i3 %11
    %12 = const i16 0
    %sctag_scbuf_rdma_wren_s2_buf1 = sig i16 %12
    %13 = const i2 0
    %sctag_scbuf_rdma_wrwl_s2_buf1 = sig i2 %13
    %14 = const i1 0
    %sctag_scbuf_rdma_rden_r0_buf1 = sig i1 %14
    %15 = const i2 0
    %sctag_scbuf_rdma_rdwl_r0_buf1 = sig i2 %15
    %16 = const i1 0
    %sctag_scbuf_ctag_en_c7_buf1 = sig i1 %16
    %17 = const i15 0
    %sctag_scbuf_ctag_c7_buf1 = sig i15 %17
    %18 = const i1 0
    %sctag_scbuf_req_en_c7_buf1 = sig i1 %18
    %19 = const i4 0
    %sctag_scbuf_word_c7_buf1 = sig i4 %19
    %20 = const i1 0
    %sctag_scbuf_word_vld_c7_buf1 = sig i1 %20
    %21 = const i1 0
    %scbuf_sctag_ev_uerr_r5_buf1 = sig i1 %21
    %22 = const i1 0
    %scbuf_sctag_ev_cerr_r5_buf1 = sig i1 %22
    %23 = const i1 0
    %scbuf_sctag_rdma_uerr_c10_buf1 = sig i1 %23
    %24 = const i1 0
    %scbuf_sctag_rdma_cerr_c10_buf1 = sig i1 %24
    %sctag_scbuf_fbrd_en_c31 = prb i1$ %sctag_scbuf_fbrd_en_c3
    %25 = const time 0s 1e
    drv i1$ %sctag_scbuf_fbrd_en_c3_buf1, %sctag_scbuf_fbrd_en_c31, %25
    %sctag_scbuf_fbrd_wl_c31 = prb i3$ %sctag_scbuf_fbrd_wl_c3
    %26 = const time 0s 1e
    drv i3$ %sctag_scbuf_fbrd_wl_c3_buf1, %sctag_scbuf_fbrd_wl_c31, %26
    %sctag_scbuf_fbwr_wen_r21 = prb i16$ %sctag_scbuf_fbwr_wen_r2
    %27 = const time 0s 1e
    drv i16$ %sctag_scbuf_fbwr_wen_r2_buf1, %sctag_scbuf_fbwr_wen_r21, %27
    %sctag_scbuf_fbwr_wl_r21 = prb i3$ %sctag_scbuf_fbwr_wl_r2
    %28 = const time 0s 1e
    drv i3$ %sctag_scbuf_fbwr_wl_r2_buf1, %sctag_scbuf_fbwr_wl_r21, %28
    %sctag_scbuf_fbd_stdatasel_c31 = prb i1$ %sctag_scbuf_fbd_stdatasel_c3
    %29 = const time 0s 1e
    drv i1$ %sctag_scbuf_fbd_stdatasel_c3_buf1, %sctag_scbuf_fbd_stdatasel_c31, %29
    %sctag_scbuf_stdecc_c31 = prb i78$ %sctag_scbuf_stdecc_c3
    %30 = const time 0s 1e
    drv i78$ %sctag_scbuf_stdecc_c3_buf1, %sctag_scbuf_stdecc_c31, %30
    %sctag_scbuf_ev_dword_r01 = prb i3$ %sctag_scbuf_ev_dword_r0
    %31 = const time 0s 1e
    drv i3$ %sctag_scbuf_ev_dword_r0_buf1, %sctag_scbuf_ev_dword_r01, %31
    %sctag_scbuf_evict_en_r01 = prb i1$ %sctag_scbuf_evict_en_r0
    %32 = const time 0s 1e
    drv i1$ %sctag_scbuf_evict_en_r0_buf1, %sctag_scbuf_evict_en_r01, %32
    %sctag_scbuf_wbwr_wen_c61 = prb i4$ %sctag_scbuf_wbwr_wen_c6
    %33 = const time 0s 1e
    drv i4$ %sctag_scbuf_wbwr_wen_c6_buf1, %sctag_scbuf_wbwr_wen_c61, %33
    %sctag_scbuf_wbwr_wl_c61 = prb i3$ %sctag_scbuf_wbwr_wl_c6
    %34 = const time 0s 1e
    drv i3$ %sctag_scbuf_wbwr_wl_c6_buf1, %sctag_scbuf_wbwr_wl_c61, %34
    %sctag_scbuf_wbrd_en_r01 = prb i1$ %sctag_scbuf_wbrd_en_r0
    %35 = const time 0s 1e
    drv i1$ %sctag_scbuf_wbrd_en_r0_buf1, %sctag_scbuf_wbrd_en_r01, %35
    %sctag_scbuf_wbrd_wl_r01 = prb i3$ %sctag_scbuf_wbrd_wl_r0
    %36 = const time 0s 1e
    drv i3$ %sctag_scbuf_wbrd_wl_r0_buf1, %sctag_scbuf_wbrd_wl_r01, %36
    %sctag_scbuf_rdma_wren_s21 = prb i16$ %sctag_scbuf_rdma_wren_s2
    %37 = const time 0s 1e
    drv i16$ %sctag_scbuf_rdma_wren_s2_buf1, %sctag_scbuf_rdma_wren_s21, %37
    %sctag_scbuf_rdma_wrwl_s21 = prb i2$ %sctag_scbuf_rdma_wrwl_s2
    %38 = const time 0s 1e
    drv i2$ %sctag_scbuf_rdma_wrwl_s2_buf1, %sctag_scbuf_rdma_wrwl_s21, %38
    %sctag_scbuf_rdma_rden_r01 = prb i1$ %sctag_scbuf_rdma_rden_r0
    %39 = const time 0s 1e
    drv i1$ %sctag_scbuf_rdma_rden_r0_buf1, %sctag_scbuf_rdma_rden_r01, %39
    %sctag_scbuf_rdma_rdwl_r01 = prb i2$ %sctag_scbuf_rdma_rdwl_r0
    %40 = const time 0s 1e
    drv i2$ %sctag_scbuf_rdma_rdwl_r0_buf1, %sctag_scbuf_rdma_rdwl_r01, %40
    %sctag_scbuf_ctag_en_c71 = prb i1$ %sctag_scbuf_ctag_en_c7
    %41 = const time 0s 1e
    drv i1$ %sctag_scbuf_ctag_en_c7_buf1, %sctag_scbuf_ctag_en_c71, %41
    %sctag_scbuf_ctag_c71 = prb i15$ %sctag_scbuf_ctag_c7
    %42 = const time 0s 1e
    drv i15$ %sctag_scbuf_ctag_c7_buf1, %sctag_scbuf_ctag_c71, %42
    %sctag_scbuf_req_en_c71 = prb i1$ %sctag_scbuf_req_en_c7
    %43 = const time 0s 1e
    drv i1$ %sctag_scbuf_req_en_c7_buf1, %sctag_scbuf_req_en_c71, %43
    %sctag_scbuf_word_c71 = prb i4$ %sctag_scbuf_word_c7
    %44 = const time 0s 1e
    drv i4$ %sctag_scbuf_word_c7_buf1, %sctag_scbuf_word_c71, %44
    %sctag_scbuf_word_vld_c71 = prb i1$ %sctag_scbuf_word_vld_c7
    %45 = const time 0s 1e
    drv i1$ %sctag_scbuf_word_vld_c7_buf1, %sctag_scbuf_word_vld_c71, %45
    %scbuf_sctag_ev_uerr_r51 = prb i1$ %scbuf_sctag_ev_uerr_r5
    %46 = const time 0s 1e
    drv i1$ %scbuf_sctag_ev_uerr_r5_buf1, %scbuf_sctag_ev_uerr_r51, %46
    %scbuf_sctag_ev_cerr_r51 = prb i1$ %scbuf_sctag_ev_cerr_r5
    %47 = const time 0s 1e
    drv i1$ %scbuf_sctag_ev_cerr_r5_buf1, %scbuf_sctag_ev_cerr_r51, %47
    %scbuf_sctag_rdma_uerr_c101 = prb i1$ %scbuf_sctag_rdma_uerr_c10
    %48 = const time 0s 1e
    drv i1$ %scbuf_sctag_rdma_uerr_c10_buf1, %scbuf_sctag_rdma_uerr_c101, %48
    %scbuf_sctag_rdma_cerr_c101 = prb i1$ %scbuf_sctag_rdma_cerr_c10
    %49 = const time 0s 1e
    drv i1$ %scbuf_sctag_rdma_cerr_c10_buf1, %scbuf_sctag_rdma_cerr_c101, %49
    %50 = const i1 0
    %51 = const time 0s
    drv i1$ %sctag_scbuf_fbrd_en_c3_buf, %50, %51
    %52 = const i3 0
    %53 = const time 0s
    drv i3$ %sctag_scbuf_fbrd_wl_c3_buf, %52, %53
    %54 = const i16 0
    %55 = const time 0s
    drv i16$ %sctag_scbuf_fbwr_wen_r2_buf, %54, %55
    %56 = const i3 0
    %57 = const time 0s
    drv i3$ %sctag_scbuf_fbwr_wl_r2_buf, %56, %57
    %58 = const i1 0
    %59 = const time 0s
    drv i1$ %sctag_scbuf_fbd_stdatasel_c3_buf, %58, %59
    %60 = const i78 0
    %61 = const time 0s
    drv i78$ %sctag_scbuf_stdecc_c3_buf, %60, %61
    %62 = const i3 0
    %63 = const time 0s
    drv i3$ %sctag_scbuf_ev_dword_r0_buf, %62, %63
    %64 = const i1 0
    %65 = const time 0s
    drv i1$ %sctag_scbuf_evict_en_r0_buf, %64, %65
    %66 = const i4 0
    %67 = const time 0s
    drv i4$ %sctag_scbuf_wbwr_wen_c6_buf, %66, %67
    %68 = const i3 0
    %69 = const time 0s
    drv i3$ %sctag_scbuf_wbwr_wl_c6_buf, %68, %69
    %70 = const i1 0
    %71 = const time 0s
    drv i1$ %sctag_scbuf_wbrd_en_r0_buf, %70, %71
    %72 = const i3 0
    %73 = const time 0s
    drv i3$ %sctag_scbuf_wbrd_wl_r0_buf, %72, %73
    %74 = const i16 0
    %75 = const time 0s
    drv i16$ %sctag_scbuf_rdma_wren_s2_buf, %74, %75
    %76 = const i2 0
    %77 = const time 0s
    drv i2$ %sctag_scbuf_rdma_wrwl_s2_buf, %76, %77
    %78 = const i1 0
    %79 = const time 0s
    drv i1$ %sctag_scbuf_rdma_rden_r0_buf, %78, %79
    %80 = const i2 0
    %81 = const time 0s
    drv i2$ %sctag_scbuf_rdma_rdwl_r0_buf, %80, %81
    %82 = const i1 0
    %83 = const time 0s
    drv i1$ %sctag_scbuf_ctag_en_c7_buf, %82, %83
    %84 = const i15 0
    %85 = const time 0s
    drv i15$ %sctag_scbuf_ctag_c7_buf, %84, %85
    %86 = const i1 0
    %87 = const time 0s
    drv i1$ %sctag_scbuf_req_en_c7_buf, %86, %87
    %88 = const i4 0
    %89 = const time 0s
    drv i4$ %sctag_scbuf_word_c7_buf, %88, %89
    %90 = const i1 0
    %91 = const time 0s
    drv i1$ %sctag_scbuf_word_vld_c7_buf, %90, %91
    %92 = const i1 0
    %93 = const time 0s
    drv i1$ %scbuf_sctag_ev_uerr_r5_buf, %92, %93
    %94 = const i1 0
    %95 = const time 0s
    drv i1$ %scbuf_sctag_ev_cerr_r5_buf, %94, %95
    %96 = const i1 0
    %97 = const time 0s
    drv i1$ %scbuf_sctag_rdma_uerr_c10_buf, %96, %97
    %98 = const i1 0
    %99 = const time 0s
    drv i1$ %scbuf_sctag_rdma_cerr_c10_buf, %98, %99
}

</pre>
</body>