{"Source Block": ["oh/eproto_rx/hdl/eproto_rx.v@103:147@HdlStmProcess", "   reg [31:0]     srcaddr_2;\n\n   // Here we handle any alignment of the frame within an 8-cycle group,\n   // though in theory frames should only start on rising edges??\n\n   always @( posedge rxlclk_p ) begin\n\n      frame_prev  <= rxframe_p[0] ;  // Capture last bit for next group\n      rxdata_in   <= rxdata_p;\n      \n      if( ~frame_prev & rxframe_p[7] ) begin   // All 8 bytes are a new frame\n         rxalign_in  <= 3'd7;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[7] & rxframe_p[6] ) begin\n         rxalign_in  <= 3'd6;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[6] & rxframe_p[5] ) begin\n         rxalign_in  <= 3'd5;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[5] & rxframe_p[4] ) begin\n         rxalign_in  <= 3'd4;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[4] & rxframe_p[3] ) begin\n         rxalign_in  <= 3'd3;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[3] & rxframe_p[2] ) begin\n         rxalign_in  <= 3'd2;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[2] & rxframe_p[1] ) begin\n         rxalign_in  <= 3'd1;\n         rxactive_in <= 1'b1;\n      end else if( ~rxframe_p[1] & rxframe_p[0] ) begin\n         rxalign_in  <= 3'd0;\n         rxactive_in <= 1'b1;\n      end else begin\n         rxalign_in  <= 3'd0;   // No edge\n         rxactive_in <= 3'd0;\n      end\n      \n   end // always @ ( posedge rxlclk_p )\n\n   // 1st cycle\n   always @( posedge rxlclk_p ) begin\n\n      rxactive_0 <= rxactive_in;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "         rxalign_in  <= 3'd0;   // No edge\n"], [139, "         rxactive_in <= 3'd0;\n"]], "Add": [[139, "         rxactive_in <= 3'd0;  // No edge\n"]]}}