Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b17b7ed92fcf45d29351cfb2c9aec8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot I2C_txtLCD_top_behav xil_defaultlib.I2C_txtLCD_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wr' [C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:1078]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_dectector_n
Compiling module xil_defaultlib.clock_div_100
Compiling module xil_defaultlib.button_Controller
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_LCD_send_byte
Compiling module xil_defaultlib.I2C_txtLCD_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_txtLCD_top_behav
