# do alu_inc_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_inc
# -- Compiling architecture rtl of alu_inc
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND_3_gate
# -- Compiling architecture rtl of NAND_3_gate
# -- Compiling entity NAND_gate
# -- Compiling architecture rtl of NAND_gate
# -- Compiling entity AND_gate
# -- Compiling architecture rtl of AND_gate
# -- Compiling entity AND_3_gate
# -- Compiling architecture rtl of AND_3_gate
# -- Compiling entity OR_5_gate
# -- Compiling architecture rtl of OR_5_gate
# -- Compiling entity OR_4_gate
# -- Compiling architecture rtl of OR_4_gate
# -- Compiling entity OR_3_gate
# -- Compiling architecture rtl of OR_3_gate
# -- Compiling entity OR_gate
# -- Compiling architecture rtl of OR_gate
# -- Compiling entity XOR_gate
# -- Compiling architecture rtl of XOR_gate
# 
vsim -voptargs=+acc work.alu_inc
# vsim -voptargs=+acc work.alu_inc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_inc(rtl)
# Loading work.and_gate(rtl)
# Loading work.xor_gate(rtl)
# Loading work.nand_gate(rtl)
do /home/sebsikora/altera/projects/pdp-8/alu_inc/simulation/modelsim/alu_inc_test_wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
run
run
run
run
run
run
run
restart
run
restart
restart
run
run
run
restart
run
run
run
restart
run
run
run
restart
run
restart
wave modify -driver freeze -pattern repeater -initialvalue 011111111111 -period 500ns -sequence { 011111111111 111111111111  } -repeat forever -range 11 0 -starttime 0ns -endtime 1000ns Edit:/alu_inc/input
run
run
run
run
run
run
run
wave modify -driver freeze -pattern constant -value 0 -starttime 750ns -endtime 1000ns Edit:/alu_inc/alu_inc
run
run
run
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/alu_inc/simulation/modelsim/alu_inc_test_wave_2.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/alu_inc/simulation/modelsim/alu_inc_test_wave_2.do -append
