
---------- Begin Simulation Statistics ----------
final_tick                               270775935711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24111                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805628                       # Number of bytes of host memory used
host_op_rate                                    40264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   414.75                       # Real time elapsed on the host
host_tick_rate                               20869471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008656                       # Number of seconds simulated
sim_ticks                                  8655657250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       146505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        301493                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1226236                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60320                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1256344                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       940408                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1226236                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       285828                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1326720                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           34882                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12405                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6144654                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4085738                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60389                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373260                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2193769                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16974282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.983819                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.347833                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13490240     79.47%     79.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       947527      5.58%     85.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       118837      0.70%     85.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190752      1.12%     86.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480810      2.83%     89.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254377      1.50%     91.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68387      0.40%     91.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50092      0.30%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373260      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16974282                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.731129                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.731129                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13443946                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19627773                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1010567                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1891916                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60586                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        877186                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3018186                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10974                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287018                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   607                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1326720                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1490777                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15686842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12389788                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1849                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076639                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1534862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       975290                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.715705                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17284202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.201366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.615147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13751646     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312381      1.81%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           186622      1.08%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216070      1.25%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           328205      1.90%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277576      1.61%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431000      2.49%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101506      0.59%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1679196      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17284202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16018582                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9301077                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67337                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088163                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.047295                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3334509                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287009                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7438567                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3070584                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       323802                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18891481                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3047500                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110900                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18130040                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        699278                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60586                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        828252                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21011                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38313                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       419473                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65280                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23654111                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17902856                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589574                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13945852                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.034172                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17928429                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15402222                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7195465                       # number of integer regfile writes
system.switch_cpus.ipc                       0.577658                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.577658                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35566      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7998496     43.85%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           28      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898688      4.93%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536751      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41318      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394929      7.65%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20123      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498857      8.22%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436093      7.87%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1076548      5.90%     87.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227660      1.25%     88.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2011762     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64033      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18240946                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746630                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19312230                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9413440                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10134392                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              317384                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017400                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109323     34.45%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          51985     16.38%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71238     22.45%     73.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19243      6.06%     79.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4129      1.30%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20577      6.48%     87.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4495      1.42%     88.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36343     11.45%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           51      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8776134                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34804899                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8489416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10949020                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18891481                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18240946                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2191721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        33657                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3291313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17284202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.055354                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.909145                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11683692     67.60%     67.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1416415      8.19%     75.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1060309      6.13%     81.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       889427      5.15%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       756153      4.37%     91.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       532372      3.08%     94.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453867      2.63%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       309778      1.79%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182189      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17284202                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.053702                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1491043                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   301                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        41308                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        15794                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3070584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       323802                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5600054                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17311294                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10677091                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1515358                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1366035                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         380985                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        128259                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46957983                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19341303                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22288655                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2357872                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         650856                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60586                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2822617                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3161558                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16832857                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17017994                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4562555                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34494419                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38097432                       # The number of ROB writes
system.switch_cpus.timesIdled                     340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368481                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5478                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             144046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15247                       # Transaction distribution
system.membus.trans_dist::CleanEvict           131258                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        144047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       456480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       456480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 456480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10894976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10894976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10894976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154988                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  154988    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              154988                       # Request fanout histogram
system.membus.reqLayer2.occupancy           394095500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          827889500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8655657250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172552                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          286014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12343                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172098                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13728192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13768128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          147908                       # Total snoops (count)
system.tol2bus.snoopTraffic                    975808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           332804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016460                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127237                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 327326     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5478      1.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             332804                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          214470000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276655500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            679999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           49                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        29859                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29908                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           49                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        29859                       # number of overall hits
system.l2.overall_hits::total                   29908                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       154579                       # number of demand (read+write) misses
system.l2.demand_misses::total                 154988                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       154579                       # number of overall misses
system.l2.overall_misses::total                154988                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     36568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12654221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12690789000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     36568000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12654221000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12690789000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184438                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184438                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.891832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.838108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.891832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.838108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90514.851485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81862.484555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81882.397347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90514.851485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81862.484555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81882.397347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15247                       # number of writebacks
system.l2.writebacks::total                     15247                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       154579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            154983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       154579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           154983                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     32528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11108441000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11140969000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     32528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11108441000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11140969000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.891832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.838108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838217                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.891832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.838108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838217                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80514.851485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71862.549247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71885.103527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80514.851485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71862.549247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71885.103527                       # average overall mshr miss latency
system.l2.replacements                         147908                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30063                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30063                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1402                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    884395500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     884395500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.886404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80840.539305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80833.150535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    774995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    774995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.886404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70840.539305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70840.539305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     36568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.891832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90514.851485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90068.965517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     32528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.891832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80514.851485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80514.851485                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       143639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          143641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11769825500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11769825500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.834645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81940.319133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81939.178229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       143639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       143639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10333445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10333445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.834645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71940.388752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71940.388752                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7881.809678                       # Cycle average of tags in use
system.l2.tags.total_refs                      349052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    147908                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.359926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.481598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.133163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.251975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    16.132905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7815.810037                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.954078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962135                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    893062                       # Number of tag accesses
system.l2.tags.data_accesses                   893062                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9893056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9919232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       975808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          975808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       154579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              154988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2987179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1142958381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1145982531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2987179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3001967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112736442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112736442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112736442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2987179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1142958381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1258718972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    154358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000843488250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              318558                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      154983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    154983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1850384750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  773810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752172250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11956.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30706.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12642                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                154983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.728225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.111916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.116063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14954     40.79%     40.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7653     20.88%     61.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3715     10.13%     71.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2403      6.56%     78.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1467      4.00%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1145      3.12%     85.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1046      2.85%     88.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          733      2.00%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3543      9.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.593651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.086740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    539.431740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           891     94.29%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           38      4.02%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            7      0.74%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.42%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.498817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              894     94.60%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.74%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34      3.60%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.85%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9904768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  974528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9918912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               975808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1144.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1145.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8655536500                       # Total gap between requests
system.mem_ctrls.avgGap                      50846.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9878912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       974528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2987179.280926355626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1141324305.557501077652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112588561.660063415766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       154579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15887750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4736284500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 197349652250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39326.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30639.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12943507.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116631900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61987530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           514801140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34963560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     682865040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3751484640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        164361600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5327095410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.446668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    394696000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    288860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7972091000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            145156200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             77133375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           590199540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           44521380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     682865040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3765836670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        152513280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5458225485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.596306                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    359598250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    288860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8007188750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8655647000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1490178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1490185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1490178                       # number of overall hits
system.cpu.icache.overall_hits::total         1490185                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          599                       # number of overall misses
system.cpu.icache.overall_misses::total           601                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1490777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1490786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1490777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1490786                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000403                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77472.454090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77214.642263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77472.454090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77214.642263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          787                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   262.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     37774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     37774000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37774000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83386.313466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83386.313466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83386.313466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83386.313466                       # average overall mshr miss latency
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1490178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1490185                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           601                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1490777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1490786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77472.454090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77214.642263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     37774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83386.313466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83386.313466                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              403970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2390.355030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2982027                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2982027                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2478474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2478477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2478474                       # number of overall hits
system.cpu.dcache.overall_hits::total         2478477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       752787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         752790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       752787                       # number of overall misses
system.cpu.dcache.overall_misses::total        752790                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46838120420                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46838120420                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46838120420                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46838120420                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3231261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3231267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3231261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3231267                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62219.619122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62219.371166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62219.619122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62219.371166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       811892                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.593140                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30063                       # number of writebacks
system.cpu.dcache.writebacks::total             30063                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       568347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       568347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       568347                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       568347                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184440                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13261587422                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13261587422                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13261587422                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13261587422                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71901.905346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71901.905346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71901.905346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71901.905346                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2232334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2232337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       740403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        740405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45906333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45906333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2972737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2972742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62001.819280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62001.651799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       568303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       568303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12343670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12343670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71723.823359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71723.823359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246140                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246140                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    931787420                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    931787420                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75241.232235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75235.157045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    917917422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    917917422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74385.528525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74385.528525                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775935711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2583578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.085892                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6646974                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6646974                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270801998826000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25831                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816272                       # Number of bytes of host memory used
host_op_rate                                    43267                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1548.54                       # Real time elapsed on the host
host_tick_rate                               16830756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026063                       # Number of seconds simulated
sim_ticks                                 26063115000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       464139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        928448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3782007                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196299                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3881808                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2883347                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3782007                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       898660                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4125415                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120486                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46407                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18600976                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12726229                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       196319                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4184951                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7396777                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50994856                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.986382                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.358646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40613387     79.64%     79.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2717747      5.33%     84.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       435724      0.85%     85.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       632236      1.24%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1304128      2.56%     89.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       699225      1.37%     90.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       229943      0.45%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       177515      0.35%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4184951      8.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50994856                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.737541                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.737541                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39976147                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60162791                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3291184                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6075186                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         199688                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2493189                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9272782                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35181                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1181473                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1868                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4125415                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4784205                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46884323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37826493                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          399376                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079143                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4951111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3003833                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.725671                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52035394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.226527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.632600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41202102     79.18%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           870895      1.67%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           598751      1.15%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           679443      1.31%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           971424      1.87%     85.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964681      1.85%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1331895      2.56%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           313986      0.60%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5102217      9.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52035394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46281792                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27191603                       # number of floating regfile writes
system.switch_cpus.idleCycles                   90836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       219485                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3326386                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.061624                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10615737                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1181415                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22002723                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9456119                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          177                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1314481                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57750863                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9434322                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       363429                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55338443                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         235423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1888380                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         199688                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2263428                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        72445                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       133980                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          670                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          199                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1408178                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       323451                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          670                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       152152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70582492                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54543303                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594499                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41961192                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.046370                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54656467                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48771650                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22742606                       # number of integer regfile writes
system.switch_cpus.ipc                       0.575526                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.575526                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142498      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24932614     44.76%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          217      0.00%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           355      0.00%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2828723      5.08%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4383689      7.87%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127946      0.23%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085259      7.33%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52380      0.09%     65.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233753      7.60%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8486      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148415      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3515396      6.31%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       846807      1.52%     88.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6043045     10.85%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351116      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55701873                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28750946                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56907945                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27692321                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30007935                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1017284                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018263                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          313503     30.82%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164757     16.20%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             10      0.00%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1917      0.19%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227202     22.33%     69.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        62821      6.18%     75.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11849      1.16%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          78685      7.73%     84.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23908      2.35%     86.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128583     12.64%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4049      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27825713                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107667137                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26850982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35194005                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57750333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55701873                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7450440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       118659                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10387955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52035394                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.070461                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.931184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35086240     67.43%     67.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4280731      8.23%     75.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3143596      6.04%     81.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2652793      5.10%     86.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2292941      4.41%     91.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1649608      3.17%     94.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1374155      2.64%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       931803      1.79%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       623527      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52035394                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.068596                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4784232                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    53                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       157990                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        65461                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9456119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1314481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17611849                       # number of misc regfile reads
system.switch_cpus.numCycles                 52126230                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32127612                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4241113                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4318272                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1253347                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        390029                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143236304                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59215627                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68176954                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7373690                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1709751                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         199688                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8015473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10559209                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48676078                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54000415                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          659                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           79                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13074039                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           79                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104470953                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116436562                       # The number of ROB writes
system.switch_cpus.timesIdled                    1738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18713                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1144912                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18713                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             435653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43778                       # Transaction distribution
system.membus.trans_dist::CleanEvict           420360                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28658                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        435652                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1392759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1392759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1392759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32517696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32517696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32517696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            464310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  464310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              464310                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1199202000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2483216750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26063115000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       135901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2864                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          902417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33940                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535565                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1708518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1717454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       377600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42344256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42721856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          468812                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2801792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1041354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.132849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1022639     98.20%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18715      1.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1041354                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          667443000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854259000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4558491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1670                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       106562                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108232                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1670                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       106562                       # number of overall hits
system.l2.overall_hits::total                  108232                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1366                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       462944                       # number of demand (read+write) misses
system.l2.demand_misses::total                 464310                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1366                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       462944                       # number of overall misses
system.l2.overall_misses::total                464310                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    115445500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38171329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38286775000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    115445500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38171329500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38286775000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572542                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572542                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.449934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.812887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.810962                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.449934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.812887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.810962                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84513.543192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82453.449013                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82459.509810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84513.543192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82453.449013                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82459.509810                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43778                       # number of writebacks
system.l2.writebacks::total                     43778                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       462944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            464310                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       462944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           464310                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    101785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33541879500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33643665000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    101785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33541879500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33643665000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.449934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.812887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.810962                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.449934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.812887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.810962                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74513.543192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72453.427412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72459.488273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74513.543192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72453.427412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72459.488273                       # average overall mshr miss latency
system.l2.replacements                         468812                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        92123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92123                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2864                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2864                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2864                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2864                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        14040                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14040                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5283                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28658                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2331109500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2331109500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.844348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.844348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81342.365134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81342.365134                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2044529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2044529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.844348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71342.365134                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71342.365134                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1670                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1670                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    115445500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115445500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.449934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.449934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84513.543192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84513.543192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    101785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.449934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.449934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74513.543192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74513.543192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       101279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       434286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          434286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35840220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35840220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.810893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.810893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82526.768074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82526.768074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       434286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       434286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31497350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31497350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.810893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.810893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72526.745048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72526.745048                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1146224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    477004                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.402965                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      74.531325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    26.629759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8090.838916                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2758632                       # Number of tag accesses
system.l2.tags.data_accesses                  2758632                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26063115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        87424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29628416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29715840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        87424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2801792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2801792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       462944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43778                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43778                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3354319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1136794892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1140149211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3354319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3354319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107500274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107500274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107500274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3354319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1136794892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1247649485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    462151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000844805000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2718                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2718                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              949696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41115                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    793                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1885                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5803774500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2317585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14494718250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12521.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31271.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   354912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  269463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  149718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       116386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.938292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.714895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.650474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48592     41.75%     41.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24961     21.45%     63.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12103     10.40%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7925      6.81%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4855      4.17%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3675      3.16%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2905      2.50%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1919      1.65%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9451      8.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       116386                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.899926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.643731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    573.397746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2520     92.72%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          132      4.86%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           32      1.18%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           12      0.44%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            7      0.26%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            8      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2718                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.094620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.451383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2577     94.81%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.99%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100      3.68%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.37%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2718                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29665088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2800704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29715840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2801792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1138.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1140.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26063096000                       # Total gap between requests
system.mem_ctrls.avgGap                      51296.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        87424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29577664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2800704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3354318.929260757752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1134847618.943476200104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107458529.036149352789                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       462944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43778                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     45542000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14449176250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 644237050250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33339.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31211.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14716000.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            370537440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            196937730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1552021800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          102343320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2057200080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11317961040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        477321600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16074323010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.746042                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1141535750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    870220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24051359250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            460451460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            244747140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1757489580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          126089100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2057200080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11283974220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        505942080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16435893660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.618929                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1208066000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    870220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23984829000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34718762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6270825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6270832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6270825                       # number of overall hits
system.cpu.icache.overall_hits::total         6270832                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4157                       # number of overall misses
system.cpu.icache.overall_misses::total          4159                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    211467999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    211467999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    211467999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    211467999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6274982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6274991                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6274982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6274991                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000663                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000663                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50870.338946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50845.876172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50870.338946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50845.876172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1403                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   107.923077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3033                       # number of writebacks
system.cpu.icache.writebacks::total              3033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          668                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          668                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          668                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          668                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3489                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    175413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    175413000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    175413000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000556                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000556                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000556                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000556                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50276.010318                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50276.010318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50276.010318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50276.010318                       # average overall mshr miss latency
system.cpu.icache.replacements                   3033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6270825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6270832                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4159                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    211467999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    211467999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6274982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6274991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50870.338946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50845.876172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    175413000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175413000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50276.010318                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50276.010318                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6274323                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3491                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1797.285305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12553473                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12553473                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10317382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10317385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10333526                       # number of overall hits
system.cpu.dcache.overall_hits::total        10333529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3001230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3001233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3001487                       # number of overall misses
system.cpu.dcache.overall_misses::total       3001490                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 189369750941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 189369750941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 189369750941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 189369750941                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13318612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13318618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13335013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13335019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225341                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225083                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225083                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63097.380388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63097.317316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63091.977723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63091.914663                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3402752                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             99023                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.363249                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       122186                       # number of writebacks
system.cpu.dcache.writebacks::total            122186                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2247446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2247446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2247446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2247446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       753944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753944                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53464328944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53464328944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  53471166444                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53471166444                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056539                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70927.916942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70927.916942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70921.933783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70921.933783                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752922                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9114293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9114296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2954726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2954728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 185957782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185957782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12069019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12069024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.244819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.244819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62935.711129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62935.668529                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2247218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2247218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  50107831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50107831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70822.988574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70822.988574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3411968941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3411968941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73369.364807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73367.787141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          228                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          228                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3356497944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3356497944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72532.153687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72532.153687                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16144                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16144                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          257                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          257                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16401                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16401                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015670                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015670                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      6837500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6837500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009756                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009756                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 42734.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42734.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270801998826000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.131163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11087475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.705927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.131161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27423984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27423984                       # Number of data accesses

---------- End Simulation Statistics   ----------
