whats my critical path? Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 cpu/id_stage/inst_reg/out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_int  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu/imem/mem_reg_2_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_int  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             cpu_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (cpu_clk_int rise@11.765ns - cpu_clk_int rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 2.513ns (22.626%)  route 8.594ns (77.374%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 14.152 - 11.765 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.757    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.306    -1.549 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           2.200     0.651    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.752 r  clk_gen/cpu_clk_buf/O
                         net (fo=1533, routed)        1.746     2.498    cpu/id_stage/inst_reg/cpu_clk
    SLICE_X24Y11         FDSE                                         r  cpu/id_stage/inst_reg/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDSE (Prop_fdse_C_Q)         0.456     2.954 r  cpu/id_stage/inst_reg/out_reg[4]/Q
                         net (fo=32, routed)          1.166     4.119    cpu/ex_stage/control/last_inst_reg[31]_0[4]
    SLICE_X22Y6          LUT6 (Prop_lut6_I1_O)        0.124     4.243 r  cpu/ex_stage/control/b_in[31]_i_15/O
                         net (fo=1, routed)           0.000     4.243    cpu/ex_stage/control/b_in[31]_i_15_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.776 r  cpu/ex_stage/control/b_in_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.776    cpu/ex_stage/control/b_in_reg[31]_i_8_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  cpu/ex_stage/control/b_in_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.893    cpu/ex_stage/control/b_in_reg[31]_i_4_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.122 r  cpu/ex_stage/control/b_in_reg[31]_i_3/CO[2]
                         net (fo=2, routed)           0.470     5.592    cpu/id_stage/inst_reg/b_in_reg[18][0]
    SLICE_X23Y7          LUT5 (Prop_lut5_I4_O)        0.310     5.902 r  cpu/id_stage/inst_reg/b_in[31]_i_2/O
                         net (fo=123, routed)         0.788     6.691    cpu/id_stage/inst_reg/out_reg[3]_0
    SLICE_X24Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.815 r  cpu/id_stage/inst_reg/out[31]_i_81/O
                         net (fo=3, routed)           1.106     7.921    cpu/id_stage/inst_reg/out[31]_i_81_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.045 f  cpu/id_stage/inst_reg/out[31]_i_31/O
                         net (fo=1, routed)           0.977     9.021    cpu/id_stage/inst_reg/out[31]_i_31_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.145 f  cpu/id_stage/inst_reg/out[31]_i_8/O
                         net (fo=2, routed)           0.982    10.128    cpu/id_stage/inst_reg/stall49_out
    SLICE_X16Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.252 r  cpu/id_stage/inst_reg/out[31]_i_2__6/O
                         net (fo=325, routed)         0.672    10.923    cpu/id_stage/inst_reg/out[31]_i_5__0
    SLICE_X16Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.047 f  cpu/id_stage/inst_reg/mem_reg_0_0_i_68/O
                         net (fo=31, routed)          0.810    11.857    cpu/id_stage/target_reg/prev_pc_reg[30]
    SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.981 r  cpu/id_stage/target_reg/mem_reg_0_0_i_24/O
                         net (fo=20, routed)          1.623    13.604    cpu/imem/mem_reg_3_3_1[6]
    RAMB36_X0Y7          RAMB36E1                                     r  cpu/imem/mem_reg_2_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_int rise edge)
                                                     11.765    11.765 r  
    H16                                               0.000    11.765 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    11.765    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.145 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.181    14.326    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.890    10.436 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           2.007    12.443    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.534 r  clk_gen/cpu_clk_buf/O
                         net (fo=1533, routed)        1.618    14.152    cpu/imem/cpu_clk
    RAMB36_X0Y7          RAMB36E1                                     r  cpu/imem/mem_reg_2_3/CLKBWRCLK
                         clock pessimism              0.097    14.249    
                         clock uncertainty           -0.130    14.119    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    13.553    cpu/imem/mem_reg_2_3
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                 -0.052    
