{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542880991759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542880991768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 11:03:11 2018 " "Processing started: Thu Nov 22 11:03:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542880991768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542880991768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalFilter -c DigitalFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalFilter -c DigitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542880991768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542880992450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542880992450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter-rtl " "Found design unit 1: DigitalFilter-rtl" {  } { { "DigitalFilter.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/DigitalFilter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004621 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "DigitalFilter.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/DigitalFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004621 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "C:/Users/Martin/OneDrive/Dokument/Projekt15/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p-rtl " "Found design unit 1: s2p-rtl" {  } { { "s2p.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/s2p.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004637 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Found entity 1: s2p" {  } { { "s2p.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/s2p.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtl " "Found design unit 1: i2c-rtl" {  } { { "i2c.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/i2c.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004637 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/i2c.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "test.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/test.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004637 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wm8731.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WM8731-rtl " "Found design unit 1: WM8731-rtl" {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004652 ""} { "Info" "ISGN_ENTITY_NAME" "1 WM8731 " "Found entity 1: WM8731" {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542881004652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542881004684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "Main.bdf" "inst" { Schematic "C:/Users/Martin/OneDrive/Dokument/Projekt15/Main.bdf" { { 128 224 400 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i2c clock_divider.vhd(37) " "VHDL Process Statement warning at clock_divider.vhd(37): signal \"clk_i2c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/clock_divider.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|clock_divider:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i2c1 clock_divider.vhd(57) " "VHDL Process Statement warning at clock_divider.vhd(57): signal \"clk_i2c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/clock_divider.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|clock_divider:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_i2c2 clock_divider.vhd(77) " "VHDL Process Statement warning at clock_divider.vhd(77): signal \"clk_i2c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/clock_divider.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|clock_divider:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WM8731 WM8731:inst5 " "Elaborating entity \"WM8731\" for hierarchy \"WM8731:inst5\"" {  } { { "Main.bdf" "inst5" { Schematic "C:/Users/Martin/OneDrive/Dokument/Projekt15/Main.bdf" { { 128 560 744 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_parL WM8731.vhd(12) " "VHDL Signal Declaration warning at WM8731.vhd(12): used implicit default value for signal \"o_parL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|WM8731:inst5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_parR WM8731.vhd(13) " "VHDL Signal Declaration warning at WM8731.vhd(13): used implicit default value for signal \"o_parR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|WM8731:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inL WM8731.vhd(24) " "Verilog HDL or VHDL warning at WM8731.vhd(24): object \"inL\" assigned a value but never read" {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|WM8731:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inR WM8731.vhd(25) " "Verilog HDL or VHDL warning at WM8731.vhd(25): object \"inR\" assigned a value but never read" {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|WM8731:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "utL WM8731.vhd(26) " "Verilog HDL or VHDL warning at WM8731.vhd(26): object \"utL\" assigned a value but never read" {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|WM8731:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "utR WM8731.vhd(27) " "Verilog HDL or VHDL warning at WM8731.vhd(27): object \"utR\" assigned a value but never read" {  } { { "WM8731.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/WM8731.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 "|Main|WM8731:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:inst4 " "Elaborating entity \"i2c\" for hierarchy \"i2c:inst4\"" {  } { { "Main.bdf" "inst4" { Schematic "C:/Users/Martin/OneDrive/Dokument/Projekt15/Main.bdf" { { 352 584 720 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542881004715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter i2c.vhd(62) " "VHDL Process Statement warning at i2c.vhd(62): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/i2c.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542881004730 "|Main|i2c:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter DigitalFilter:inst2 " "Elaborating entity \"DigitalFilter\" for hierarchy \"DigitalFilter:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "C:/Users/Martin/OneDrive/Dokument/Projekt15/Main.bdf" { { 256 1104 1296 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542881004730 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inputarray DigitalFilter.vhd(24) " "VHDL Signal Declaration warning at DigitalFilter.vhd(24): used implicit default value for signal \"inputarray\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalFilter.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/DigitalFilter.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542881004730 "|Main|DigitalFilter:inst2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "coeffarray\[2..7\] DigitalFilter.vhd(23) " "Using initial value X (don't care) for net \"coeffarray\[2..7\]\" at DigitalFilter.vhd(23)" {  } { { "DigitalFilter.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/DigitalFilter.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881004730 "|Main|DigitalFilter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p s2p:inst3 " "Elaborating entity \"s2p\" for hierarchy \"s2p:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "C:/Users/Martin/OneDrive/Dokument/Projekt15/Main.bdf" { { 432 856 1080 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542881004730 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c:inst4\|sda i2c:inst4\|Mux28 " "Converted the fanout from the open-drain buffer \"i2c:inst4\|sda\" to the node \"i2c:inst4\|Mux28\" into a wire" {  } { { "i2c.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/i2c.vhd" 7 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1542881005355 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1542881005355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542881005574 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c:inst4\|scl_out High " "Register i2c:inst4\|scl_out will power up to High" {  } { { "i2c.vhd" "" { Text "C:/Users/Martin/OneDrive/Dokument/Projekt15/i2c.vhd" 62 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1542881005763 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1542881005763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542881006400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542881006400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542881006525 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542881006525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542881006525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542881006525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542881006588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 11:03:26 2018 " "Processing ended: Thu Nov 22 11:03:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542881006588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542881006588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542881006588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542881006588 ""}
