// Seed: 1549668177
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wor  id_2,
    input wand id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  assign id_1 = (1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always id_1 = id_1;
  wor id_3;
  assign module_0.type_8 = 0;
  assign id_3 = 1;
endmodule
