****************************************
Report : Switching Activity
	-average_activity
	-hierarchy
Design : top
Version: M-2016.12-SP2
Date   : Fri Mar  8 13:45:19 2024
****************************************

 Switching Activities per period is with respect to time period 40.000000 ns
 Simulation time for toggle count is 40 ns
------------------------------------------------------------------------------------------------------------------------
Object                            Toggle Count       Toggle Rate      Glitch Count   Glitch Rate      # Nets
                                  Per Net            Per Period       Per Net        Per Period       Included
                                                     Per Net                         Per Net          
------------------------------------------------------------------------------------------------------------------------
top                               0.08               0.0019           0              0                37036
u_penalty                         0.03               0.00067          0              0                789
u_gd_ctrls                        0.63               0.016            0              0                364
u_macros_ctrls                    0.15               0.0037           0              0                143
u_macros                          0.00               9.1e-05          0              0                5796
u_fd                              0.08               0.0021           0              0                10212
u_fd/clk_gate_fout_reg_s1_reg     5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_0   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_1   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_2   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_3   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_4   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_5   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_6   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_7   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_8   5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_9   5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_10    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_11    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_12    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_13    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_14    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_15    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_16    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_17    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_18    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_19    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_20    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_21    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_22    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_23    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_24    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_25    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_26    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_27    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_28    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_29    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_30    5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg       5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_0     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_1     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_2     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_3     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_4     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_5     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_6     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_7     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_8     5.25               0.13             0              0                4
u_fd/clk_gate_rs_buffer_reg_9     5.25               0.13             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg   10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_10 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_11 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_12 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_13 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_14 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_15 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_16 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_17 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_18 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_19 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_20 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_21 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_22 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_23 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_24 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_25 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_26 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_27 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_28 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_29 10.50             0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_30 10.50             0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg     10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_0 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_1 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_2 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_3 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_4 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_5 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_6 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_7 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_8 10.50              0.26             0              0                4
u_fd/clk_gate_is_din_reg_s0_reg_9 10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_0   10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_1   10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_2   10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_3   10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_4   10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_5   10.50              0.26             0              0                4
u_fd/clk_gate_wout_reg_s0_reg_6   10.50              0.26             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_10  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_11  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_12  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_13  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_14  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_15  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_16  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_17  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_18  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_19  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_20  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_21  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_22  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_23  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_24  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_25  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_26  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_27  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_28  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_29  5.25               0.13             0              0                4
u_fd/clk_gate_fout_reg_s1_reg_30  5.25               0.13             0              0                4
u_fd/u_input_sram                 0.01               0.00024          0              0                2160
u_gd                              0.08               0.0021           0              0                21437
u_gd/clk_gate_OO_buffer_reg_2__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__14 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__14 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__14 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6__9  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__14 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__9  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2__9  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__0  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__1  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__2  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__3  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__4  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__5  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__6  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__7  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__8  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__9  10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__10 10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__11 10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__12 10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__13 10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0__14 10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_0_    10.50              0.26             0              0                4
u_gd/clk_gate_OO_buffer_reg_1_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_2_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_6_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7_    5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_4__14 5.25               0.13             0              0                4
u_gd/u_output_sram                0.38               0.0095           0              0                3248
u_gd/clk_gate_OO_buffer_reg_7__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__9  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__14 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_5__9  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_3__9  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__10 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__11 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__12 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__13 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_7__14 5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__0  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__1  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__2  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__3  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__4  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__5  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__6  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__7  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__8  5.25               0.13             0              0                4
u_gd/clk_gate_OO_buffer_reg_1__9  5.25               0.13             0              0                4
u_gd/u_int32_int8                 0.05               0.0013           0              0                640
------------------------------------------------------------------------------------------------------------------------
1
