// Seed: 763309252
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2
);
  tri id_4;
  assign id_4 = 1 - id_1;
  wire id_5, id_6, id_7, id_8 = id_6;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output logic id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input logic id_7,
    output logic id_8,
    input supply0 id_9,
    input wire id_10,
    input wor id_11,
    output wire id_12,
    output tri id_13,
    output supply1 id_14,
    input wand id_15,
    output uwire id_16,
    input supply1 id_17,
    output wand id_18,
    input tri1 id_19,
    input uwire id_20,
    input wire id_21,
    output uwire id_22
);
  logic id_24;
  initial id_8 <= 1 | 1;
  assign id_24 = 1;
  wire id_25;
  module_0(
      id_20, id_9, id_15
  ); id_26(
      id_7, 1'b0, id_24, id_8
  );
  assign id_3 = id_15 ? id_7 : 1;
endmodule
