
---------- Begin Simulation Statistics ----------
final_tick                                 5161315500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872524                       # Number of bytes of host memory used
host_op_rate                                    82952                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   143.39                       # Real time elapsed on the host
host_tick_rate                               35994970                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005161                       # Number of seconds simulated
sim_ticks                                  5161315500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.645864                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  871706                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               874804                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33427                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1363076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2225                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2900                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              675                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1794474                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  160391                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          194                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3071652                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2967037                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32658                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                705964                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          541197                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9642619                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.235200                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.301505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6208754     64.39%     64.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1164456     12.08%     76.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       597125      6.19%     82.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       418481      4.34%     87.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       265078      2.75%     89.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       136392      1.41%     91.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       118150      1.23%     92.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        28219      0.29%     92.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       705964      7.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9642619                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.032263                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.032263                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                952922                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   777                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               856498                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12603027                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6454552                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2112096                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32868                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2969                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                176218                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1794474                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1465874                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2795700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 24076                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10766413                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   67274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.173839                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6899155                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1034322                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042991                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9728656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.309683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.628612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7290905     74.94%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   293762      3.02%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   259270      2.67%     80.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   253016      2.60%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   217630      2.24%     85.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   204991      2.11%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   141357      1.45%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   115315      1.19%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   952410      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9728656                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1133936                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     17021683                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     18877022                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        67485                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     112346110                       # number of prefetches that crossed the page
system.cpu.idleCycles                          593977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38097                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1709515                       # Number of branches executed
system.cpu.iew.exec_nop                         18840                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.187785                       # Inst execution rate
system.cpu.iew.exec_refs                      3968347                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1867954                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   59072                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2104349                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2001                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12009                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1881073                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12451869                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2100393                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56027                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12261073                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    620                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                104382                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32868                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                105294                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28930                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        23945                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       103433                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        24952                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19625                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18472                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11826590                       # num instructions consuming a value
system.cpu.iew.wb_count                      12213925                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.590383                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6982223                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.183218                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12220570                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13928608                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7064356                       # number of integer regfile writes
system.cpu.ipc                               0.968745                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.968745                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5381      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6876757     55.83%     55.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57710      0.47%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179656      1.46%     57.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53045      0.43%     58.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206874      1.68%     59.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171013      1.39%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395794      3.21%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61101      0.50%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             255849      2.08%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10095      0.08%     67.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13267      0.11%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12256      0.10%     67.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  723      0.01%     67.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28564      0.23%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2116784     17.19%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1872207     15.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12317105                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      379924                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030845                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11422      3.01%      3.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      9      0.00%      3.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   449      0.12%      3.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.15%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                48924     12.88%     16.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             63962     16.84%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2332      0.61%     33.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                46366     12.20%     45.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    548      0.14%     45.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    501      0.13%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23638      6.22%     52.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                181191     47.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10551658                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30621638                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10244917                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10837229                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12431028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12317105                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2001                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          538541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1490                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             44                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       514077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9728656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.266064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.921333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5547509     57.02%     57.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1290453     13.26%     70.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              761422      7.83%     78.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              756481      7.78%     85.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              504618      5.19%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              364359      3.75%     94.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              241283      2.48%     97.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153848      1.58%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              108683      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9728656                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.193213                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2139990                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4122637                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1969008                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2134439                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48707                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            95891                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2104349                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1881073                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12558199                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                         10322633                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  200499                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 123017                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6532779                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 194812                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 35944                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25261267                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12547655                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13404012                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2203733                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 190296                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32868                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                563686                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   782359                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14191416                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         195091                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18504                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    790328                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2001                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2627868                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21386806                       # The number of ROB reads
system.cpu.rob.rob_writes                    24989678                       # The number of ROB writes
system.cpu.timesIdled                          128482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2516974                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1883557                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       631998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1265084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1710                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5240                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1710                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6963                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8698000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36793750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            627262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       623001                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5637                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        623065                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          187                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          187                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1869131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1898170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     79748224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1147200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80895424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           633086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 633069    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             633086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1397289063                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14885917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         934597500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            18.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               187413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       434434                       # number of demand (read+write) hits
system.l2.demand_hits::total                   625949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              187413                       # number of overall hits
system.l2.overall_hits::.cpu.data                4102                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       434434                       # number of overall hits
system.l2.overall_hits::total                  625949                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5732                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6950                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1218                       # number of overall misses
system.l2.overall_misses::.cpu.data              5732                       # number of overall misses
system.l2.overall_misses::total                  6950                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    463311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        559478000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96167000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    463311000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       559478000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           188631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       434434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               632899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          188631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       434434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              632899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78954.844007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80828.855548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80500.431655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78954.844007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80828.855548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80500.431655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    405991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    489978000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    405991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    489978000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68954.844007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70828.855548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70500.431655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68954.844007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70828.855548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70500.431655                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       622984                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           622984                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       622984                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       622984                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    422883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     422883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80702.862595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80702.862595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    370483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    370483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70702.862595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70702.862595                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         187413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       434434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             621847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96167000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96167000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       188631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       434434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         623065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78954.844007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78954.844007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68954.844007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68954.844007                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82170.731707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82170.731707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35508000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35508000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72170.731707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72170.731707                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           174                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               174                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          187                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           187                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.069519                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.069519                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.069519                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.069519                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2424.021485                       # Cycle average of tags in use
system.l2.tags.total_refs                     1265054                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    177.252907                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.093102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1060.613537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1355.314845                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.073975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2637                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.212494                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10127673                       # Number of tag accesses
system.l2.tags.data_accesses                 10127673                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          77952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        77952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6950                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          15103126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          71076453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86179580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     15103126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15103126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         15103126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71076453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86179580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     73189250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               203501750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10530.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29280.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.650307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.560236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.272863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          921     47.09%     47.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          591     30.21%     77.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          122      6.24%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           45      2.30%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      2.35%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.07%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.61%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.36%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          191      9.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1956                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 444800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  444800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        86.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5161227500                       # Total gap between requests
system.mem_ctrls.avgGap                     742622.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        77952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 15103126.325061894953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71076453.280176341534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33866500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    169635250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27805.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29594.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6818700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3624225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26089560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     406891680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1092721350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1061759040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2597904555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.341552                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2749722250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    172120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2239473250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7168560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3798795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23533440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     406891680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1109041020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1048016160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2598449655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.447165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2713920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    172120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2275275500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1167863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1167863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1167863                       # number of overall hits
system.cpu.icache.overall_hits::total         1167863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       298011                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         298011                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       298011                       # number of overall misses
system.cpu.icache.overall_misses::total        298011                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3445681492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3445681492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3445681492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3445681492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1465874                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1465874                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1465874                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1465874                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.203299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.203299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.203299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.203299                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 11562.262776                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11562.262776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 11562.262776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11562.262776                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3382                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               364                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.291209                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            282699                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       623001                       # number of writebacks
system.cpu.icache.writebacks::total            623001                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       109380                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       109380                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       109380                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       109380                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       188631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       188631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       188631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       434434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       623065                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2515348993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2515348993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2515348993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   5372593220                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7887942213                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128682                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128682                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128682                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.425047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13334.759361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13334.759361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13334.759361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12366.880171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12659.902599                       # average overall mshr miss latency
system.cpu.icache.replacements                 623001                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1167863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1167863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       298011                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        298011                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3445681492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3445681492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1465874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1465874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.203299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.203299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 11562.262776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11562.262776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       109380                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       109380                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       188631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       188631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2515348993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2515348993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13334.759361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13334.759361                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       434434                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       434434                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   5372593220                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   5372593220                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12366.880171                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12366.880171                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.966156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1790928                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            623065                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.874384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    17.886646                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    46.079510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.279479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.719992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3554813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3554813                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3878313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3878313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3879467                       # number of overall hits
system.cpu.dcache.overall_hits::total         3879467                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39385                       # number of overall misses
system.cpu.dcache.overall_misses::total         39385                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1873306086                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1873306086                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1873306086                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1873306086                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3917684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3917684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3918852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3918852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47580.861192                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47580.861192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47563.947848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47563.947848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22907                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.813070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8091                       # number of writebacks
system.cpu.dcache.writebacks::total              8091                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    524794991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    524794991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    525124991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    525124991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52390.435360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52390.435360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52402.453947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52402.453947                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8997                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2049363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2049363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    332734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    332734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2062865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2062865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24643.312102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24643.312102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     85927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20493.083711                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20493.083711                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1540349588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1540349588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59560.342897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59560.342897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20045                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20045                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    438651993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    438651993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75408.628675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75408.628675                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1154                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1154                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011986                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011986                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003425                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003425                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1951                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1951                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           866.685295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3893361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10021                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            388.520208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   866.685295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7855471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7855471                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5161315500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5161315500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
