// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/20/2019 02:29:03"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA (
	clk,
	rst,
	write_bt,
	DT_bt,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLOCK,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	SRAM_UE_N,
	SRAM_LE_N);
input 	clk;
input 	rst;
input 	write_bt;
input 	DT_bt;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLOCK;
inout 	[15:0] SRAM_DQ;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
output 	SRAM_WE_N;
output 	SRAM_UE_N;
output 	SRAM_LE_N;

// Design Ports Information
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLOCK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UE_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LE_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_bt	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DT_bt	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_v.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~dataout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \Mult0|auto_generated|mac_out2~4 ;
wire \Mult0|auto_generated|mac_out2~5 ;
wire \Mult0|auto_generated|mac_out2~6 ;
wire \Mult0|auto_generated|mac_out2~7 ;
wire \Mult0|auto_generated|mac_out2~8 ;
wire \Mult0|auto_generated|mac_out2~9 ;
wire \Mult0|auto_generated|mac_out2~10 ;
wire \Mult0|auto_generated|mac_out2~11 ;
wire \Mult0|auto_generated|mac_out2~12 ;
wire \Mult0|auto_generated|mac_out2~13 ;
wire \Mult1|auto_generated|mac_out2~dataout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult1|auto_generated|mac_out2~0 ;
wire \Mult1|auto_generated|mac_out2~1 ;
wire \Mult1|auto_generated|mac_out2~2 ;
wire \Mult1|auto_generated|mac_out2~3 ;
wire \Mult1|auto_generated|mac_out2~4 ;
wire \Mult1|auto_generated|mac_out2~5 ;
wire \Mult1|auto_generated|mac_out2~6 ;
wire \Mult1|auto_generated|mac_out2~7 ;
wire \Mult1|auto_generated|mac_out2~8 ;
wire \Mult1|auto_generated|mac_out2~9 ;
wire \Mult1|auto_generated|mac_out2~10 ;
wire \Mult1|auto_generated|mac_out2~11 ;
wire \Mult1|auto_generated|mac_out2~12 ;
wire \Mult1|auto_generated|mac_out2~13 ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_CLOCK~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \SRAM_UE_N~output_o ;
wire \SRAM_LE_N~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \DT_U|RW_State.RW_State_Read~0_combout ;
wire \rst~input_o ;
wire \DT_U|RW_State.RW_State_Read~q ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \DT_U|always0~1_combout ;
wire \DT_U|always0~2_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \DT_U|Selector2~0_combout ;
wire \DT_U|Selector33~0_combout ;
wire \DT_U|Decoder0~1_combout ;
wire \DT_U|Selector32~0_combout ;
wire \DT_U|Selector32~1_combout ;
wire \DT_U|ADDR_Y[8]~26_combout ;
wire \DT_U|Selector31~0_combout ;
wire \DT_U|RW_State~10_combout ;
wire \DT_U|RW_State.RW_State_Wire~q ;
wire \DT_U|Selector2~1_combout ;
wire \DT_U|RW_State.Rw_State_Addr~q ;
wire \DT_U|ADDR_X[9]~18_combout ;
wire \DT_U|Decoder0~0_combout ;
wire \DT_U|ADDR_X[9]~19_combout ;
wire \DT_U|ADDR_X~11_combout ;
wire \DT_U|Add3~0_combout ;
wire \DT_U|Add2~0_combout ;
wire \DT_U|ADDR_X~12_combout ;
wire \DT_U|ADDR_X~13_combout ;
wire \DT_U|ADDR_X~14_combout ;
wire \DT_U|ADDR_X~26_combout ;
wire \DT_U|ADDR_X~15_combout ;
wire \DT_U|ADDR_X~16_combout ;
wire \DT_U|ADDR_X~27_combout ;
wire \DT_U|ADDR_X~17_combout ;
wire \DT_U|Add3~1 ;
wire \DT_U|Add3~2_combout ;
wire \DT_U|Add2~1 ;
wire \DT_U|Add2~2_combout ;
wire \DT_U|ADDR_X[1]~0_combout ;
wire \DT_U|ADDR_X~20_combout ;
wire \DT_U|ADDR_X[9]~23_combout ;
wire \DT_U|Add3~3 ;
wire \DT_U|Add3~4_combout ;
wire \DT_U|Add2~3 ;
wire \DT_U|Add2~4_combout ;
wire \DT_U|ADDR_X[2]~1_combout ;
wire \DT_U|Add3~5 ;
wire \DT_U|Add3~6_combout ;
wire \DT_U|Add2~5 ;
wire \DT_U|Add2~6_combout ;
wire \DT_U|ADDR_X[3]~2_combout ;
wire \DT_U|Add2~7 ;
wire \DT_U|Add2~8_combout ;
wire \DT_U|Add3~7 ;
wire \DT_U|Add3~8_combout ;
wire \DT_U|ADDR_X[4]~3_combout ;
wire \DT_U|Add3~9 ;
wire \DT_U|Add3~10_combout ;
wire \DT_U|Add2~9 ;
wire \DT_U|Add2~10_combout ;
wire \DT_U|ADDR_X[5]~4_combout ;
wire \DT_U|Add3~11 ;
wire \DT_U|Add3~12_combout ;
wire \DT_U|Add2~11 ;
wire \DT_U|Add2~12_combout ;
wire \DT_U|ADDR_X[6]~5_combout ;
wire \DT_U|Add3~13 ;
wire \DT_U|Add3~14_combout ;
wire \DT_U|Add2~13 ;
wire \DT_U|Add2~14_combout ;
wire \DT_U|ADDR_X~24_combout ;
wire \DT_U|Equal1~0_combout ;
wire \DT_U|State_1~0_combout ;
wire \DT_U|Equal1~1_combout ;
wire \DT_U|ADDR_Y~9_combout ;
wire \DT_U|ADDR_Y~6_combout ;
wire \DT_U|Add0~0_combout ;
wire \DT_U|Add1~0_combout ;
wire \DT_U|ADDR_Y~7_combout ;
wire \DT_U|ADDR_Y~8_combout ;
wire \DT_U|ADDR_Y~10_combout ;
wire \DT_U|ADDR_Y~11_combout ;
wire \DT_U|ADDR_Y~4_combout ;
wire \DT_U|Equal2~1_combout ;
wire \DT_U|Equal2~0_combout ;
wire \DT_U|Equal2~2_combout ;
wire \DT_U|ADDR_Y[8]~2_combout ;
wire \DT_U|ADDR_Y[8]~3_combout ;
wire \DT_U|ADDR_Y~5_combout ;
wire \DT_U|ADDR_Y~12_combout ;
wire \DT_U|ADDR_Y~27_combout ;
wire \DT_U|Add0~1 ;
wire \DT_U|Add0~2_combout ;
wire \DT_U|Add1~1 ;
wire \DT_U|Add1~2_combout ;
wire \DT_U|ADDR_Y[8]~13_combout ;
wire \DT_U|ADDR_Y~14_combout ;
wire \DT_U|ADDR_Y[8]~16_combout ;
wire \DT_U|ADDR_Y[8]~15_combout ;
wire \DT_U|ADDR_Y[8]~17_combout ;
wire \DT_U|Add1~3 ;
wire \DT_U|Add1~4_combout ;
wire \DT_U|Add0~3 ;
wire \DT_U|Add0~4_combout ;
wire \DT_U|ADDR_Y~18_combout ;
wire \DT_U|Add1~5 ;
wire \DT_U|Add1~6_combout ;
wire \DT_U|Add0~5 ;
wire \DT_U|Add0~6_combout ;
wire \DT_U|ADDR_Y~19_combout ;
wire \DT_U|Add0~7 ;
wire \DT_U|Add0~8_combout ;
wire \DT_U|Add1~7 ;
wire \DT_U|Add1~8_combout ;
wire \DT_U|ADDR_Y~20_combout ;
wire \DT_U|finish~4_combout ;
wire \DT_U|Add1~9 ;
wire \DT_U|Add1~10_combout ;
wire \DT_U|Add0~9 ;
wire \DT_U|Add0~10_combout ;
wire \DT_U|ADDR_Y~21_combout ;
wire \DT_U|Add0~11 ;
wire \DT_U|Add0~12_combout ;
wire \DT_U|Add1~11 ;
wire \DT_U|Add1~12_combout ;
wire \DT_U|ADDR_Y~22_combout ;
wire \DT_U|Add1~13 ;
wire \DT_U|Add1~14_combout ;
wire \DT_U|Add0~13 ;
wire \DT_U|Add0~14_combout ;
wire \DT_U|ADDR_Y~23_combout ;
wire \DT_U|Add1~15 ;
wire \DT_U|Add1~16_combout ;
wire \DT_U|Add0~15 ;
wire \DT_U|Add0~16_combout ;
wire \DT_U|ADDR_Y~24_combout ;
wire \DT_U|finish~3_combout ;
wire \DT_U|Add1~17 ;
wire \DT_U|Add1~18_combout ;
wire \DT_U|Add0~17 ;
wire \DT_U|Add0~18_combout ;
wire \DT_U|ADDR_Y~25_combout ;
wire \DT_U|finish~2_combout ;
wire \DT_U|finish~5_combout ;
wire \DT_U|finish~6_combout ;
wire \DT_U|finish~q ;
wire \write_bt~input_o ;
wire \DT_bt~input_o ;
wire \c_key~q ;
wire \w_key~feeder_combout ;
wire \w_key~q ;
wire \computing~1_combout ;
wire \computing~0_combout ;
wire \writeing_CE~1_combout ;
wire \writeYcnt[0]~10_combout ;
wire \writeXcnt[0]~10_combout ;
wire \LessThan9~0_combout ;
wire \writeing_CE~0_combout ;
wire \writeXcnt[0]~13_combout ;
wire \writeXcnt[0]~14_combout ;
wire \writeXcnt[0]~11 ;
wire \writeXcnt[1]~15_combout ;
wire \writeXcnt[1]~16 ;
wire \writeXcnt[2]~17_combout ;
wire \writeXcnt[2]~18 ;
wire \writeXcnt[3]~19_combout ;
wire \writeXcnt[3]~20 ;
wire \writeXcnt[4]~21_combout ;
wire \writeXcnt[4]~22 ;
wire \writeXcnt[5]~23_combout ;
wire \writeXcnt[5]~24 ;
wire \writeXcnt[6]~25_combout ;
wire \writeXcnt[6]~26 ;
wire \writeXcnt[7]~27_combout ;
wire \writeXcnt[7]~28 ;
wire \writeXcnt[8]~29_combout ;
wire \writeXcnt[8]~30 ;
wire \writeXcnt[9]~31_combout ;
wire \writeXcnt[3]~12_combout ;
wire \writeYcnt[0]~12_combout ;
wire \writeYcnt[0]~11 ;
wire \writeYcnt[1]~13_combout ;
wire \writeYcnt[1]~14 ;
wire \writeYcnt[2]~15_combout ;
wire \writeYcnt[2]~16 ;
wire \writeYcnt[3]~17_combout ;
wire \writeYcnt[3]~18 ;
wire \writeYcnt[4]~19_combout ;
wire \writeYcnt[4]~20 ;
wire \writeYcnt[5]~21_combout ;
wire \writeYcnt[5]~22 ;
wire \writeYcnt[6]~23_combout ;
wire \writeYcnt[6]~24 ;
wire \writeYcnt[7]~25_combout ;
wire \writeYcnt[7]~26 ;
wire \writeYcnt[8]~27_combout ;
wire \writeYcnt[8]~28 ;
wire \writeYcnt[9]~29_combout ;
wire \LessThan9~1_combout ;
wire \writeing_CE~2_combout ;
wire \writeing_CE~q ;
wire \writeing~0_combout ;
wire \writeing~1_combout ;
wire \writeing~q ;
wire \computing~q ;
wire \DT_U|always0~0_combout ;
wire \DT_U|ADDR_X[9]~21_combout ;
wire \DT_U|ADDR_X[9]~22_combout ;
wire \DT_U|Add2~15 ;
wire \DT_U|Add2~16_combout ;
wire \DT_U|Add3~15 ;
wire \DT_U|Add3~16_combout ;
wire \DT_U|ADDR_X~25_combout ;
wire \DT_U|Add2~17 ;
wire \DT_U|Add2~18_combout ;
wire \DT_U|Add3~17 ;
wire \DT_U|Add3~18_combout ;
wire \DT_U|ADDR_X[9]~6_combout ;
wire \DT_U|State_1~1_combout ;
wire \DT_U|State_1~2_combout ;
wire \DT_U|State_1~3_combout ;
wire \DT_U|State_1~4_combout ;
wire \DT_U|State_1~5_combout ;
wire \DT_U|State_1~6_combout ;
wire \DT_U|State_1~q ;
wire \DT_U|min[1]~8_combout ;
wire \DT_U|min[0]~9_combout ;
wire \~GND~combout ;
wire \DT_U|min[0]~10 ;
wire \DT_U|min[1]~14 ;
wire \DT_U|min[2]~16 ;
wire \DT_U|min[3]~18 ;
wire \DT_U|min[4]~20 ;
wire \DT_U|min[5]~22 ;
wire \DT_U|min[6]~24 ;
wire \DT_U|min[7]~25_combout ;
wire \DT_U|min[6]~23_combout ;
wire \DT_U|min[5]~21_combout ;
wire \DT_U|min[4]~19_combout ;
wire \DT_U|min[3]~17_combout ;
wire \DT_U|min[2]~15_combout ;
wire \DT_U|min[1]~13_combout ;
wire \DT_U|LessThan0~1_cout ;
wire \DT_U|LessThan0~3_cout ;
wire \DT_U|LessThan0~5_cout ;
wire \DT_U|LessThan0~7_cout ;
wire \DT_U|LessThan0~9_cout ;
wire \DT_U|LessThan0~11_cout ;
wire \DT_U|LessThan0~13_cout ;
wire \DT_U|LessThan0~14_combout ;
wire \DT_U|min[7]~11_combout ;
wire \DT_U|min[7]~12_combout ;
wire \DT_U|DQ_write[0]~8_combout ;
wire \DT_U|DQ_write[0]~10_combout ;
wire \writeing_DQ[0]~7_combout ;
wire \LessThan7~1_combout ;
wire \LessThan7~0_combout ;
wire \LessThan7~2_combout ;
wire \LessThan8~0_combout ;
wire \LessThan8~1_combout ;
wire \LessThan5~0_combout ;
wire \writeing_DQ[0]~2_combout ;
wire \writeing_DQ[0]~3_combout ;
wire \LessThan6~0_combout ;
wire \LessThan6~1_combout ;
wire \writeing_DQ[0]~4_combout ;
wire \writeing_DQ[0]~5_combout ;
wire \writeing_DQ[0]~6_combout ;
wire \Add5~0_combout ;
wire \Add5~1_combout ;
wire \Add5~2_combout ;
wire \Add5~3_combout ;
wire \Add5~4_combout ;
wire \Add5~5_combout ;
wire \Add5~6_combout ;
wire \Add5~7_combout ;
wire \Mult1|auto_generated|mac_mult1~dataout ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult1|auto_generated|mac_mult1~0 ;
wire \Mult1|auto_generated|mac_mult1~1 ;
wire \Mult1|auto_generated|mac_mult1~2 ;
wire \Mult1|auto_generated|mac_mult1~3 ;
wire \Mult1|auto_generated|mac_mult1~4 ;
wire \Mult1|auto_generated|mac_mult1~5 ;
wire \Mult1|auto_generated|mac_mult1~6 ;
wire \Mult1|auto_generated|mac_mult1~7 ;
wire \Mult1|auto_generated|mac_mult1~8 ;
wire \Mult1|auto_generated|mac_mult1~9 ;
wire \Mult1|auto_generated|mac_mult1~10 ;
wire \Mult1|auto_generated|mac_mult1~11 ;
wire \Mult1|auto_generated|mac_mult1~12 ;
wire \Mult1|auto_generated|mac_mult1~13 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \Add4~0_combout ;
wire \Add4~1_combout ;
wire \Add4~2_combout ;
wire \Add4~3_combout ;
wire \Add4~4_combout ;
wire \Add4~5_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_mult1~4 ;
wire \Mult0|auto_generated|mac_mult1~5 ;
wire \Mult0|auto_generated|mac_mult1~6 ;
wire \Mult0|auto_generated|mac_mult1~7 ;
wire \Mult0|auto_generated|mac_mult1~8 ;
wire \Mult0|auto_generated|mac_mult1~9 ;
wire \Mult0|auto_generated|mac_mult1~10 ;
wire \Mult0|auto_generated|mac_mult1~11 ;
wire \Mult0|auto_generated|mac_mult1~12 ;
wire \Mult0|auto_generated|mac_mult1~13 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \Add6~1 ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~9 ;
wire \Add6~11 ;
wire \Add6~13 ;
wire \Add6~15 ;
wire \Add6~17 ;
wire \Add6~19 ;
wire \Add6~21 ;
wire \Add6~23 ;
wire \Add6~25 ;
wire \Add6~27 ;
wire \Add6~29 ;
wire \Add6~31 ;
wire \Add6~33 ;
wire \Add6~35 ;
wire \Add6~37 ;
wire \Add6~39 ;
wire \Add6~40_combout ;
wire \Add6~26_combout ;
wire \Add6~22_combout ;
wire \Add6~24_combout ;
wire \Add6~30_combout ;
wire \writeing_DQ[0]~8_combout ;
wire \Add6~28_combout ;
wire \writeing_DQ[0]~12_combout ;
wire \Add6~34_combout ;
wire \Add6~32_combout ;
wire \Add6~36_combout ;
wire \Add6~38_combout ;
wire \writeing_DQ[0]~9_combout ;
wire \writeing_DQ[0]~10_combout ;
wire \Add6~10_combout ;
wire \Add6~14_combout ;
wire \Add6~12_combout ;
wire \LessThan4~3_combout ;
wire \Add6~8_combout ;
wire \Add6~4_combout ;
wire \Add6~43 ;
wire \Add6~44_combout ;
wire \Add6~42_combout ;
wire \Add6~2_combout ;
wire \Add6~0_combout ;
wire \LessThan4~1_combout ;
wire \Add6~6_combout ;
wire \LessThan4~2_combout ;
wire \Add6~18_combout ;
wire \Add6~20_combout ;
wire \Add6~16_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~4_combout ;
wire \writeing_DQ[0]~11_combout ;
wire \SRAM_DQ~32_combout ;
wire \DT_U|Selector1~0_combout ;
wire \DT_U|SRAM_RW~q ;
wire \SRAM_WE_N~0_combout ;
wire \DT_U|DQ_write[0]~9 ;
wire \DT_U|DQ_write[1]~11_combout ;
wire \SRAM_DQ~33_combout ;
wire \DT_U|DQ_write[1]~12 ;
wire \DT_U|DQ_write[2]~13_combout ;
wire \SRAM_DQ~34_combout ;
wire \DT_U|DQ_write[2]~14 ;
wire \DT_U|DQ_write[3]~15_combout ;
wire \SRAM_DQ~35_combout ;
wire \DT_U|DQ_write[3]~16 ;
wire \DT_U|DQ_write[4]~17_combout ;
wire \SRAM_DQ~36_combout ;
wire \DT_U|DQ_write[4]~18 ;
wire \DT_U|DQ_write[5]~19_combout ;
wire \SRAM_DQ~37_combout ;
wire \DT_U|DQ_write[5]~20 ;
wire \DT_U|DQ_write[6]~21_combout ;
wire \SRAM_DQ~38_combout ;
wire \DT_U|DQ_write[6]~22 ;
wire \DT_U|DQ_write[7]~23_combout ;
wire \SRAM_DQ~39_combout ;
wire \clk25M~0_combout ;
wire \clk25M~feeder_combout ;
wire \clk25M~q ;
wire \clk25M~clkctrl_outclk ;
wire \counterHS[0]~11_combout ;
wire \counterHS[0]~12 ;
wire \counterHS[1]~13_combout ;
wire \counterHS[1]~14 ;
wire \counterHS[2]~15_combout ;
wire \counterHS[2]~16 ;
wire \counterHS[3]~17_combout ;
wire \counterHS[3]~18 ;
wire \counterHS[4]~19_combout ;
wire \counterHS[4]~20 ;
wire \counterHS[5]~21_combout ;
wire \counterHS[5]~22 ;
wire \counterHS[6]~24_combout ;
wire \counterHS[6]~25 ;
wire \counterHS[7]~26_combout ;
wire \counterHS[7]~27 ;
wire \counterHS[8]~28_combout ;
wire \counterHS[8]~29 ;
wire \counterHS[9]~30_combout ;
wire \counterHS[9]~31 ;
wire \counterHS[10]~32_combout ;
wire \Equal0~0_combout ;
wire \Equal3~1_combout ;
wire \Equal3~0_combout ;
wire \Equal3~2_combout ;
wire \counterHS[6]~23_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \VGA_HS~0_combout ;
wire \VGA_HS~reg0_q ;
wire \counterVS[0]~10_combout ;
wire \counterVS[1]~13 ;
wire \counterVS[2]~14_combout ;
wire \counterVS[2]~15 ;
wire \counterVS[3]~16_combout ;
wire \counterVS[3]~17 ;
wire \counterVS[4]~18_combout ;
wire \counterVS[4]~19 ;
wire \counterVS[5]~20_combout ;
wire \counterVS[5]~21 ;
wire \counterVS[6]~22_combout ;
wire \counterVS[6]~23 ;
wire \counterVS[7]~24_combout ;
wire \counterVS[7]~25 ;
wire \counterVS[8]~26_combout ;
wire \counterVS[8]~27 ;
wire \counterVS[9]~28_combout ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~3_combout ;
wire \counterVS[0]~11 ;
wire \counterVS[1]~12_combout ;
wire \Equal2~1_combout ;
wire \Equal4~0_combout ;
wire \VGA_VS~0_combout ;
wire \VGA_VS~reg0_q ;
wire \VGA_R~0_combout ;
wire \VGA_R[0]~reg0feeder_combout ;
wire \VGA_R[0]~reg0_q ;
wire \VGA_R~1_combout ;
wire \VGA_R[1]~reg0feeder_combout ;
wire \VGA_R[1]~reg0_q ;
wire \VGA_R~2_combout ;
wire \VGA_R[2]~reg0feeder_combout ;
wire \VGA_R[2]~reg0_q ;
wire \VGA_R~3_combout ;
wire \VGA_R[3]~reg0_q ;
wire \VGA_R~4_combout ;
wire \VGA_R[4]~reg0feeder_combout ;
wire \VGA_R[4]~reg0_q ;
wire \VGA_R~5_combout ;
wire \VGA_R[5]~reg0_q ;
wire \VGA_R~6_combout ;
wire \VGA_R[6]~reg0_q ;
wire \VGA_R~7_combout ;
wire \VGA_R[7]~reg0_q ;
wire \VGA_G[0]~reg0_q ;
wire \VGA_G[1]~reg0feeder_combout ;
wire \VGA_G[1]~reg0_q ;
wire \VGA_G[2]~reg0feeder_combout ;
wire \VGA_G[2]~reg0_q ;
wire \VGA_G[3]~reg0feeder_combout ;
wire \VGA_G[3]~reg0_q ;
wire \VGA_G[4]~reg0feeder_combout ;
wire \VGA_G[4]~reg0_q ;
wire \VGA_G[5]~reg0feeder_combout ;
wire \VGA_G[5]~reg0_q ;
wire \VGA_G[6]~reg0feeder_combout ;
wire \VGA_G[6]~reg0_q ;
wire \VGA_G[7]~reg0feeder_combout ;
wire \VGA_G[7]~reg0_q ;
wire \VGA_B[0]~reg0feeder_combout ;
wire \VGA_B[0]~reg0_q ;
wire \VGA_B[1]~reg0_q ;
wire \VGA_B[2]~reg0_q ;
wire \VGA_B[3]~reg0_q ;
wire \VGA_B[4]~reg0_q ;
wire \VGA_B[5]~reg0_q ;
wire \VGA_B[6]~reg0feeder_combout ;
wire \VGA_B[6]~reg0_q ;
wire \VGA_B[7]~reg0feeder_combout ;
wire \VGA_B[7]~reg0_q ;
wire \LessThan0~0_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \VGA_BLANK_N~0_combout ;
wire \X~5_combout ;
wire \SRAM_ADDR~0_combout ;
wire \SRAM_ADDR~1_combout ;
wire \X~6_combout ;
wire \SRAM_ADDR~2_combout ;
wire \SRAM_ADDR~3_combout ;
wire \X~7_combout ;
wire \SRAM_ADDR~4_combout ;
wire \SRAM_ADDR~5_combout ;
wire \X~8_combout ;
wire \SRAM_ADDR~6_combout ;
wire \SRAM_ADDR~7_combout ;
wire \X~9_combout ;
wire \SRAM_ADDR~8_combout ;
wire \SRAM_ADDR~9_combout ;
wire \X[5]~10_combout ;
wire \LessThan0~1_combout ;
wire \VGA_ADDR[5]~feeder_combout ;
wire \SRAM_ADDR~10_combout ;
wire \SRAM_ADDR~11_combout ;
wire \X[5]~11 ;
wire \X[6]~12_combout ;
wire \SRAM_ADDR~12_combout ;
wire \SRAM_ADDR~13_combout ;
wire \X[6]~13 ;
wire \X[7]~14_combout ;
wire \SRAM_ADDR~14_combout ;
wire \SRAM_ADDR~15_combout ;
wire \X[7]~15 ;
wire \X[8]~16_combout ;
wire \SRAM_ADDR~16_combout ;
wire \SRAM_ADDR~17_combout ;
wire \X[8]~17 ;
wire \X[9]~18_combout ;
wire \SRAM_ADDR~18_combout ;
wire \SRAM_ADDR~19_combout ;
wire \Y[0]~10_combout ;
wire \SRAM_ADDR~20_combout ;
wire \SRAM_ADDR~21_combout ;
wire \Y[0]~11 ;
wire \Y[1]~12_combout ;
wire \SRAM_ADDR~22_combout ;
wire \SRAM_ADDR~23_combout ;
wire \Y[1]~13 ;
wire \Y[2]~14_combout ;
wire \VGA_ADDR[12]~feeder_combout ;
wire \SRAM_ADDR~24_combout ;
wire \SRAM_ADDR~25_combout ;
wire \Y[2]~15 ;
wire \Y[3]~16_combout ;
wire \SRAM_ADDR~26_combout ;
wire \SRAM_ADDR~27_combout ;
wire \Y[3]~17 ;
wire \Y[4]~18_combout ;
wire \SRAM_ADDR~28_combout ;
wire \SRAM_ADDR~29_combout ;
wire \Y[4]~19 ;
wire \Y[5]~20_combout ;
wire \SRAM_ADDR~30_combout ;
wire \SRAM_ADDR~31_combout ;
wire \Y[5]~21 ;
wire \Y[6]~22_combout ;
wire \SRAM_ADDR~32_combout ;
wire \SRAM_ADDR~33_combout ;
wire \Y[6]~23 ;
wire \Y[7]~24_combout ;
wire \SRAM_ADDR~34_combout ;
wire \SRAM_ADDR~35_combout ;
wire \Y[7]~25 ;
wire \Y[8]~26_combout ;
wire \VGA_ADDR[18]~feeder_combout ;
wire \SRAM_ADDR~36_combout ;
wire \SRAM_ADDR~37_combout ;
wire \Y[8]~27 ;
wire \Y[9]~28_combout ;
wire \VGA_ADDR[19]~feeder_combout ;
wire \SRAM_ADDR~38_combout ;
wire \SRAM_ADDR~39_combout ;
wire \DT_U|SRAM_CE~2_combout ;
wire \DT_U|SRAM_CE~q ;
wire \SRAM_CE_N~0_combout ;
wire [12:0] Y;
wire [9:0] counterVS;
wire [10:0] counterHS;
wire [12:0] X;
wire [19:0] VGA_ADDR;
wire [9:0] writeXcnt;
wire [9:0] writeYcnt;
wire [15:0] writeing_DQ;
wire [7:0] \DT_U|min ;
wire [7:0] \DT_U|DQ_write ;
wire [2:0] \DT_U|Comp_Count ;
wire [9:0] \DT_U|ADDR_Y ;
wire [9:0] \DT_U|ADDR_X ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT16  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT17  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_out2~0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_out2~1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_out2~2  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_out2~3  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_out2~4  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_out2~5  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_out2~6  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_out2~7  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_out2~8  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_out2~9  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_out2~10  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_out2~11  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_out2~12  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_out2~13  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_out2~dataout  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_out2~DATAOUT1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_out2~DATAOUT2  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_out2~DATAOUT3  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_out2~DATAOUT4  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_out2~DATAOUT5  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_out2~DATAOUT6  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_out2~DATAOUT7  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_out2~DATAOUT8  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult1|auto_generated|mac_out2~DATAOUT9  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult1|auto_generated|mac_out2~DATAOUT10  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult1|auto_generated|mac_out2~DATAOUT11  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_out2~DATAOUT12  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_out2~DATAOUT13  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_out2~DATAOUT14  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_out2~DATAOUT15  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_out2~DATAOUT16  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_out2~DATAOUT17  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_out2~DATAOUT18  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_out2~DATAOUT19  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_out2~DATAOUT20  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_out2~DATAOUT21  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_mult1~0  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_mult1~1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_mult1~2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_mult1~3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_mult1~4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_mult1~5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_mult1~6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_mult1~7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_mult1~8  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_mult1~9  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_mult1~10  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_mult1~11  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_mult1~12  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_mult1~13  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_mult1~dataout  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_mult1~DATAOUT1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_mult1~DATAOUT2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_mult1~DATAOUT3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_mult1~DATAOUT4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_mult1~DATAOUT5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_mult1~DATAOUT6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_mult1~DATAOUT7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_mult1~DATAOUT8  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult1|auto_generated|mac_mult1~DATAOUT9  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult1|auto_generated|mac_mult1~DATAOUT10  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult1|auto_generated|mac_mult1~DATAOUT11  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_mult1~DATAOUT12  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_mult1~DATAOUT13  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_mult1~DATAOUT14  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_mult1~DATAOUT15  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_mult1~DATAOUT16  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_mult1~DATAOUT17  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_mult1~DATAOUT18  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_mult1~DATAOUT19  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_mult1~DATAOUT20  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_mult1~DATAOUT21  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM_DQ~32_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM_DQ~33_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM_DQ~34_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM_DQ~35_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM_DQ~36_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM_DQ~37_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM_DQ~38_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM_DQ~39_combout ),
	.oe(!\SRAM_WE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA_HS~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA_VS~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA_R[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA_R[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA_R[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA_R[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA_R[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA_G[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA_G[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA_G[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA_G[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA_G[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA_B[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA_B[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA_B[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA_B[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA_B[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(!\VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLOCK~output (
	.i(!\clk25M~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLOCK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLOCK~output .bus_hold = "false";
defparam \VGA_CLOCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM_ADDR~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM_ADDR~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\SRAM_ADDR~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\SRAM_ADDR~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\SRAM_ADDR~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\SRAM_ADDR~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\SRAM_ADDR~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\SRAM_ADDR~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\SRAM_ADDR~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\SRAM_ADDR~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\SRAM_ADDR~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\SRAM_ADDR~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\SRAM_ADDR~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\SRAM_ADDR~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\SRAM_ADDR~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\SRAM_ADDR~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\SRAM_ADDR~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\SRAM_ADDR~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\SRAM_ADDR~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(\SRAM_ADDR~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(\SRAM_CE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(!\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM_WE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UE_N~output .bus_hold = "false";
defparam \SRAM_UE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LE_N~output .bus_hold = "false";
defparam \SRAM_LE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneive_lcell_comb \DT_U|RW_State.RW_State_Read~0 (
// Equation(s):
// \DT_U|RW_State.RW_State_Read~0_combout  = !\DT_U|RW_State.Rw_State_Addr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|RW_State.RW_State_Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|RW_State.RW_State_Read~0 .lut_mask = 16'h00FF;
defparam \DT_U|RW_State.RW_State_Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y24_N23
dffeas \DT_U|RW_State.RW_State_Read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|RW_State.RW_State_Read~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|RW_State.RW_State_Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|RW_State.RW_State_Read .is_wysiwyg = "true";
defparam \DT_U|RW_State.RW_State_Read .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \DT_U|always0~1 (
// Equation(s):
// \DT_U|always0~1_combout  = (!\SRAM_DQ[6]~input_o  & (!\SRAM_DQ[3]~input_o  & (!\SRAM_DQ[5]~input_o  & !\SRAM_DQ[4]~input_o )))

	.dataa(\SRAM_DQ[6]~input_o ),
	.datab(\SRAM_DQ[3]~input_o ),
	.datac(\SRAM_DQ[5]~input_o ),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\DT_U|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|always0~1 .lut_mask = 16'h0001;
defparam \DT_U|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \DT_U|always0~2 (
// Equation(s):
// \DT_U|always0~2_combout  = (!\SRAM_DQ[0]~input_o  & (!\SRAM_DQ[2]~input_o  & (!\SRAM_DQ[1]~input_o  & \DT_U|always0~1_combout )))

	.dataa(\SRAM_DQ[0]~input_o ),
	.datab(\SRAM_DQ[2]~input_o ),
	.datac(\SRAM_DQ[1]~input_o ),
	.datad(\DT_U|always0~1_combout ),
	.cin(gnd),
	.combout(\DT_U|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|always0~2 .lut_mask = 16'h0100;
defparam \DT_U|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \DT_U|Selector2~0 (
// Equation(s):
// \DT_U|Selector2~0_combout  = (!\DT_U|Comp_Count [2] & \DT_U|RW_State.RW_State_Read~q )

	.dataa(\DT_U|Comp_Count [2]),
	.datab(gnd),
	.datac(\DT_U|RW_State.RW_State_Read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector2~0 .lut_mask = 16'h5050;
defparam \DT_U|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneive_lcell_comb \DT_U|Selector33~0 (
// Equation(s):
// \DT_U|Selector33~0_combout  = (\DT_U|Comp_Count [0] & ((!\DT_U|RW_State.Rw_State_Addr~q ))) # (!\DT_U|Comp_Count [0] & (\DT_U|Selector32~0_combout ))

	.dataa(\DT_U|Selector32~0_combout ),
	.datab(gnd),
	.datac(\DT_U|Comp_Count [0]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector33~0 .lut_mask = 16'h0AFA;
defparam \DT_U|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \DT_U|Comp_Count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|Comp_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|Comp_Count[0] .is_wysiwyg = "true";
defparam \DT_U|Comp_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \DT_U|Decoder0~1 (
// Equation(s):
// \DT_U|Decoder0~1_combout  = (!\DT_U|Comp_Count [1] & (!\DT_U|Comp_Count [0] & !\DT_U|Comp_Count [2]))

	.dataa(\DT_U|Comp_Count [1]),
	.datab(\DT_U|Comp_Count [0]),
	.datac(gnd),
	.datad(\DT_U|Comp_Count [2]),
	.cin(gnd),
	.combout(\DT_U|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Decoder0~1 .lut_mask = 16'h0011;
defparam \DT_U|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \DT_U|Selector32~0 (
// Equation(s):
// \DT_U|Selector32~0_combout  = (\DT_U|Selector2~0_combout  & (((\SRAM_DQ[7]~input_o ) # (!\DT_U|Decoder0~1_combout )) # (!\DT_U|always0~2_combout )))

	.dataa(\DT_U|always0~2_combout ),
	.datab(\SRAM_DQ[7]~input_o ),
	.datac(\DT_U|Selector2~0_combout ),
	.datad(\DT_U|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\DT_U|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector32~0 .lut_mask = 16'hD0F0;
defparam \DT_U|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \DT_U|Selector32~1 (
// Equation(s):
// \DT_U|Selector32~1_combout  = (\DT_U|Comp_Count [1] & (((\DT_U|Selector32~0_combout  & !\DT_U|Comp_Count [0])) # (!\DT_U|RW_State.Rw_State_Addr~q ))) # (!\DT_U|Comp_Count [1] & (\DT_U|Selector32~0_combout  & ((\DT_U|Comp_Count [0]))))

	.dataa(\DT_U|Selector32~0_combout ),
	.datab(\DT_U|RW_State.Rw_State_Addr~q ),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|Comp_Count [0]),
	.cin(gnd),
	.combout(\DT_U|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector32~1 .lut_mask = 16'h3AB0;
defparam \DT_U|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \DT_U|Comp_Count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|Comp_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|Comp_Count[1] .is_wysiwyg = "true";
defparam \DT_U|Comp_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~26 (
// Equation(s):
// \DT_U|ADDR_Y[8]~26_combout  = (\DT_U|Comp_Count [2] & !\DT_U|RW_State.Rw_State_Addr~q )

	.dataa(\DT_U|Comp_Count [2]),
	.datab(gnd),
	.datac(\DT_U|RW_State.Rw_State_Addr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~26 .lut_mask = 16'h0A0A;
defparam \DT_U|ADDR_Y[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \DT_U|Selector31~0 (
// Equation(s):
// \DT_U|Selector31~0_combout  = (\DT_U|ADDR_Y[8]~26_combout ) # ((\DT_U|Comp_Count [1] & (\DT_U|Selector2~0_combout  & \DT_U|Comp_Count [0])))

	.dataa(\DT_U|Comp_Count [1]),
	.datab(\DT_U|Selector2~0_combout ),
	.datac(\DT_U|Comp_Count [0]),
	.datad(\DT_U|ADDR_Y[8]~26_combout ),
	.cin(gnd),
	.combout(\DT_U|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector31~0 .lut_mask = 16'hFF80;
defparam \DT_U|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \DT_U|Comp_Count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|Comp_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|Comp_Count[2] .is_wysiwyg = "true";
defparam \DT_U|Comp_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneive_lcell_comb \DT_U|RW_State~10 (
// Equation(s):
// \DT_U|RW_State~10_combout  = (\DT_U|RW_State.RW_State_Read~q  & \DT_U|Comp_Count [2])

	.dataa(\DT_U|RW_State.RW_State_Read~q ),
	.datab(gnd),
	.datac(\DT_U|Comp_Count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|RW_State~10_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|RW_State~10 .lut_mask = 16'hA0A0;
defparam \DT_U|RW_State~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \DT_U|RW_State.RW_State_Wire (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|RW_State~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|RW_State.RW_State_Wire~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|RW_State.RW_State_Wire .is_wysiwyg = "true";
defparam \DT_U|RW_State.RW_State_Wire .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \DT_U|Selector2~1 (
// Equation(s):
// \DT_U|Selector2~1_combout  = (!\DT_U|RW_State.RW_State_Wire~q  & ((\DT_U|Comp_Count [2]) # (!\DT_U|RW_State.RW_State_Read~q )))

	.dataa(\DT_U|RW_State.RW_State_Read~q ),
	.datab(\DT_U|RW_State.RW_State_Wire~q ),
	.datac(\DT_U|Comp_Count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector2~1 .lut_mask = 16'h3131;
defparam \DT_U|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \DT_U|RW_State.Rw_State_Addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|RW_State.Rw_State_Addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|RW_State.Rw_State_Addr .is_wysiwyg = "true";
defparam \DT_U|RW_State.Rw_State_Addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \DT_U|ADDR_X[9]~18 (
// Equation(s):
// \DT_U|ADDR_X[9]~18_combout  = (!\DT_U|RW_State.Rw_State_Addr~q  & (((\DT_U|Comp_Count [1]) # (\DT_U|Comp_Count [2])) # (!\DT_U|Comp_Count [0])))

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(\DT_U|Comp_Count [0]),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|Comp_Count [2]),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[9]~18 .lut_mask = 16'h5551;
defparam \DT_U|ADDR_X[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \DT_U|Decoder0~0 (
// Equation(s):
// \DT_U|Decoder0~0_combout  = (!\DT_U|Comp_Count [1] & !\DT_U|Comp_Count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|Comp_Count [2]),
	.cin(gnd),
	.combout(\DT_U|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Decoder0~0 .lut_mask = 16'h000F;
defparam \DT_U|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \DT_U|ADDR_X[9]~19 (
// Equation(s):
// \DT_U|ADDR_X[9]~19_combout  = (\DT_U|ADDR_X[9]~18_combout  & (!\DT_U|State_1~q  & ((\DT_U|Equal1~1_combout ) # (!\DT_U|Decoder0~0_combout )))) # (!\DT_U|ADDR_X[9]~18_combout  & (((\DT_U|State_1~q ))))

	.dataa(\DT_U|Equal1~1_combout ),
	.datab(\DT_U|ADDR_X[9]~18_combout ),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[9]~19 .lut_mask = 16'h383C;
defparam \DT_U|ADDR_X[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneive_lcell_comb \DT_U|ADDR_X~11 (
// Equation(s):
// \DT_U|ADDR_X~11_combout  = (!\DT_U|RW_State.Rw_State_Addr~q  & ((\DT_U|Comp_Count [0] & (\DT_U|Comp_Count [2])) # (!\DT_U|Comp_Count [0] & ((\DT_U|Comp_Count [1])))))

	.dataa(\DT_U|Comp_Count [0]),
	.datab(\DT_U|Comp_Count [2]),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~11_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~11 .lut_mask = 16'h00D8;
defparam \DT_U|ADDR_X~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \DT_U|Add3~0 (
// Equation(s):
// \DT_U|Add3~0_combout  = \DT_U|ADDR_X [0] $ (GND)
// \DT_U|Add3~1  = CARRY(!\DT_U|ADDR_X [0])

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DT_U|Add3~0_combout ),
	.cout(\DT_U|Add3~1 ));
// synopsys translate_off
defparam \DT_U|Add3~0 .lut_mask = 16'hCC33;
defparam \DT_U|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \DT_U|Add2~0 (
// Equation(s):
// \DT_U|Add2~0_combout  = \DT_U|ADDR_X [0] $ (GND)
// \DT_U|Add2~1  = CARRY(!\DT_U|ADDR_X [0])

	.dataa(\DT_U|ADDR_X [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DT_U|Add2~0_combout ),
	.cout(\DT_U|Add2~1 ));
// synopsys translate_off
defparam \DT_U|Add2~0 .lut_mask = 16'hAA55;
defparam \DT_U|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneive_lcell_comb \DT_U|ADDR_X~12 (
// Equation(s):
// \DT_U|ADDR_X~12_combout  = (\DT_U|Add3~0_combout  & ((\DT_U|Add2~0_combout ) # ((\DT_U|RW_State.RW_State_Read~q  & \DT_U|RW_State.Rw_State_Addr~q )))) # (!\DT_U|Add3~0_combout  & (\DT_U|RW_State.RW_State_Read~q  & ((\DT_U|RW_State.Rw_State_Addr~q ))))

	.dataa(\DT_U|Add3~0_combout ),
	.datab(\DT_U|RW_State.RW_State_Read~q ),
	.datac(\DT_U|Add2~0_combout ),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~12_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~12 .lut_mask = 16'hECA0;
defparam \DT_U|ADDR_X~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneive_lcell_comb \DT_U|ADDR_X~13 (
// Equation(s):
// \DT_U|ADDR_X~13_combout  = (!\DT_U|ADDR_X [0] & ((\DT_U|ADDR_X~11_combout ) # ((\DT_U|finish~q ) # (\DT_U|ADDR_X~12_combout ))))

	.dataa(\DT_U|ADDR_X~11_combout ),
	.datab(\DT_U|ADDR_X [0]),
	.datac(\DT_U|finish~q ),
	.datad(\DT_U|ADDR_X~12_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~13_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~13 .lut_mask = 16'h3332;
defparam \DT_U|ADDR_X~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneive_lcell_comb \DT_U|ADDR_X~14 (
// Equation(s):
// \DT_U|ADDR_X~14_combout  = (\DT_U|RW_State.Rw_State_Addr~q  & (\DT_U|RW_State.RW_State_Read~q )) # (!\DT_U|RW_State.Rw_State_Addr~q  & ((\DT_U|Comp_Count [0])))

	.dataa(gnd),
	.datab(\DT_U|RW_State.RW_State_Read~q ),
	.datac(\DT_U|Comp_Count [0]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~14_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~14 .lut_mask = 16'hCCF0;
defparam \DT_U|ADDR_X~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneive_lcell_comb \DT_U|ADDR_X~26 (
// Equation(s):
// \DT_U|ADDR_X~26_combout  = (\DT_U|RW_State.Rw_State_Addr~q  & (((\DT_U|RW_State.RW_State_Read~q )))) # (!\DT_U|RW_State.Rw_State_Addr~q  & (!\DT_U|Comp_Count [0] & ((\DT_U|Comp_Count [1]))))

	.dataa(\DT_U|Comp_Count [0]),
	.datab(\DT_U|RW_State.RW_State_Read~q ),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~26_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~26 .lut_mask = 16'hCC50;
defparam \DT_U|ADDR_X~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneive_lcell_comb \DT_U|ADDR_X~15 (
// Equation(s):
// \DT_U|ADDR_X~15_combout  = (\DT_U|ADDR_X~14_combout  & (!\DT_U|RW_State.Rw_State_Addr~q  & (\DT_U|State_1~q  $ (!\DT_U|Comp_Count [1])))) # (!\DT_U|ADDR_X~14_combout  & ((\DT_U|State_1~q  & (!\DT_U|Comp_Count [1] & !\DT_U|RW_State.Rw_State_Addr~q )) # 
// (!\DT_U|State_1~q  & ((\DT_U|RW_State.Rw_State_Addr~q )))))

	.dataa(\DT_U|ADDR_X~14_combout ),
	.datab(\DT_U|State_1~q ),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~15_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~15 .lut_mask = 16'h1186;
defparam \DT_U|ADDR_X~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneive_lcell_comb \DT_U|ADDR_X~16 (
// Equation(s):
// \DT_U|ADDR_X~16_combout  = (\DT_U|ADDR_X~26_combout  & (\DT_U|Add2~0_combout  & ((\DT_U|ADDR_X~15_combout )))) # (!\DT_U|ADDR_X~26_combout  & ((\DT_U|ADDR_X~15_combout  & ((\DT_U|Add3~0_combout ))) # (!\DT_U|ADDR_X~15_combout  & (\DT_U|Add2~0_combout ))))

	.dataa(\DT_U|ADDR_X~26_combout ),
	.datab(\DT_U|Add2~0_combout ),
	.datac(\DT_U|Add3~0_combout ),
	.datad(\DT_U|ADDR_X~15_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~16_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~16 .lut_mask = 16'hD844;
defparam \DT_U|ADDR_X~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneive_lcell_comb \DT_U|ADDR_X~27 (
// Equation(s):
// \DT_U|ADDR_X~27_combout  = (!\DT_U|finish~q  & (\DT_U|ADDR_X~16_combout  & ((!\DT_U|Comp_Count [2]) # (!\DT_U|ADDR_X~14_combout ))))

	.dataa(\DT_U|ADDR_X~14_combout ),
	.datab(\DT_U|Comp_Count [2]),
	.datac(\DT_U|finish~q ),
	.datad(\DT_U|ADDR_X~16_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~27_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~27 .lut_mask = 16'h0700;
defparam \DT_U|ADDR_X~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneive_lcell_comb \DT_U|ADDR_X~17 (
// Equation(s):
// \DT_U|ADDR_X~17_combout  = ((!\DT_U|ADDR_X~13_combout  & !\DT_U|ADDR_X~27_combout )) # (!\computing~q )

	.dataa(\computing~q ),
	.datab(\DT_U|ADDR_X~13_combout ),
	.datac(\DT_U|ADDR_X~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~17_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~17 .lut_mask = 16'h5757;
defparam \DT_U|ADDR_X~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \DT_U|ADDR_X[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[0] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \DT_U|Add3~2 (
// Equation(s):
// \DT_U|Add3~2_combout  = (\DT_U|ADDR_X [1] & (\DT_U|Add3~1  & VCC)) # (!\DT_U|ADDR_X [1] & (!\DT_U|Add3~1 ))
// \DT_U|Add3~3  = CARRY((!\DT_U|ADDR_X [1] & !\DT_U|Add3~1 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~1 ),
	.combout(\DT_U|Add3~2_combout ),
	.cout(\DT_U|Add3~3 ));
// synopsys translate_off
defparam \DT_U|Add3~2 .lut_mask = 16'hC303;
defparam \DT_U|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \DT_U|Add2~2 (
// Equation(s):
// \DT_U|Add2~2_combout  = (\DT_U|ADDR_X [1] & (!\DT_U|Add2~1 )) # (!\DT_U|ADDR_X [1] & ((\DT_U|Add2~1 ) # (GND)))
// \DT_U|Add2~3  = CARRY((!\DT_U|Add2~1 ) # (!\DT_U|ADDR_X [1]))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~1 ),
	.combout(\DT_U|Add2~2_combout ),
	.cout(\DT_U|Add2~3 ));
// synopsys translate_off
defparam \DT_U|Add2~2 .lut_mask = 16'h3C3F;
defparam \DT_U|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \DT_U|ADDR_X[1]~0 (
// Equation(s):
// \DT_U|ADDR_X[1]~0_combout  = (\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add2~2_combout ))) # (!\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add3~2_combout ))

	.dataa(\DT_U|Add3~2_combout ),
	.datab(\DT_U|Add2~2_combout ),
	.datac(gnd),
	.datad(\DT_U|ADDR_X[9]~19_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[1]~0 .lut_mask = 16'hCCAA;
defparam \DT_U|ADDR_X[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \DT_U|ADDR_X~20 (
// Equation(s):
// \DT_U|ADDR_X~20_combout  = (\DT_U|State_1~q  & (!\DT_U|finish~q  & \computing~q ))

	.dataa(gnd),
	.datab(\DT_U|State_1~q ),
	.datac(\DT_U|finish~q ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~20_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~20 .lut_mask = 16'h0C00;
defparam \DT_U|ADDR_X~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneive_lcell_comb \DT_U|ADDR_X[9]~23 (
// Equation(s):
// \DT_U|ADDR_X[9]~23_combout  = ((!\DT_U|RW_State.RW_State_Read~q  & (!\DT_U|finish~q  & !\DT_U|ADDR_X~11_combout ))) # (!\computing~q )

	.dataa(\computing~q ),
	.datab(\DT_U|RW_State.RW_State_Read~q ),
	.datac(\DT_U|finish~q ),
	.datad(\DT_U|ADDR_X~11_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[9]~23 .lut_mask = 16'h5557;
defparam \DT_U|ADDR_X[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \DT_U|ADDR_X[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[1]~0_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[1] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \DT_U|Add3~4 (
// Equation(s):
// \DT_U|Add3~4_combout  = (\DT_U|ADDR_X [2] & ((GND) # (!\DT_U|Add3~3 ))) # (!\DT_U|ADDR_X [2] & (\DT_U|Add3~3  $ (GND)))
// \DT_U|Add3~5  = CARRY((\DT_U|ADDR_X [2]) # (!\DT_U|Add3~3 ))

	.dataa(\DT_U|ADDR_X [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~3 ),
	.combout(\DT_U|Add3~4_combout ),
	.cout(\DT_U|Add3~5 ));
// synopsys translate_off
defparam \DT_U|Add3~4 .lut_mask = 16'h5AAF;
defparam \DT_U|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \DT_U|Add2~4 (
// Equation(s):
// \DT_U|Add2~4_combout  = (\DT_U|ADDR_X [2] & (\DT_U|Add2~3  $ (GND))) # (!\DT_U|ADDR_X [2] & (!\DT_U|Add2~3  & VCC))
// \DT_U|Add2~5  = CARRY((\DT_U|ADDR_X [2] & !\DT_U|Add2~3 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~3 ),
	.combout(\DT_U|Add2~4_combout ),
	.cout(\DT_U|Add2~5 ));
// synopsys translate_off
defparam \DT_U|Add2~4 .lut_mask = 16'hC30C;
defparam \DT_U|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \DT_U|ADDR_X[2]~1 (
// Equation(s):
// \DT_U|ADDR_X[2]~1_combout  = (\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add2~4_combout ))) # (!\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add3~4_combout ))

	.dataa(\DT_U|Add3~4_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(gnd),
	.datad(\DT_U|Add2~4_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[2]~1 .lut_mask = 16'hEE22;
defparam \DT_U|ADDR_X[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \DT_U|ADDR_X[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[2]~1_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[2] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \DT_U|Add3~6 (
// Equation(s):
// \DT_U|Add3~6_combout  = (\DT_U|ADDR_X [3] & (\DT_U|Add3~5  & VCC)) # (!\DT_U|ADDR_X [3] & (!\DT_U|Add3~5 ))
// \DT_U|Add3~7  = CARRY((!\DT_U|ADDR_X [3] & !\DT_U|Add3~5 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~5 ),
	.combout(\DT_U|Add3~6_combout ),
	.cout(\DT_U|Add3~7 ));
// synopsys translate_off
defparam \DT_U|Add3~6 .lut_mask = 16'hC303;
defparam \DT_U|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \DT_U|Add2~6 (
// Equation(s):
// \DT_U|Add2~6_combout  = (\DT_U|ADDR_X [3] & (!\DT_U|Add2~5 )) # (!\DT_U|ADDR_X [3] & ((\DT_U|Add2~5 ) # (GND)))
// \DT_U|Add2~7  = CARRY((!\DT_U|Add2~5 ) # (!\DT_U|ADDR_X [3]))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~5 ),
	.combout(\DT_U|Add2~6_combout ),
	.cout(\DT_U|Add2~7 ));
// synopsys translate_off
defparam \DT_U|Add2~6 .lut_mask = 16'h3C3F;
defparam \DT_U|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \DT_U|ADDR_X[3]~2 (
// Equation(s):
// \DT_U|ADDR_X[3]~2_combout  = (\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add2~6_combout ))) # (!\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add3~6_combout ))

	.dataa(\DT_U|Add3~6_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(gnd),
	.datad(\DT_U|Add2~6_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[3]~2 .lut_mask = 16'hEE22;
defparam \DT_U|ADDR_X[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \DT_U|ADDR_X[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[3]~2_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[3] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \DT_U|Add2~8 (
// Equation(s):
// \DT_U|Add2~8_combout  = (\DT_U|ADDR_X [4] & (\DT_U|Add2~7  $ (GND))) # (!\DT_U|ADDR_X [4] & (!\DT_U|Add2~7  & VCC))
// \DT_U|Add2~9  = CARRY((\DT_U|ADDR_X [4] & !\DT_U|Add2~7 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~7 ),
	.combout(\DT_U|Add2~8_combout ),
	.cout(\DT_U|Add2~9 ));
// synopsys translate_off
defparam \DT_U|Add2~8 .lut_mask = 16'hC30C;
defparam \DT_U|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \DT_U|Add3~8 (
// Equation(s):
// \DT_U|Add3~8_combout  = (\DT_U|ADDR_X [4] & ((GND) # (!\DT_U|Add3~7 ))) # (!\DT_U|ADDR_X [4] & (\DT_U|Add3~7  $ (GND)))
// \DT_U|Add3~9  = CARRY((\DT_U|ADDR_X [4]) # (!\DT_U|Add3~7 ))

	.dataa(\DT_U|ADDR_X [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~7 ),
	.combout(\DT_U|Add3~8_combout ),
	.cout(\DT_U|Add3~9 ));
// synopsys translate_off
defparam \DT_U|Add3~8 .lut_mask = 16'h5AAF;
defparam \DT_U|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \DT_U|ADDR_X[4]~3 (
// Equation(s):
// \DT_U|ADDR_X[4]~3_combout  = (\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add2~8_combout )) # (!\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add3~8_combout )))

	.dataa(\DT_U|Add2~8_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(gnd),
	.datad(\DT_U|Add3~8_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[4]~3 .lut_mask = 16'hBB88;
defparam \DT_U|ADDR_X[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N23
dffeas \DT_U|ADDR_X[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[4]~3_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[4] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \DT_U|Add3~10 (
// Equation(s):
// \DT_U|Add3~10_combout  = (\DT_U|ADDR_X [5] & (\DT_U|Add3~9  & VCC)) # (!\DT_U|ADDR_X [5] & (!\DT_U|Add3~9 ))
// \DT_U|Add3~11  = CARRY((!\DT_U|ADDR_X [5] & !\DT_U|Add3~9 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~9 ),
	.combout(\DT_U|Add3~10_combout ),
	.cout(\DT_U|Add3~11 ));
// synopsys translate_off
defparam \DT_U|Add3~10 .lut_mask = 16'hC303;
defparam \DT_U|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \DT_U|Add2~10 (
// Equation(s):
// \DT_U|Add2~10_combout  = (\DT_U|ADDR_X [5] & (!\DT_U|Add2~9 )) # (!\DT_U|ADDR_X [5] & ((\DT_U|Add2~9 ) # (GND)))
// \DT_U|Add2~11  = CARRY((!\DT_U|Add2~9 ) # (!\DT_U|ADDR_X [5]))

	.dataa(\DT_U|ADDR_X [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~9 ),
	.combout(\DT_U|Add2~10_combout ),
	.cout(\DT_U|Add2~11 ));
// synopsys translate_off
defparam \DT_U|Add2~10 .lut_mask = 16'h5A5F;
defparam \DT_U|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \DT_U|ADDR_X[5]~4 (
// Equation(s):
// \DT_U|ADDR_X[5]~4_combout  = (\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add2~10_combout ))) # (!\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add3~10_combout ))

	.dataa(\DT_U|Add3~10_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(gnd),
	.datad(\DT_U|Add2~10_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[5]~4 .lut_mask = 16'hEE22;
defparam \DT_U|ADDR_X[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N1
dffeas \DT_U|ADDR_X[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[5]~4_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[5] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \DT_U|Add3~12 (
// Equation(s):
// \DT_U|Add3~12_combout  = (\DT_U|ADDR_X [6] & ((GND) # (!\DT_U|Add3~11 ))) # (!\DT_U|ADDR_X [6] & (\DT_U|Add3~11  $ (GND)))
// \DT_U|Add3~13  = CARRY((\DT_U|ADDR_X [6]) # (!\DT_U|Add3~11 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~11 ),
	.combout(\DT_U|Add3~12_combout ),
	.cout(\DT_U|Add3~13 ));
// synopsys translate_off
defparam \DT_U|Add3~12 .lut_mask = 16'h3CCF;
defparam \DT_U|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \DT_U|Add2~12 (
// Equation(s):
// \DT_U|Add2~12_combout  = (\DT_U|ADDR_X [6] & (\DT_U|Add2~11  $ (GND))) # (!\DT_U|ADDR_X [6] & (!\DT_U|Add2~11  & VCC))
// \DT_U|Add2~13  = CARRY((\DT_U|ADDR_X [6] & !\DT_U|Add2~11 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~11 ),
	.combout(\DT_U|Add2~12_combout ),
	.cout(\DT_U|Add2~13 ));
// synopsys translate_off
defparam \DT_U|Add2~12 .lut_mask = 16'hC30C;
defparam \DT_U|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \DT_U|ADDR_X[6]~5 (
// Equation(s):
// \DT_U|ADDR_X[6]~5_combout  = (\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add2~12_combout ))) # (!\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add3~12_combout ))

	.dataa(\DT_U|Add3~12_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(gnd),
	.datad(\DT_U|Add2~12_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[6]~5 .lut_mask = 16'hEE22;
defparam \DT_U|ADDR_X[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \DT_U|ADDR_X[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[6]~5_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[6] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \DT_U|Add3~14 (
// Equation(s):
// \DT_U|Add3~14_combout  = (\DT_U|ADDR_X [7] & (\DT_U|Add3~13  & VCC)) # (!\DT_U|ADDR_X [7] & (!\DT_U|Add3~13 ))
// \DT_U|Add3~15  = CARRY((!\DT_U|ADDR_X [7] & !\DT_U|Add3~13 ))

	.dataa(\DT_U|ADDR_X [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~13 ),
	.combout(\DT_U|Add3~14_combout ),
	.cout(\DT_U|Add3~15 ));
// synopsys translate_off
defparam \DT_U|Add3~14 .lut_mask = 16'hA505;
defparam \DT_U|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \DT_U|Add2~14 (
// Equation(s):
// \DT_U|Add2~14_combout  = (\DT_U|ADDR_X [7] & (!\DT_U|Add2~13 )) # (!\DT_U|ADDR_X [7] & ((\DT_U|Add2~13 ) # (GND)))
// \DT_U|Add2~15  = CARRY((!\DT_U|Add2~13 ) # (!\DT_U|ADDR_X [7]))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~13 ),
	.combout(\DT_U|Add2~14_combout ),
	.cout(\DT_U|Add2~15 ));
// synopsys translate_off
defparam \DT_U|Add2~14 .lut_mask = 16'h3C3F;
defparam \DT_U|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \DT_U|ADDR_X~24 (
// Equation(s):
// \DT_U|ADDR_X~24_combout  = (\DT_U|ADDR_X[9]~22_combout  & ((\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add2~14_combout ))) # (!\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add3~14_combout ))))

	.dataa(\DT_U|ADDR_X[9]~22_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(\DT_U|Add3~14_combout ),
	.datad(\DT_U|Add2~14_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~24_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~24 .lut_mask = 16'hA820;
defparam \DT_U|ADDR_X~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \DT_U|ADDR_X[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[7] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \DT_U|Equal1~0 (
// Equation(s):
// \DT_U|Equal1~0_combout  = (\DT_U|ADDR_X [7]) # (((\DT_U|ADDR_X [8]) # (!\DT_U|ADDR_X [0])) # (!\DT_U|ADDR_X [9]))

	.dataa(\DT_U|ADDR_X [7]),
	.datab(\DT_U|ADDR_X [9]),
	.datac(\DT_U|ADDR_X [8]),
	.datad(\DT_U|ADDR_X [0]),
	.cin(gnd),
	.combout(\DT_U|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Equal1~0 .lut_mask = 16'hFBFF;
defparam \DT_U|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \DT_U|State_1~0 (
// Equation(s):
// \DT_U|State_1~0_combout  = (\DT_U|ADDR_X [3] & (\DT_U|ADDR_X [1] & (\DT_U|ADDR_X [4] & \DT_U|ADDR_X [2])))

	.dataa(\DT_U|ADDR_X [3]),
	.datab(\DT_U|ADDR_X [1]),
	.datac(\DT_U|ADDR_X [4]),
	.datad(\DT_U|ADDR_X [2]),
	.cin(gnd),
	.combout(\DT_U|State_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~0 .lut_mask = 16'h8000;
defparam \DT_U|State_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \DT_U|Equal1~1 (
// Equation(s):
// \DT_U|Equal1~1_combout  = (\DT_U|Equal1~0_combout ) # (((!\DT_U|ADDR_X [5]) # (!\DT_U|ADDR_X [6])) # (!\DT_U|State_1~0_combout ))

	.dataa(\DT_U|Equal1~0_combout ),
	.datab(\DT_U|State_1~0_combout ),
	.datac(\DT_U|ADDR_X [6]),
	.datad(\DT_U|ADDR_X [5]),
	.cin(gnd),
	.combout(\DT_U|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Equal1~1 .lut_mask = 16'hBFFF;
defparam \DT_U|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneive_lcell_comb \DT_U|ADDR_Y~9 (
// Equation(s):
// \DT_U|ADDR_Y~9_combout  = (\DT_U|Comp_Count [1]) # ((\DT_U|State_1~q ) # (\DT_U|Comp_Count [0]))

	.dataa(\DT_U|Comp_Count [1]),
	.datab(gnd),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|Comp_Count [0]),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~9_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~9 .lut_mask = 16'hFFFA;
defparam \DT_U|ADDR_Y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneive_lcell_comb \DT_U|ADDR_Y~6 (
// Equation(s):
// \DT_U|ADDR_Y~6_combout  = (\DT_U|Comp_Count [0] & ((\DT_U|ADDR_Y [0]))) # (!\DT_U|Comp_Count [0] & (\DT_U|Comp_Count [1]))

	.dataa(\DT_U|Comp_Count [0]),
	.datab(gnd),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|ADDR_Y [0]),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~6_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~6 .lut_mask = 16'hFA50;
defparam \DT_U|ADDR_Y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \DT_U|Add0~0 (
// Equation(s):
// \DT_U|Add0~0_combout  = \DT_U|ADDR_Y [0] $ (GND)
// \DT_U|Add0~1  = CARRY(!\DT_U|ADDR_Y [0])

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DT_U|Add0~0_combout ),
	.cout(\DT_U|Add0~1 ));
// synopsys translate_off
defparam \DT_U|Add0~0 .lut_mask = 16'hCC33;
defparam \DT_U|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \DT_U|Add1~0 (
// Equation(s):
// \DT_U|Add1~0_combout  = \DT_U|ADDR_Y [0] $ (GND)
// \DT_U|Add1~1  = CARRY(!\DT_U|ADDR_Y [0])

	.dataa(\DT_U|ADDR_Y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DT_U|Add1~0_combout ),
	.cout(\DT_U|Add1~1 ));
// synopsys translate_off
defparam \DT_U|Add1~0 .lut_mask = 16'hAA55;
defparam \DT_U|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneive_lcell_comb \DT_U|ADDR_Y~7 (
// Equation(s):
// \DT_U|ADDR_Y~7_combout  = (\DT_U|RW_State.Rw_State_Addr~q  & ((\DT_U|State_1~q  & (\DT_U|Add0~0_combout )) # (!\DT_U|State_1~q  & ((\DT_U|Add1~0_combout ))))) # (!\DT_U|RW_State.Rw_State_Addr~q  & ((\DT_U|State_1~q  & ((\DT_U|Add1~0_combout ))) # 
// (!\DT_U|State_1~q  & (\DT_U|Add0~0_combout ))))

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(\DT_U|Add0~0_combout ),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|Add1~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~7_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~7 .lut_mask = 16'hDE84;
defparam \DT_U|ADDR_Y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneive_lcell_comb \DT_U|ADDR_Y~8 (
// Equation(s):
// \DT_U|ADDR_Y~8_combout  = (\DT_U|RW_State.Rw_State_Addr~q  & (((\DT_U|ADDR_Y~7_combout )))) # (!\DT_U|RW_State.Rw_State_Addr~q  & ((\DT_U|Comp_Count [0] & (!\DT_U|ADDR_Y~6_combout )) # (!\DT_U|Comp_Count [0] & (\DT_U|ADDR_Y~6_combout  & 
// \DT_U|ADDR_Y~7_combout ))))

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(\DT_U|Comp_Count [0]),
	.datac(\DT_U|ADDR_Y~6_combout ),
	.datad(\DT_U|ADDR_Y~7_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~8_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~8 .lut_mask = 16'hBE04;
defparam \DT_U|ADDR_Y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneive_lcell_comb \DT_U|ADDR_Y~10 (
// Equation(s):
// \DT_U|ADDR_Y~10_combout  = (\DT_U|ADDR_Y~8_combout ) # ((!\DT_U|Equal1~1_combout  & (!\DT_U|ADDR_Y~9_combout  & \DT_U|Add1~0_combout )))

	.dataa(\DT_U|Equal1~1_combout ),
	.datab(\DT_U|ADDR_Y~9_combout ),
	.datac(\DT_U|ADDR_Y~8_combout ),
	.datad(\DT_U|Add1~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~10_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~10 .lut_mask = 16'hF1F0;
defparam \DT_U|ADDR_Y~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneive_lcell_comb \DT_U|ADDR_Y~11 (
// Equation(s):
// \DT_U|ADDR_Y~11_combout  = (\DT_U|RW_State.Rw_State_Addr~q  & (\DT_U|RW_State.RW_State_Read~q )) # (!\DT_U|RW_State.Rw_State_Addr~q  & ((\DT_U|Comp_Count [2])))

	.dataa(gnd),
	.datab(\DT_U|RW_State.RW_State_Read~q ),
	.datac(\DT_U|Comp_Count [2]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~11_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~11 .lut_mask = 16'hCCF0;
defparam \DT_U|ADDR_Y~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneive_lcell_comb \DT_U|ADDR_Y~4 (
// Equation(s):
// \DT_U|ADDR_Y~4_combout  = (!\DT_U|Comp_Count [1] & (\DT_U|Add0~0_combout  & (\DT_U|State_1~q  & !\DT_U|Comp_Count [0])))

	.dataa(\DT_U|Comp_Count [1]),
	.datab(\DT_U|Add0~0_combout ),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|Comp_Count [0]),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~4_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~4 .lut_mask = 16'h0040;
defparam \DT_U|ADDR_Y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \DT_U|Equal2~1 (
// Equation(s):
// \DT_U|Equal2~1_combout  = (\DT_U|ADDR_X [4]) # ((\DT_U|ADDR_X [3]) # ((\DT_U|ADDR_X [5]) # (\DT_U|ADDR_X [2])))

	.dataa(\DT_U|ADDR_X [4]),
	.datab(\DT_U|ADDR_X [3]),
	.datac(\DT_U|ADDR_X [5]),
	.datad(\DT_U|ADDR_X [2]),
	.cin(gnd),
	.combout(\DT_U|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Equal2~1 .lut_mask = 16'hFFFE;
defparam \DT_U|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \DT_U|Equal2~0 (
// Equation(s):
// \DT_U|Equal2~0_combout  = (\DT_U|ADDR_X [1]) # ((\DT_U|ADDR_X [7]) # ((\DT_U|ADDR_X [8]) # (\DT_U|ADDR_X [0])))

	.dataa(\DT_U|ADDR_X [1]),
	.datab(\DT_U|ADDR_X [7]),
	.datac(\DT_U|ADDR_X [8]),
	.datad(\DT_U|ADDR_X [0]),
	.cin(gnd),
	.combout(\DT_U|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Equal2~0 .lut_mask = 16'hFFFE;
defparam \DT_U|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \DT_U|Equal2~2 (
// Equation(s):
// \DT_U|Equal2~2_combout  = (\DT_U|ADDR_X [6]) # ((\DT_U|ADDR_X [9]) # ((\DT_U|Equal2~1_combout ) # (\DT_U|Equal2~0_combout )))

	.dataa(\DT_U|ADDR_X [6]),
	.datab(\DT_U|ADDR_X [9]),
	.datac(\DT_U|Equal2~1_combout ),
	.datad(\DT_U|Equal2~0_combout ),
	.cin(gnd),
	.combout(\DT_U|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Equal2~2 .lut_mask = 16'hFFFE;
defparam \DT_U|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~2 (
// Equation(s):
// \DT_U|ADDR_Y[8]~2_combout  = (!\DT_U|Comp_Count [1] & !\DT_U|RW_State.Rw_State_Addr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DT_U|Comp_Count [1]),
	.datad(\DT_U|RW_State.Rw_State_Addr~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~2 .lut_mask = 16'h000F;
defparam \DT_U|ADDR_Y[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~3 (
// Equation(s):
// \DT_U|ADDR_Y[8]~3_combout  = (\DT_U|ADDR_Y[8]~2_combout  & ((\DT_U|State_1~q  & (\DT_U|Equal2~2_combout )) # (!\DT_U|State_1~q  & ((\DT_U|Equal1~1_combout )))))

	.dataa(\DT_U|Equal2~2_combout ),
	.datab(\DT_U|State_1~q ),
	.datac(\DT_U|Equal1~1_combout ),
	.datad(\DT_U|ADDR_Y[8]~2_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~3 .lut_mask = 16'hB800;
defparam \DT_U|ADDR_Y[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneive_lcell_comb \DT_U|ADDR_Y~5 (
// Equation(s):
// \DT_U|ADDR_Y~5_combout  = (\DT_U|ADDR_Y~4_combout  & (((\DT_U|ADDR_Y[8]~3_combout  & !\DT_U|ADDR_Y [0])) # (!\DT_U|Equal2~2_combout ))) # (!\DT_U|ADDR_Y~4_combout  & (\DT_U|ADDR_Y[8]~3_combout  & ((!\DT_U|ADDR_Y [0]))))

	.dataa(\DT_U|ADDR_Y~4_combout ),
	.datab(\DT_U|ADDR_Y[8]~3_combout ),
	.datac(\DT_U|Equal2~2_combout ),
	.datad(\DT_U|ADDR_Y [0]),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~5_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~5 .lut_mask = 16'h0ACE;
defparam \DT_U|ADDR_Y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneive_lcell_comb \DT_U|ADDR_Y~12 (
// Equation(s):
// \DT_U|ADDR_Y~12_combout  = (\DT_U|ADDR_Y~11_combout  & (((!\DT_U|ADDR_Y [0])))) # (!\DT_U|ADDR_Y~11_combout  & ((\DT_U|ADDR_Y~10_combout ) # ((\DT_U|ADDR_Y~5_combout ))))

	.dataa(\DT_U|ADDR_Y~10_combout ),
	.datab(\DT_U|ADDR_Y [0]),
	.datac(\DT_U|ADDR_Y~11_combout ),
	.datad(\DT_U|ADDR_Y~5_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~12_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~12 .lut_mask = 16'h3F3A;
defparam \DT_U|ADDR_Y~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneive_lcell_comb \DT_U|ADDR_Y~27 (
// Equation(s):
// \DT_U|ADDR_Y~27_combout  = (\computing~q  & ((\DT_U|finish~q  & (\DT_U|ADDR_Y [0])) # (!\DT_U|finish~q  & ((!\DT_U|ADDR_Y~12_combout )))))

	.dataa(\DT_U|finish~q ),
	.datab(\computing~q ),
	.datac(\DT_U|ADDR_Y [0]),
	.datad(\DT_U|ADDR_Y~12_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~27_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~27 .lut_mask = 16'h80C4;
defparam \DT_U|ADDR_Y~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \DT_U|ADDR_Y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[0] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \DT_U|Add0~2 (
// Equation(s):
// \DT_U|Add0~2_combout  = (\DT_U|ADDR_Y [1] & (\DT_U|Add0~1  & VCC)) # (!\DT_U|ADDR_Y [1] & (!\DT_U|Add0~1 ))
// \DT_U|Add0~3  = CARRY((!\DT_U|ADDR_Y [1] & !\DT_U|Add0~1 ))

	.dataa(\DT_U|ADDR_Y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~1 ),
	.combout(\DT_U|Add0~2_combout ),
	.cout(\DT_U|Add0~3 ));
// synopsys translate_off
defparam \DT_U|Add0~2 .lut_mask = 16'hA505;
defparam \DT_U|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \DT_U|Add1~2 (
// Equation(s):
// \DT_U|Add1~2_combout  = (\DT_U|ADDR_Y [1] & (!\DT_U|Add1~1 )) # (!\DT_U|ADDR_Y [1] & ((\DT_U|Add1~1 ) # (GND)))
// \DT_U|Add1~3  = CARRY((!\DT_U|Add1~1 ) # (!\DT_U|ADDR_Y [1]))

	.dataa(\DT_U|ADDR_Y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~1 ),
	.combout(\DT_U|Add1~2_combout ),
	.cout(\DT_U|Add1~3 ));
// synopsys translate_off
defparam \DT_U|Add1~2 .lut_mask = 16'h5A5F;
defparam \DT_U|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~13 (
// Equation(s):
// \DT_U|ADDR_Y[8]~13_combout  = \DT_U|State_1~q  $ (((\DT_U|Comp_Count [1] & !\DT_U|RW_State.RW_State_Wire~q )))

	.dataa(\DT_U|Comp_Count [1]),
	.datab(gnd),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|RW_State.RW_State_Wire~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~13 .lut_mask = 16'hF05A;
defparam \DT_U|ADDR_Y[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \DT_U|ADDR_Y~14 (
// Equation(s):
// \DT_U|ADDR_Y~14_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add0~2_combout )) # (!\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add1~2_combout )))))

	.dataa(\DT_U|Add0~2_combout ),
	.datab(\DT_U|Add1~2_combout ),
	.datac(\DT_U|ADDR_Y[8]~13_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~14_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~14 .lut_mask = 16'hAC00;
defparam \DT_U|ADDR_Y~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~16 (
// Equation(s):
// \DT_U|ADDR_Y[8]~16_combout  = (\DT_U|always0~0_combout  & ((\DT_U|RW_State.RW_State_Read~q ) # ((!\DT_U|RW_State.Rw_State_Addr~q  & \DT_U|Comp_Count [0]))))

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(\DT_U|Comp_Count [0]),
	.datac(\DT_U|RW_State.RW_State_Read~q ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~16 .lut_mask = 16'hF400;
defparam \DT_U|ADDR_Y[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~15 (
// Equation(s):
// \DT_U|ADDR_Y[8]~15_combout  = (\computing~q  & ((\DT_U|finish~q ) # ((!\DT_U|RW_State.Rw_State_Addr~q  & \DT_U|Comp_Count [2]))))

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(\computing~q ),
	.datac(\DT_U|Comp_Count [2]),
	.datad(\DT_U|finish~q ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~15 .lut_mask = 16'hCC40;
defparam \DT_U|ADDR_Y[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneive_lcell_comb \DT_U|ADDR_Y[8]~17 (
// Equation(s):
// \DT_U|ADDR_Y[8]~17_combout  = (!\DT_U|ADDR_Y[8]~16_combout  & (!\DT_U|ADDR_Y[8]~15_combout  & ((!\DT_U|always0~0_combout ) # (!\DT_U|ADDR_Y[8]~3_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~16_combout ),
	.datab(\DT_U|ADDR_Y[8]~15_combout ),
	.datac(\DT_U|ADDR_Y[8]~3_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y[8]~17 .lut_mask = 16'h0111;
defparam \DT_U|ADDR_Y[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \DT_U|ADDR_Y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[1] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \DT_U|Add1~4 (
// Equation(s):
// \DT_U|Add1~4_combout  = (\DT_U|ADDR_Y [2] & (\DT_U|Add1~3  $ (GND))) # (!\DT_U|ADDR_Y [2] & (!\DT_U|Add1~3  & VCC))
// \DT_U|Add1~5  = CARRY((\DT_U|ADDR_Y [2] & !\DT_U|Add1~3 ))

	.dataa(\DT_U|ADDR_Y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~3 ),
	.combout(\DT_U|Add1~4_combout ),
	.cout(\DT_U|Add1~5 ));
// synopsys translate_off
defparam \DT_U|Add1~4 .lut_mask = 16'hA50A;
defparam \DT_U|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \DT_U|Add0~4 (
// Equation(s):
// \DT_U|Add0~4_combout  = (\DT_U|ADDR_Y [2] & ((GND) # (!\DT_U|Add0~3 ))) # (!\DT_U|ADDR_Y [2] & (\DT_U|Add0~3  $ (GND)))
// \DT_U|Add0~5  = CARRY((\DT_U|ADDR_Y [2]) # (!\DT_U|Add0~3 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~3 ),
	.combout(\DT_U|Add0~4_combout ),
	.cout(\DT_U|Add0~5 ));
// synopsys translate_off
defparam \DT_U|Add0~4 .lut_mask = 16'h3CCF;
defparam \DT_U|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneive_lcell_comb \DT_U|ADDR_Y~18 (
// Equation(s):
// \DT_U|ADDR_Y~18_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add0~4_combout ))) # (!\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add1~4_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add1~4_combout ),
	.datac(\DT_U|Add0~4_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~18_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~18 .lut_mask = 16'hE400;
defparam \DT_U|ADDR_Y~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \DT_U|ADDR_Y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[2] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \DT_U|Add1~6 (
// Equation(s):
// \DT_U|Add1~6_combout  = (\DT_U|ADDR_Y [3] & (!\DT_U|Add1~5 )) # (!\DT_U|ADDR_Y [3] & ((\DT_U|Add1~5 ) # (GND)))
// \DT_U|Add1~7  = CARRY((!\DT_U|Add1~5 ) # (!\DT_U|ADDR_Y [3]))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~5 ),
	.combout(\DT_U|Add1~6_combout ),
	.cout(\DT_U|Add1~7 ));
// synopsys translate_off
defparam \DT_U|Add1~6 .lut_mask = 16'h3C3F;
defparam \DT_U|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \DT_U|Add0~6 (
// Equation(s):
// \DT_U|Add0~6_combout  = (\DT_U|ADDR_Y [3] & (\DT_U|Add0~5  & VCC)) # (!\DT_U|ADDR_Y [3] & (!\DT_U|Add0~5 ))
// \DT_U|Add0~7  = CARRY((!\DT_U|ADDR_Y [3] & !\DT_U|Add0~5 ))

	.dataa(\DT_U|ADDR_Y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~5 ),
	.combout(\DT_U|Add0~6_combout ),
	.cout(\DT_U|Add0~7 ));
// synopsys translate_off
defparam \DT_U|Add0~6 .lut_mask = 16'hA505;
defparam \DT_U|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneive_lcell_comb \DT_U|ADDR_Y~19 (
// Equation(s):
// \DT_U|ADDR_Y~19_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add0~6_combout ))) # (!\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add1~6_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add1~6_combout ),
	.datac(\DT_U|always0~0_combout ),
	.datad(\DT_U|Add0~6_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~19_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~19 .lut_mask = 16'hE040;
defparam \DT_U|ADDR_Y~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \DT_U|ADDR_Y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~19_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[3] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneive_lcell_comb \DT_U|Add0~8 (
// Equation(s):
// \DT_U|Add0~8_combout  = (\DT_U|ADDR_Y [4] & ((GND) # (!\DT_U|Add0~7 ))) # (!\DT_U|ADDR_Y [4] & (\DT_U|Add0~7  $ (GND)))
// \DT_U|Add0~9  = CARRY((\DT_U|ADDR_Y [4]) # (!\DT_U|Add0~7 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~7 ),
	.combout(\DT_U|Add0~8_combout ),
	.cout(\DT_U|Add0~9 ));
// synopsys translate_off
defparam \DT_U|Add0~8 .lut_mask = 16'h3CCF;
defparam \DT_U|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \DT_U|Add1~8 (
// Equation(s):
// \DT_U|Add1~8_combout  = (\DT_U|ADDR_Y [4] & (\DT_U|Add1~7  $ (GND))) # (!\DT_U|ADDR_Y [4] & (!\DT_U|Add1~7  & VCC))
// \DT_U|Add1~9  = CARRY((\DT_U|ADDR_Y [4] & !\DT_U|Add1~7 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~7 ),
	.combout(\DT_U|Add1~8_combout ),
	.cout(\DT_U|Add1~9 ));
// synopsys translate_off
defparam \DT_U|Add1~8 .lut_mask = 16'hC30C;
defparam \DT_U|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneive_lcell_comb \DT_U|ADDR_Y~20 (
// Equation(s):
// \DT_U|ADDR_Y~20_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add0~8_combout )) # (!\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add1~8_combout )))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add0~8_combout ),
	.datac(\DT_U|Add1~8_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~20_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~20 .lut_mask = 16'hD800;
defparam \DT_U|ADDR_Y~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \DT_U|ADDR_Y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[4] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \DT_U|finish~4 (
// Equation(s):
// \DT_U|finish~4_combout  = (!\DT_U|ADDR_Y [1] & (!\DT_U|ADDR_Y [4] & (!\DT_U|ADDR_Y [3] & !\DT_U|ADDR_Y [2])))

	.dataa(\DT_U|ADDR_Y [1]),
	.datab(\DT_U|ADDR_Y [4]),
	.datac(\DT_U|ADDR_Y [3]),
	.datad(\DT_U|ADDR_Y [2]),
	.cin(gnd),
	.combout(\DT_U|finish~4_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|finish~4 .lut_mask = 16'h0001;
defparam \DT_U|finish~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \DT_U|Add1~10 (
// Equation(s):
// \DT_U|Add1~10_combout  = (\DT_U|ADDR_Y [5] & (!\DT_U|Add1~9 )) # (!\DT_U|ADDR_Y [5] & ((\DT_U|Add1~9 ) # (GND)))
// \DT_U|Add1~11  = CARRY((!\DT_U|Add1~9 ) # (!\DT_U|ADDR_Y [5]))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~9 ),
	.combout(\DT_U|Add1~10_combout ),
	.cout(\DT_U|Add1~11 ));
// synopsys translate_off
defparam \DT_U|Add1~10 .lut_mask = 16'h3C3F;
defparam \DT_U|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneive_lcell_comb \DT_U|Add0~10 (
// Equation(s):
// \DT_U|Add0~10_combout  = (\DT_U|ADDR_Y [5] & (\DT_U|Add0~9  & VCC)) # (!\DT_U|ADDR_Y [5] & (!\DT_U|Add0~9 ))
// \DT_U|Add0~11  = CARRY((!\DT_U|ADDR_Y [5] & !\DT_U|Add0~9 ))

	.dataa(\DT_U|ADDR_Y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~9 ),
	.combout(\DT_U|Add0~10_combout ),
	.cout(\DT_U|Add0~11 ));
// synopsys translate_off
defparam \DT_U|Add0~10 .lut_mask = 16'hA505;
defparam \DT_U|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \DT_U|ADDR_Y~21 (
// Equation(s):
// \DT_U|ADDR_Y~21_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add0~10_combout ))) # (!\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add1~10_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add1~10_combout ),
	.datac(\DT_U|always0~0_combout ),
	.datad(\DT_U|Add0~10_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~21_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~21 .lut_mask = 16'hE040;
defparam \DT_U|ADDR_Y~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \DT_U|ADDR_Y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[5] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \DT_U|Add0~12 (
// Equation(s):
// \DT_U|Add0~12_combout  = (\DT_U|ADDR_Y [6] & ((GND) # (!\DT_U|Add0~11 ))) # (!\DT_U|ADDR_Y [6] & (\DT_U|Add0~11  $ (GND)))
// \DT_U|Add0~13  = CARRY((\DT_U|ADDR_Y [6]) # (!\DT_U|Add0~11 ))

	.dataa(\DT_U|ADDR_Y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~11 ),
	.combout(\DT_U|Add0~12_combout ),
	.cout(\DT_U|Add0~13 ));
// synopsys translate_off
defparam \DT_U|Add0~12 .lut_mask = 16'h5AAF;
defparam \DT_U|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \DT_U|Add1~12 (
// Equation(s):
// \DT_U|Add1~12_combout  = (\DT_U|ADDR_Y [6] & (\DT_U|Add1~11  $ (GND))) # (!\DT_U|ADDR_Y [6] & (!\DT_U|Add1~11  & VCC))
// \DT_U|Add1~13  = CARRY((\DT_U|ADDR_Y [6] & !\DT_U|Add1~11 ))

	.dataa(\DT_U|ADDR_Y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~11 ),
	.combout(\DT_U|Add1~12_combout ),
	.cout(\DT_U|Add1~13 ));
// synopsys translate_off
defparam \DT_U|Add1~12 .lut_mask = 16'hA50A;
defparam \DT_U|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneive_lcell_comb \DT_U|ADDR_Y~22 (
// Equation(s):
// \DT_U|ADDR_Y~22_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add0~12_combout )) # (!\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add1~12_combout )))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add0~12_combout ),
	.datac(\DT_U|Add1~12_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~22_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~22 .lut_mask = 16'hD800;
defparam \DT_U|ADDR_Y~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \DT_U|ADDR_Y[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DT_U|ADDR_Y~22_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[6] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \DT_U|Add1~14 (
// Equation(s):
// \DT_U|Add1~14_combout  = (\DT_U|ADDR_Y [7] & (!\DT_U|Add1~13 )) # (!\DT_U|ADDR_Y [7] & ((\DT_U|Add1~13 ) # (GND)))
// \DT_U|Add1~15  = CARRY((!\DT_U|Add1~13 ) # (!\DT_U|ADDR_Y [7]))

	.dataa(\DT_U|ADDR_Y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~13 ),
	.combout(\DT_U|Add1~14_combout ),
	.cout(\DT_U|Add1~15 ));
// synopsys translate_off
defparam \DT_U|Add1~14 .lut_mask = 16'h5A5F;
defparam \DT_U|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \DT_U|Add0~14 (
// Equation(s):
// \DT_U|Add0~14_combout  = (\DT_U|ADDR_Y [7] & (\DT_U|Add0~13  & VCC)) # (!\DT_U|ADDR_Y [7] & (!\DT_U|Add0~13 ))
// \DT_U|Add0~15  = CARRY((!\DT_U|ADDR_Y [7] & !\DT_U|Add0~13 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~13 ),
	.combout(\DT_U|Add0~14_combout ),
	.cout(\DT_U|Add0~15 ));
// synopsys translate_off
defparam \DT_U|Add0~14 .lut_mask = 16'hC303;
defparam \DT_U|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \DT_U|ADDR_Y~23 (
// Equation(s):
// \DT_U|ADDR_Y~23_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add0~14_combout ))) # (!\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add1~14_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add1~14_combout ),
	.datac(\DT_U|always0~0_combout ),
	.datad(\DT_U|Add0~14_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~23_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~23 .lut_mask = 16'hE040;
defparam \DT_U|ADDR_Y~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \DT_U|ADDR_Y[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~23_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[7] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \DT_U|Add1~16 (
// Equation(s):
// \DT_U|Add1~16_combout  = (\DT_U|ADDR_Y [8] & (\DT_U|Add1~15  $ (GND))) # (!\DT_U|ADDR_Y [8] & (!\DT_U|Add1~15  & VCC))
// \DT_U|Add1~17  = CARRY((\DT_U|ADDR_Y [8] & !\DT_U|Add1~15 ))

	.dataa(\DT_U|ADDR_Y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add1~15 ),
	.combout(\DT_U|Add1~16_combout ),
	.cout(\DT_U|Add1~17 ));
// synopsys translate_off
defparam \DT_U|Add1~16 .lut_mask = 16'hA50A;
defparam \DT_U|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \DT_U|Add0~16 (
// Equation(s):
// \DT_U|Add0~16_combout  = (\DT_U|ADDR_Y [8] & ((GND) # (!\DT_U|Add0~15 ))) # (!\DT_U|ADDR_Y [8] & (\DT_U|Add0~15  $ (GND)))
// \DT_U|Add0~17  = CARRY((\DT_U|ADDR_Y [8]) # (!\DT_U|Add0~15 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_Y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add0~15 ),
	.combout(\DT_U|Add0~16_combout ),
	.cout(\DT_U|Add0~17 ));
// synopsys translate_off
defparam \DT_U|Add0~16 .lut_mask = 16'h3CCF;
defparam \DT_U|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \DT_U|ADDR_Y~24 (
// Equation(s):
// \DT_U|ADDR_Y~24_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add0~16_combout ))) # (!\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add1~16_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add1~16_combout ),
	.datac(\DT_U|Add0~16_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~24_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~24 .lut_mask = 16'hE400;
defparam \DT_U|ADDR_Y~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \DT_U|ADDR_Y[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[8] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \DT_U|finish~3 (
// Equation(s):
// \DT_U|finish~3_combout  = (!\DT_U|ADDR_Y [8] & (!\DT_U|ADDR_Y [5] & (!\DT_U|ADDR_Y [7] & !\DT_U|ADDR_Y [6])))

	.dataa(\DT_U|ADDR_Y [8]),
	.datab(\DT_U|ADDR_Y [5]),
	.datac(\DT_U|ADDR_Y [7]),
	.datad(\DT_U|ADDR_Y [6]),
	.cin(gnd),
	.combout(\DT_U|finish~3_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|finish~3 .lut_mask = 16'h0001;
defparam \DT_U|finish~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \DT_U|Add1~18 (
// Equation(s):
// \DT_U|Add1~18_combout  = \DT_U|ADDR_Y [9] $ (\DT_U|Add1~17 )

	.dataa(\DT_U|ADDR_Y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DT_U|Add1~17 ),
	.combout(\DT_U|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Add1~18 .lut_mask = 16'h5A5A;
defparam \DT_U|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \DT_U|Add0~18 (
// Equation(s):
// \DT_U|Add0~18_combout  = \DT_U|ADDR_Y [9] $ (!\DT_U|Add0~17 )

	.dataa(\DT_U|ADDR_Y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DT_U|Add0~17 ),
	.combout(\DT_U|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Add0~18 .lut_mask = 16'hA5A5;
defparam \DT_U|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \DT_U|ADDR_Y~25 (
// Equation(s):
// \DT_U|ADDR_Y~25_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_Y[8]~13_combout  & ((\DT_U|Add0~18_combout ))) # (!\DT_U|ADDR_Y[8]~13_combout  & (\DT_U|Add1~18_combout ))))

	.dataa(\DT_U|ADDR_Y[8]~13_combout ),
	.datab(\DT_U|Add1~18_combout ),
	.datac(\DT_U|Add0~18_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_Y~25_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_Y~25 .lut_mask = 16'hE400;
defparam \DT_U|ADDR_Y~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \DT_U|ADDR_Y[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_Y~25_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_Y[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_Y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_Y[9] .is_wysiwyg = "true";
defparam \DT_U|ADDR_Y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneive_lcell_comb \DT_U|finish~2 (
// Equation(s):
// \DT_U|finish~2_combout  = (!\DT_U|Equal2~2_combout  & (!\DT_U|ADDR_Y [9] & (\DT_U|State_1~q  & \DT_U|always0~0_combout )))

	.dataa(\DT_U|Equal2~2_combout ),
	.datab(\DT_U|ADDR_Y [9]),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|finish~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|finish~2 .lut_mask = 16'h1000;
defparam \DT_U|finish~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \DT_U|finish~5 (
// Equation(s):
// \DT_U|finish~5_combout  = (\DT_U|finish~4_combout  & (\DT_U|finish~3_combout  & (!\DT_U|ADDR_Y [0] & \DT_U|finish~2_combout )))

	.dataa(\DT_U|finish~4_combout ),
	.datab(\DT_U|finish~3_combout ),
	.datac(\DT_U|ADDR_Y [0]),
	.datad(\DT_U|finish~2_combout ),
	.cin(gnd),
	.combout(\DT_U|finish~5_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|finish~5 .lut_mask = 16'h0800;
defparam \DT_U|finish~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneive_lcell_comb \DT_U|finish~6 (
// Equation(s):
// \DT_U|finish~6_combout  = (\DT_U|finish~5_combout ) # ((\computing~q  & \DT_U|finish~q ))

	.dataa(gnd),
	.datab(\computing~q ),
	.datac(\DT_U|finish~q ),
	.datad(\DT_U|finish~5_combout ),
	.cin(gnd),
	.combout(\DT_U|finish~6_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|finish~6 .lut_mask = 16'hFFC0;
defparam \DT_U|finish~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \DT_U|finish (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|finish~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|finish .is_wysiwyg = "true";
defparam \DT_U|finish .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \write_bt~input (
	.i(write_bt),
	.ibar(gnd),
	.o(\write_bt~input_o ));
// synopsys translate_off
defparam \write_bt~input .bus_hold = "false";
defparam \write_bt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \DT_bt~input (
	.i(DT_bt),
	.ibar(gnd),
	.o(\DT_bt~input_o ));
// synopsys translate_off
defparam \DT_bt~input .bus_hold = "false";
defparam \DT_bt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y26_N23
dffeas c_key(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DT_bt~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam c_key.is_wysiwyg = "true";
defparam c_key.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
cycloneive_lcell_comb \w_key~feeder (
// Equation(s):
// \w_key~feeder_combout  = \write_bt~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_bt~input_o ),
	.cin(gnd),
	.combout(\w_key~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \w_key~feeder .lut_mask = 16'hFF00;
defparam \w_key~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N21
dffeas w_key(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\w_key~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam w_key.is_wysiwyg = "true";
defparam w_key.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \computing~1 (
// Equation(s):
// \computing~1_combout  = (!\DT_bt~input_o  & (\c_key~q  & ((\write_bt~input_o ) # (!\w_key~q ))))

	.dataa(\write_bt~input_o ),
	.datab(\DT_bt~input_o ),
	.datac(\c_key~q ),
	.datad(\w_key~q ),
	.cin(gnd),
	.combout(\computing~1_combout ),
	.cout());
// synopsys translate_off
defparam \computing~1 .lut_mask = 16'h2030;
defparam \computing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \computing~0 (
// Equation(s):
// \computing~0_combout  = (\computing~q  & (!\DT_U|finish~q )) # (!\computing~q  & ((\computing~1_combout )))

	.dataa(gnd),
	.datab(\DT_U|finish~q ),
	.datac(\computing~q ),
	.datad(\computing~1_combout ),
	.cin(gnd),
	.combout(\computing~0_combout ),
	.cout());
// synopsys translate_off
defparam \computing~0 .lut_mask = 16'h3F30;
defparam \computing~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \writeing_CE~1 (
// Equation(s):
// \writeing_CE~1_combout  = ((!\write_bt~input_o  & (!\computing~q  & \w_key~q ))) # (!\writeing_CE~q )

	.dataa(\write_bt~input_o ),
	.datab(\writeing_CE~q ),
	.datac(\computing~q ),
	.datad(\w_key~q ),
	.cin(gnd),
	.combout(\writeing_CE~1_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_CE~1 .lut_mask = 16'h3733;
defparam \writeing_CE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \writeYcnt[0]~10 (
// Equation(s):
// \writeYcnt[0]~10_combout  = writeYcnt[0] $ (VCC)
// \writeYcnt[0]~11  = CARRY(writeYcnt[0])

	.dataa(gnd),
	.datab(writeYcnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\writeYcnt[0]~10_combout ),
	.cout(\writeYcnt[0]~11 ));
// synopsys translate_off
defparam \writeYcnt[0]~10 .lut_mask = 16'h33CC;
defparam \writeYcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \writeXcnt[0]~10 (
// Equation(s):
// \writeXcnt[0]~10_combout  = writeXcnt[0] $ (VCC)
// \writeXcnt[0]~11  = CARRY(writeXcnt[0])

	.dataa(gnd),
	.datab(writeXcnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\writeXcnt[0]~10_combout ),
	.cout(\writeXcnt[0]~11 ));
// synopsys translate_off
defparam \writeXcnt[0]~10 .lut_mask = 16'h33CC;
defparam \writeXcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneive_lcell_comb \LessThan9~0 (
// Equation(s):
// \LessThan9~0_combout  = (((!writeYcnt[6]) # (!writeYcnt[7])) # (!writeYcnt[8])) # (!writeYcnt[5])

	.dataa(writeYcnt[5]),
	.datab(writeYcnt[8]),
	.datac(writeYcnt[7]),
	.datad(writeYcnt[6]),
	.cin(gnd),
	.combout(\LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~0 .lut_mask = 16'h7FFF;
defparam \LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneive_lcell_comb \writeing_CE~0 (
// Equation(s):
// \writeing_CE~0_combout  = (\LessThan9~0_combout  & (!writeYcnt[9] & (\writeing~q  & \writeing_CE~q )))

	.dataa(\LessThan9~0_combout ),
	.datab(writeYcnt[9]),
	.datac(\writeing~q ),
	.datad(\writeing_CE~q ),
	.cin(gnd),
	.combout(\writeing_CE~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_CE~0 .lut_mask = 16'h2000;
defparam \writeing_CE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneive_lcell_comb \writeXcnt[0]~13 (
// Equation(s):
// \writeXcnt[0]~13_combout  = (\rst~input_o  & ((\writeing~q ) # ((!\write_bt~input_o  & \w_key~q ))))

	.dataa(\rst~input_o ),
	.datab(\write_bt~input_o ),
	.datac(\writeing~q ),
	.datad(\w_key~q ),
	.cin(gnd),
	.combout(\writeXcnt[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \writeXcnt[0]~13 .lut_mask = 16'hA2A0;
defparam \writeXcnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneive_lcell_comb \writeXcnt[0]~14 (
// Equation(s):
// \writeXcnt[0]~14_combout  = (\writeXcnt[0]~13_combout  & ((\writeing_CE~0_combout ) # ((!\computing~q  & !\writeing~q ))))

	.dataa(\computing~q ),
	.datab(\writeing_CE~0_combout ),
	.datac(\writeing~q ),
	.datad(\writeXcnt[0]~13_combout ),
	.cin(gnd),
	.combout(\writeXcnt[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \writeXcnt[0]~14 .lut_mask = 16'hCD00;
defparam \writeXcnt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \writeXcnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[0] .is_wysiwyg = "true";
defparam \writeXcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneive_lcell_comb \writeXcnt[1]~15 (
// Equation(s):
// \writeXcnt[1]~15_combout  = (writeXcnt[1] & (!\writeXcnt[0]~11 )) # (!writeXcnt[1] & ((\writeXcnt[0]~11 ) # (GND)))
// \writeXcnt[1]~16  = CARRY((!\writeXcnt[0]~11 ) # (!writeXcnt[1]))

	.dataa(writeXcnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[0]~11 ),
	.combout(\writeXcnt[1]~15_combout ),
	.cout(\writeXcnt[1]~16 ));
// synopsys translate_off
defparam \writeXcnt[1]~15 .lut_mask = 16'h5A5F;
defparam \writeXcnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N11
dffeas \writeXcnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[1] .is_wysiwyg = "true";
defparam \writeXcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneive_lcell_comb \writeXcnt[2]~17 (
// Equation(s):
// \writeXcnt[2]~17_combout  = (writeXcnt[2] & (\writeXcnt[1]~16  $ (GND))) # (!writeXcnt[2] & (!\writeXcnt[1]~16  & VCC))
// \writeXcnt[2]~18  = CARRY((writeXcnt[2] & !\writeXcnt[1]~16 ))

	.dataa(writeXcnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[1]~16 ),
	.combout(\writeXcnt[2]~17_combout ),
	.cout(\writeXcnt[2]~18 ));
// synopsys translate_off
defparam \writeXcnt[2]~17 .lut_mask = 16'hA50A;
defparam \writeXcnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N13
dffeas \writeXcnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[2] .is_wysiwyg = "true";
defparam \writeXcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneive_lcell_comb \writeXcnt[3]~19 (
// Equation(s):
// \writeXcnt[3]~19_combout  = (writeXcnt[3] & (!\writeXcnt[2]~18 )) # (!writeXcnt[3] & ((\writeXcnt[2]~18 ) # (GND)))
// \writeXcnt[3]~20  = CARRY((!\writeXcnt[2]~18 ) # (!writeXcnt[3]))

	.dataa(gnd),
	.datab(writeXcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[2]~18 ),
	.combout(\writeXcnt[3]~19_combout ),
	.cout(\writeXcnt[3]~20 ));
// synopsys translate_off
defparam \writeXcnt[3]~19 .lut_mask = 16'h3C3F;
defparam \writeXcnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N15
dffeas \writeXcnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[3] .is_wysiwyg = "true";
defparam \writeXcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \writeXcnt[4]~21 (
// Equation(s):
// \writeXcnt[4]~21_combout  = (writeXcnt[4] & (\writeXcnt[3]~20  $ (GND))) # (!writeXcnt[4] & (!\writeXcnt[3]~20  & VCC))
// \writeXcnt[4]~22  = CARRY((writeXcnt[4] & !\writeXcnt[3]~20 ))

	.dataa(gnd),
	.datab(writeXcnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[3]~20 ),
	.combout(\writeXcnt[4]~21_combout ),
	.cout(\writeXcnt[4]~22 ));
// synopsys translate_off
defparam \writeXcnt[4]~21 .lut_mask = 16'hC30C;
defparam \writeXcnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N17
dffeas \writeXcnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[4] .is_wysiwyg = "true";
defparam \writeXcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneive_lcell_comb \writeXcnt[5]~23 (
// Equation(s):
// \writeXcnt[5]~23_combout  = (writeXcnt[5] & (!\writeXcnt[4]~22 )) # (!writeXcnt[5] & ((\writeXcnt[4]~22 ) # (GND)))
// \writeXcnt[5]~24  = CARRY((!\writeXcnt[4]~22 ) # (!writeXcnt[5]))

	.dataa(writeXcnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[4]~22 ),
	.combout(\writeXcnt[5]~23_combout ),
	.cout(\writeXcnt[5]~24 ));
// synopsys translate_off
defparam \writeXcnt[5]~23 .lut_mask = 16'h5A5F;
defparam \writeXcnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N19
dffeas \writeXcnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[5] .is_wysiwyg = "true";
defparam \writeXcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneive_lcell_comb \writeXcnt[6]~25 (
// Equation(s):
// \writeXcnt[6]~25_combout  = (writeXcnt[6] & (\writeXcnt[5]~24  $ (GND))) # (!writeXcnt[6] & (!\writeXcnt[5]~24  & VCC))
// \writeXcnt[6]~26  = CARRY((writeXcnt[6] & !\writeXcnt[5]~24 ))

	.dataa(writeXcnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[5]~24 ),
	.combout(\writeXcnt[6]~25_combout ),
	.cout(\writeXcnt[6]~26 ));
// synopsys translate_off
defparam \writeXcnt[6]~25 .lut_mask = 16'hA50A;
defparam \writeXcnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N21
dffeas \writeXcnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[6] .is_wysiwyg = "true";
defparam \writeXcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneive_lcell_comb \writeXcnt[7]~27 (
// Equation(s):
// \writeXcnt[7]~27_combout  = (writeXcnt[7] & (!\writeXcnt[6]~26 )) # (!writeXcnt[7] & ((\writeXcnt[6]~26 ) # (GND)))
// \writeXcnt[7]~28  = CARRY((!\writeXcnt[6]~26 ) # (!writeXcnt[7]))

	.dataa(gnd),
	.datab(writeXcnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[6]~26 ),
	.combout(\writeXcnt[7]~27_combout ),
	.cout(\writeXcnt[7]~28 ));
// synopsys translate_off
defparam \writeXcnt[7]~27 .lut_mask = 16'h3C3F;
defparam \writeXcnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N23
dffeas \writeXcnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[7] .is_wysiwyg = "true";
defparam \writeXcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneive_lcell_comb \writeXcnt[8]~29 (
// Equation(s):
// \writeXcnt[8]~29_combout  = (writeXcnt[8] & (\writeXcnt[7]~28  $ (GND))) # (!writeXcnt[8] & (!\writeXcnt[7]~28  & VCC))
// \writeXcnt[8]~30  = CARRY((writeXcnt[8] & !\writeXcnt[7]~28 ))

	.dataa(gnd),
	.datab(writeXcnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeXcnt[7]~28 ),
	.combout(\writeXcnt[8]~29_combout ),
	.cout(\writeXcnt[8]~30 ));
// synopsys translate_off
defparam \writeXcnt[8]~29 .lut_mask = 16'hC30C;
defparam \writeXcnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N25
dffeas \writeXcnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[8] .is_wysiwyg = "true";
defparam \writeXcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneive_lcell_comb \writeXcnt[9]~31 (
// Equation(s):
// \writeXcnt[9]~31_combout  = \writeXcnt[8]~30  $ (writeXcnt[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeXcnt[9]),
	.cin(\writeXcnt[8]~30 ),
	.combout(\writeXcnt[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \writeXcnt[9]~31 .lut_mask = 16'h0FF0;
defparam \writeXcnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y27_N27
dffeas \writeXcnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeXcnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeXcnt[3]~12_combout ),
	.sload(gnd),
	.ena(\writeXcnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeXcnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \writeXcnt[9] .is_wysiwyg = "true";
defparam \writeXcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneive_lcell_comb \writeXcnt[3]~12 (
// Equation(s):
// \writeXcnt[3]~12_combout  = (\writeing~q  & (((!writeXcnt[7] & !writeXcnt[8])) # (!writeXcnt[9])))

	.dataa(writeXcnt[9]),
	.datab(writeXcnt[7]),
	.datac(\writeing~q ),
	.datad(writeXcnt[8]),
	.cin(gnd),
	.combout(\writeXcnt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \writeXcnt[3]~12 .lut_mask = 16'h5070;
defparam \writeXcnt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneive_lcell_comb \writeYcnt[0]~12 (
// Equation(s):
// \writeYcnt[0]~12_combout  = (!\writeXcnt[3]~12_combout  & \writeXcnt[0]~14_combout )

	.dataa(gnd),
	.datab(\writeXcnt[3]~12_combout ),
	.datac(gnd),
	.datad(\writeXcnt[0]~14_combout ),
	.cin(gnd),
	.combout(\writeYcnt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \writeYcnt[0]~12 .lut_mask = 16'h3300;
defparam \writeYcnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \writeYcnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[0] .is_wysiwyg = "true";
defparam \writeYcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \writeYcnt[1]~13 (
// Equation(s):
// \writeYcnt[1]~13_combout  = (writeYcnt[1] & (!\writeYcnt[0]~11 )) # (!writeYcnt[1] & ((\writeYcnt[0]~11 ) # (GND)))
// \writeYcnt[1]~14  = CARRY((!\writeYcnt[0]~11 ) # (!writeYcnt[1]))

	.dataa(gnd),
	.datab(writeYcnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[0]~11 ),
	.combout(\writeYcnt[1]~13_combout ),
	.cout(\writeYcnt[1]~14 ));
// synopsys translate_off
defparam \writeYcnt[1]~13 .lut_mask = 16'h3C3F;
defparam \writeYcnt[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \writeYcnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[1] .is_wysiwyg = "true";
defparam \writeYcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \writeYcnt[2]~15 (
// Equation(s):
// \writeYcnt[2]~15_combout  = (writeYcnt[2] & (\writeYcnt[1]~14  $ (GND))) # (!writeYcnt[2] & (!\writeYcnt[1]~14  & VCC))
// \writeYcnt[2]~16  = CARRY((writeYcnt[2] & !\writeYcnt[1]~14 ))

	.dataa(writeYcnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[1]~14 ),
	.combout(\writeYcnt[2]~15_combout ),
	.cout(\writeYcnt[2]~16 ));
// synopsys translate_off
defparam \writeYcnt[2]~15 .lut_mask = 16'hA50A;
defparam \writeYcnt[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \writeYcnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[2] .is_wysiwyg = "true";
defparam \writeYcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \writeYcnt[3]~17 (
// Equation(s):
// \writeYcnt[3]~17_combout  = (writeYcnt[3] & (!\writeYcnt[2]~16 )) # (!writeYcnt[3] & ((\writeYcnt[2]~16 ) # (GND)))
// \writeYcnt[3]~18  = CARRY((!\writeYcnt[2]~16 ) # (!writeYcnt[3]))

	.dataa(gnd),
	.datab(writeYcnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[2]~16 ),
	.combout(\writeYcnt[3]~17_combout ),
	.cout(\writeYcnt[3]~18 ));
// synopsys translate_off
defparam \writeYcnt[3]~17 .lut_mask = 16'h3C3F;
defparam \writeYcnt[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \writeYcnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[3] .is_wysiwyg = "true";
defparam \writeYcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \writeYcnt[4]~19 (
// Equation(s):
// \writeYcnt[4]~19_combout  = (writeYcnt[4] & (\writeYcnt[3]~18  $ (GND))) # (!writeYcnt[4] & (!\writeYcnt[3]~18  & VCC))
// \writeYcnt[4]~20  = CARRY((writeYcnt[4] & !\writeYcnt[3]~18 ))

	.dataa(writeYcnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[3]~18 ),
	.combout(\writeYcnt[4]~19_combout ),
	.cout(\writeYcnt[4]~20 ));
// synopsys translate_off
defparam \writeYcnt[4]~19 .lut_mask = 16'hA50A;
defparam \writeYcnt[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \writeYcnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[4] .is_wysiwyg = "true";
defparam \writeYcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \writeYcnt[5]~21 (
// Equation(s):
// \writeYcnt[5]~21_combout  = (writeYcnt[5] & (!\writeYcnt[4]~20 )) # (!writeYcnt[5] & ((\writeYcnt[4]~20 ) # (GND)))
// \writeYcnt[5]~22  = CARRY((!\writeYcnt[4]~20 ) # (!writeYcnt[5]))

	.dataa(writeYcnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[4]~20 ),
	.combout(\writeYcnt[5]~21_combout ),
	.cout(\writeYcnt[5]~22 ));
// synopsys translate_off
defparam \writeYcnt[5]~21 .lut_mask = 16'h5A5F;
defparam \writeYcnt[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \writeYcnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[5] .is_wysiwyg = "true";
defparam \writeYcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \writeYcnt[6]~23 (
// Equation(s):
// \writeYcnt[6]~23_combout  = (writeYcnt[6] & (\writeYcnt[5]~22  $ (GND))) # (!writeYcnt[6] & (!\writeYcnt[5]~22  & VCC))
// \writeYcnt[6]~24  = CARRY((writeYcnt[6] & !\writeYcnt[5]~22 ))

	.dataa(writeYcnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[5]~22 ),
	.combout(\writeYcnt[6]~23_combout ),
	.cout(\writeYcnt[6]~24 ));
// synopsys translate_off
defparam \writeYcnt[6]~23 .lut_mask = 16'hA50A;
defparam \writeYcnt[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \writeYcnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[6] .is_wysiwyg = "true";
defparam \writeYcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \writeYcnt[7]~25 (
// Equation(s):
// \writeYcnt[7]~25_combout  = (writeYcnt[7] & (!\writeYcnt[6]~24 )) # (!writeYcnt[7] & ((\writeYcnt[6]~24 ) # (GND)))
// \writeYcnt[7]~26  = CARRY((!\writeYcnt[6]~24 ) # (!writeYcnt[7]))

	.dataa(gnd),
	.datab(writeYcnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[6]~24 ),
	.combout(\writeYcnt[7]~25_combout ),
	.cout(\writeYcnt[7]~26 ));
// synopsys translate_off
defparam \writeYcnt[7]~25 .lut_mask = 16'h3C3F;
defparam \writeYcnt[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \writeYcnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[7] .is_wysiwyg = "true";
defparam \writeYcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \writeYcnt[8]~27 (
// Equation(s):
// \writeYcnt[8]~27_combout  = (writeYcnt[8] & (\writeYcnt[7]~26  $ (GND))) # (!writeYcnt[8] & (!\writeYcnt[7]~26  & VCC))
// \writeYcnt[8]~28  = CARRY((writeYcnt[8] & !\writeYcnt[7]~26 ))

	.dataa(writeYcnt[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeYcnt[7]~26 ),
	.combout(\writeYcnt[8]~27_combout ),
	.cout(\writeYcnt[8]~28 ));
// synopsys translate_off
defparam \writeYcnt[8]~27 .lut_mask = 16'hA50A;
defparam \writeYcnt[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \writeYcnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[8] .is_wysiwyg = "true";
defparam \writeYcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \writeYcnt[9]~29 (
// Equation(s):
// \writeYcnt[9]~29_combout  = \writeYcnt[8]~28  $ (writeYcnt[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writeYcnt[9]),
	.cin(\writeYcnt[8]~28 ),
	.combout(\writeYcnt[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \writeYcnt[9]~29 .lut_mask = 16'h0FF0;
defparam \writeYcnt[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \writeYcnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeYcnt[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\writeing~q ),
	.sload(gnd),
	.ena(\writeYcnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeYcnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \writeYcnt[9] .is_wysiwyg = "true";
defparam \writeYcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \LessThan9~1 (
// Equation(s):
// \LessThan9~1_combout  = (!writeYcnt[9] & \LessThan9~0_combout )

	.dataa(gnd),
	.datab(writeYcnt[9]),
	.datac(gnd),
	.datad(\LessThan9~0_combout ),
	.cin(gnd),
	.combout(\LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~1 .lut_mask = 16'h3300;
defparam \LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneive_lcell_comb \writeing_CE~2 (
// Equation(s):
// \writeing_CE~2_combout  = (\writeing~q  & (((!\LessThan9~1_combout ) # (!\writeing_CE~q )))) # (!\writeing~q  & (!\writeing_CE~1_combout ))

	.dataa(\writeing~q ),
	.datab(\writeing_CE~1_combout ),
	.datac(\writeing_CE~q ),
	.datad(\LessThan9~1_combout ),
	.cin(gnd),
	.combout(\writeing_CE~2_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_CE~2 .lut_mask = 16'h1BBB;
defparam \writeing_CE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N29
dffeas writeing_CE(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeing_CE~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writeing_CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam writeing_CE.is_wysiwyg = "true";
defparam writeing_CE.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneive_lcell_comb \writeing~0 (
// Equation(s):
// \writeing~0_combout  = (!\writeing~q  & (\w_key~q  & (!\computing~q  & !\write_bt~input_o )))

	.dataa(\writeing~q ),
	.datab(\w_key~q ),
	.datac(\computing~q ),
	.datad(\write_bt~input_o ),
	.cin(gnd),
	.combout(\writeing~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeing~0 .lut_mask = 16'h0004;
defparam \writeing~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \writeing~1 (
// Equation(s):
// \writeing~1_combout  = (\writeing~0_combout ) # ((\writeing~q  & ((\LessThan9~1_combout ) # (!\writeing_CE~q ))))

	.dataa(\writeing_CE~q ),
	.datab(\writeing~0_combout ),
	.datac(\writeing~q ),
	.datad(\LessThan9~1_combout ),
	.cin(gnd),
	.combout(\writeing~1_combout ),
	.cout());
// synopsys translate_off
defparam \writeing~1 .lut_mask = 16'hFCDC;
defparam \writeing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N21
dffeas writeing(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeing~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writeing~q ),
	.prn(vcc));
// synopsys translate_off
defparam writeing.is_wysiwyg = "true";
defparam writeing.power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas computing(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\computing~0_combout ),
	.asdata(\computing~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\writeing~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\computing~q ),
	.prn(vcc));
// synopsys translate_off
defparam computing.is_wysiwyg = "true";
defparam computing.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \DT_U|always0~0 (
// Equation(s):
// \DT_U|always0~0_combout  = (\computing~q  & !\DT_U|finish~q )

	.dataa(\computing~q ),
	.datab(gnd),
	.datac(\DT_U|finish~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|always0~0 .lut_mask = 16'h0A0A;
defparam \DT_U|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \DT_U|ADDR_X[9]~21 (
// Equation(s):
// \DT_U|ADDR_X[9]~21_combout  = (\DT_U|State_1~q  & ((\DT_U|Equal2~2_combout ))) # (!\DT_U|State_1~q  & (\DT_U|Equal1~1_combout ))

	.dataa(\DT_U|State_1~q ),
	.datab(gnd),
	.datac(\DT_U|Equal1~1_combout ),
	.datad(\DT_U|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[9]~21 .lut_mask = 16'hFA50;
defparam \DT_U|ADDR_X[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \DT_U|ADDR_X[9]~22 (
// Equation(s):
// \DT_U|ADDR_X[9]~22_combout  = (\DT_U|always0~0_combout  & ((\DT_U|ADDR_X[9]~21_combout ) # ((!\DT_U|Decoder0~0_combout ) # (!\DT_U|ADDR_X[9]~18_combout ))))

	.dataa(\DT_U|always0~0_combout ),
	.datab(\DT_U|ADDR_X[9]~21_combout ),
	.datac(\DT_U|ADDR_X[9]~18_combout ),
	.datad(\DT_U|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[9]~22 .lut_mask = 16'h8AAA;
defparam \DT_U|ADDR_X[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \DT_U|Add2~16 (
// Equation(s):
// \DT_U|Add2~16_combout  = (\DT_U|ADDR_X [8] & (\DT_U|Add2~15  $ (GND))) # (!\DT_U|ADDR_X [8] & (!\DT_U|Add2~15  & VCC))
// \DT_U|Add2~17  = CARRY((\DT_U|ADDR_X [8] & !\DT_U|Add2~15 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add2~15 ),
	.combout(\DT_U|Add2~16_combout ),
	.cout(\DT_U|Add2~17 ));
// synopsys translate_off
defparam \DT_U|Add2~16 .lut_mask = 16'hC30C;
defparam \DT_U|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \DT_U|Add3~16 (
// Equation(s):
// \DT_U|Add3~16_combout  = (\DT_U|ADDR_X [8] & ((GND) # (!\DT_U|Add3~15 ))) # (!\DT_U|ADDR_X [8] & (\DT_U|Add3~15  $ (GND)))
// \DT_U|Add3~17  = CARRY((\DT_U|ADDR_X [8]) # (!\DT_U|Add3~15 ))

	.dataa(gnd),
	.datab(\DT_U|ADDR_X [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|Add3~15 ),
	.combout(\DT_U|Add3~16_combout ),
	.cout(\DT_U|Add3~17 ));
// synopsys translate_off
defparam \DT_U|Add3~16 .lut_mask = 16'h3CCF;
defparam \DT_U|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \DT_U|ADDR_X~25 (
// Equation(s):
// \DT_U|ADDR_X~25_combout  = (\DT_U|ADDR_X[9]~22_combout  & ((\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add2~16_combout )) # (!\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add3~16_combout )))))

	.dataa(\DT_U|ADDR_X[9]~22_combout ),
	.datab(\DT_U|Add2~16_combout ),
	.datac(\DT_U|ADDR_X[9]~19_combout ),
	.datad(\DT_U|Add3~16_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X~25_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X~25 .lut_mask = 16'h8A80;
defparam \DT_U|ADDR_X~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \DT_U|ADDR_X[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X~25_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[8] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \DT_U|Add2~18 (
// Equation(s):
// \DT_U|Add2~18_combout  = \DT_U|Add2~17  $ (\DT_U|ADDR_X [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DT_U|ADDR_X [9]),
	.cin(\DT_U|Add2~17 ),
	.combout(\DT_U|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Add2~18 .lut_mask = 16'h0FF0;
defparam \DT_U|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \DT_U|Add3~18 (
// Equation(s):
// \DT_U|Add3~18_combout  = \DT_U|Add3~17  $ (!\DT_U|ADDR_X [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DT_U|ADDR_X [9]),
	.cin(\DT_U|Add3~17 ),
	.combout(\DT_U|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Add3~18 .lut_mask = 16'hF00F;
defparam \DT_U|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \DT_U|ADDR_X[9]~6 (
// Equation(s):
// \DT_U|ADDR_X[9]~6_combout  = (\DT_U|ADDR_X[9]~19_combout  & (\DT_U|Add2~18_combout )) # (!\DT_U|ADDR_X[9]~19_combout  & ((\DT_U|Add3~18_combout )))

	.dataa(\DT_U|Add2~18_combout ),
	.datab(\DT_U|ADDR_X[9]~19_combout ),
	.datac(gnd),
	.datad(\DT_U|Add3~18_combout ),
	.cin(gnd),
	.combout(\DT_U|ADDR_X[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|ADDR_X[9]~6 .lut_mask = 16'hBB88;
defparam \DT_U|ADDR_X[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \DT_U|ADDR_X[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|ADDR_X[9]~6_combout ),
	.asdata(\DT_U|ADDR_X~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|ADDR_X[9]~22_combout ),
	.ena(\DT_U|ADDR_X[9]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|ADDR_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|ADDR_X[9] .is_wysiwyg = "true";
defparam \DT_U|ADDR_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \DT_U|State_1~1 (
// Equation(s):
// \DT_U|State_1~1_combout  = (\DT_U|ADDR_Y [8] & (\DT_U|ADDR_Y [7] & \DT_U|ADDR_Y [6]))

	.dataa(\DT_U|ADDR_Y [8]),
	.datab(gnd),
	.datac(\DT_U|ADDR_Y [7]),
	.datad(\DT_U|ADDR_Y [6]),
	.cin(gnd),
	.combout(\DT_U|State_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~1 .lut_mask = 16'hA000;
defparam \DT_U|State_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \DT_U|State_1~2 (
// Equation(s):
// \DT_U|State_1~2_combout  = (\DT_U|ADDR_Y [1] & (\DT_U|ADDR_Y [4] & (\DT_U|ADDR_Y [3] & \DT_U|ADDR_Y [2])))

	.dataa(\DT_U|ADDR_Y [1]),
	.datab(\DT_U|ADDR_Y [4]),
	.datac(\DT_U|ADDR_Y [3]),
	.datad(\DT_U|ADDR_Y [2]),
	.cin(gnd),
	.combout(\DT_U|State_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~2 .lut_mask = 16'h8000;
defparam \DT_U|State_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \DT_U|State_1~3 (
// Equation(s):
// \DT_U|State_1~3_combout  = (\DT_U|ADDR_Y [9]) # ((\DT_U|State_1~1_combout  & ((\DT_U|ADDR_Y [5]) # (\DT_U|State_1~2_combout ))))

	.dataa(\DT_U|State_1~1_combout ),
	.datab(\DT_U|ADDR_Y [5]),
	.datac(\DT_U|ADDR_Y [9]),
	.datad(\DT_U|State_1~2_combout ),
	.cin(gnd),
	.combout(\DT_U|State_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~3 .lut_mask = 16'hFAF8;
defparam \DT_U|State_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \DT_U|State_1~4 (
// Equation(s):
// \DT_U|State_1~4_combout  = (\DT_U|State_1~0_combout  & (\DT_U|ADDR_X [6] & \DT_U|ADDR_X [5]))

	.dataa(gnd),
	.datab(\DT_U|State_1~0_combout ),
	.datac(\DT_U|ADDR_X [6]),
	.datad(\DT_U|ADDR_X [5]),
	.cin(gnd),
	.combout(\DT_U|State_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~4 .lut_mask = 16'hC000;
defparam \DT_U|State_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \DT_U|State_1~5 (
// Equation(s):
// \DT_U|State_1~5_combout  = (\DT_U|State_1~3_combout  & ((\DT_U|ADDR_X [7]) # ((\DT_U|ADDR_X [8]) # (\DT_U|State_1~4_combout ))))

	.dataa(\DT_U|ADDR_X [7]),
	.datab(\DT_U|ADDR_X [8]),
	.datac(\DT_U|State_1~3_combout ),
	.datad(\DT_U|State_1~4_combout ),
	.cin(gnd),
	.combout(\DT_U|State_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~5 .lut_mask = 16'hF0E0;
defparam \DT_U|State_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \DT_U|State_1~6 (
// Equation(s):
// \DT_U|State_1~6_combout  = (\DT_U|State_1~q ) # ((\DT_U|ADDR_X [9] & (\DT_U|State_1~5_combout  & \DT_U|RW_State.RW_State_Wire~q )))

	.dataa(\DT_U|ADDR_X [9]),
	.datab(\DT_U|State_1~5_combout ),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|RW_State.RW_State_Wire~q ),
	.cin(gnd),
	.combout(\DT_U|State_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|State_1~6 .lut_mask = 16'hF8F0;
defparam \DT_U|State_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \DT_U|State_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|State_1~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|State_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|State_1 .is_wysiwyg = "true";
defparam \DT_U|State_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \DT_U|min[1]~8 (
// Equation(s):
// \DT_U|min[1]~8_combout  = ((!\DT_U|Comp_Count [1] & (!\DT_U|Comp_Count [2] & !\DT_U|Comp_Count [0]))) # (!\DT_U|State_1~q )

	.dataa(\DT_U|Comp_Count [1]),
	.datab(\DT_U|Comp_Count [2]),
	.datac(\DT_U|State_1~q ),
	.datad(\DT_U|Comp_Count [0]),
	.cin(gnd),
	.combout(\DT_U|min[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|min[1]~8 .lut_mask = 16'h0F1F;
defparam \DT_U|min[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \DT_U|min[0]~9 (
// Equation(s):
// \DT_U|min[0]~9_combout  = (\SRAM_DQ[0]~input_o  & (!\DT_U|min[1]~8_combout )) # (!\SRAM_DQ[0]~input_o  & (\DT_U|min[1]~8_combout  & VCC))
// \DT_U|min[0]~10  = CARRY((\SRAM_DQ[0]~input_o  & !\DT_U|min[1]~8_combout ))

	.dataa(\SRAM_DQ[0]~input_o ),
	.datab(\DT_U|min[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DT_U|min[0]~9_combout ),
	.cout(\DT_U|min[0]~10 ));
// synopsys translate_off
defparam \DT_U|min[0]~9 .lut_mask = 16'h6622;
defparam \DT_U|min[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \DT_U|min[1]~13 (
// Equation(s):
// \DT_U|min[1]~13_combout  = (\SRAM_DQ[1]~input_o  & (\DT_U|min[0]~10  $ (GND))) # (!\SRAM_DQ[1]~input_o  & ((GND) # (!\DT_U|min[0]~10 )))
// \DT_U|min[1]~14  = CARRY((!\DT_U|min[0]~10 ) # (!\SRAM_DQ[1]~input_o ))

	.dataa(\SRAM_DQ[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|min[0]~10 ),
	.combout(\DT_U|min[1]~13_combout ),
	.cout(\DT_U|min[1]~14 ));
// synopsys translate_off
defparam \DT_U|min[1]~13 .lut_mask = 16'hA55F;
defparam \DT_U|min[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \DT_U|min[2]~15 (
// Equation(s):
// \DT_U|min[2]~15_combout  = (\SRAM_DQ[2]~input_o  & (!\DT_U|min[1]~14 )) # (!\SRAM_DQ[2]~input_o  & (\DT_U|min[1]~14  & VCC))
// \DT_U|min[2]~16  = CARRY((\SRAM_DQ[2]~input_o  & !\DT_U|min[1]~14 ))

	.dataa(\SRAM_DQ[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|min[1]~14 ),
	.combout(\DT_U|min[2]~15_combout ),
	.cout(\DT_U|min[2]~16 ));
// synopsys translate_off
defparam \DT_U|min[2]~15 .lut_mask = 16'h5A0A;
defparam \DT_U|min[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \DT_U|min[3]~17 (
// Equation(s):
// \DT_U|min[3]~17_combout  = (\SRAM_DQ[3]~input_o  & (\DT_U|min[2]~16  $ (GND))) # (!\SRAM_DQ[3]~input_o  & ((GND) # (!\DT_U|min[2]~16 )))
// \DT_U|min[3]~18  = CARRY((!\DT_U|min[2]~16 ) # (!\SRAM_DQ[3]~input_o ))

	.dataa(\SRAM_DQ[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|min[2]~16 ),
	.combout(\DT_U|min[3]~17_combout ),
	.cout(\DT_U|min[3]~18 ));
// synopsys translate_off
defparam \DT_U|min[3]~17 .lut_mask = 16'hA55F;
defparam \DT_U|min[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \DT_U|min[4]~19 (
// Equation(s):
// \DT_U|min[4]~19_combout  = (\SRAM_DQ[4]~input_o  & (!\DT_U|min[3]~18 )) # (!\SRAM_DQ[4]~input_o  & (\DT_U|min[3]~18  & VCC))
// \DT_U|min[4]~20  = CARRY((\SRAM_DQ[4]~input_o  & !\DT_U|min[3]~18 ))

	.dataa(\SRAM_DQ[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|min[3]~18 ),
	.combout(\DT_U|min[4]~19_combout ),
	.cout(\DT_U|min[4]~20 ));
// synopsys translate_off
defparam \DT_U|min[4]~19 .lut_mask = 16'h5A0A;
defparam \DT_U|min[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \DT_U|min[5]~21 (
// Equation(s):
// \DT_U|min[5]~21_combout  = (\SRAM_DQ[5]~input_o  & (\DT_U|min[4]~20  $ (GND))) # (!\SRAM_DQ[5]~input_o  & ((GND) # (!\DT_U|min[4]~20 )))
// \DT_U|min[5]~22  = CARRY((!\DT_U|min[4]~20 ) # (!\SRAM_DQ[5]~input_o ))

	.dataa(\SRAM_DQ[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|min[4]~20 ),
	.combout(\DT_U|min[5]~21_combout ),
	.cout(\DT_U|min[5]~22 ));
// synopsys translate_off
defparam \DT_U|min[5]~21 .lut_mask = 16'hA55F;
defparam \DT_U|min[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \DT_U|min[6]~23 (
// Equation(s):
// \DT_U|min[6]~23_combout  = (\SRAM_DQ[6]~input_o  & (!\DT_U|min[5]~22 )) # (!\SRAM_DQ[6]~input_o  & (\DT_U|min[5]~22  & VCC))
// \DT_U|min[6]~24  = CARRY((\SRAM_DQ[6]~input_o  & !\DT_U|min[5]~22 ))

	.dataa(gnd),
	.datab(\SRAM_DQ[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|min[5]~22 ),
	.combout(\DT_U|min[6]~23_combout ),
	.cout(\DT_U|min[6]~24 ));
// synopsys translate_off
defparam \DT_U|min[6]~23 .lut_mask = 16'h3C0C;
defparam \DT_U|min[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \DT_U|min[7]~25 (
// Equation(s):
// \DT_U|min[7]~25_combout  = \DT_U|min[6]~24  $ (!\SRAM_DQ[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(\DT_U|min[6]~24 ),
	.combout(\DT_U|min[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|min[7]~25 .lut_mask = 16'hF00F;
defparam \DT_U|min[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \DT_U|min[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[7]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[7] .is_wysiwyg = "true";
defparam \DT_U|min[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \DT_U|min[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[6]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[6] .is_wysiwyg = "true";
defparam \DT_U|min[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \DT_U|min[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[5]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[5] .is_wysiwyg = "true";
defparam \DT_U|min[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \DT_U|min[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[4]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[4] .is_wysiwyg = "true";
defparam \DT_U|min[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \DT_U|min[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[3]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[3] .is_wysiwyg = "true";
defparam \DT_U|min[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \DT_U|min[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[2]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[2] .is_wysiwyg = "true";
defparam \DT_U|min[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \DT_U|min[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[1]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[1] .is_wysiwyg = "true";
defparam \DT_U|min[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \DT_U|LessThan0~1 (
// Equation(s):
// \DT_U|LessThan0~1_cout  = CARRY((!\SRAM_DQ[0]~input_o  & !\DT_U|min [0]))

	.dataa(\SRAM_DQ[0]~input_o ),
	.datab(\DT_U|min [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DT_U|LessThan0~1_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~1 .lut_mask = 16'h0011;
defparam \DT_U|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \DT_U|LessThan0~3 (
// Equation(s):
// \DT_U|LessThan0~3_cout  = CARRY((\SRAM_DQ[1]~input_o  & ((\DT_U|min [1]) # (!\DT_U|LessThan0~1_cout ))) # (!\SRAM_DQ[1]~input_o  & (\DT_U|min [1] & !\DT_U|LessThan0~1_cout )))

	.dataa(\SRAM_DQ[1]~input_o ),
	.datab(\DT_U|min [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|LessThan0~1_cout ),
	.combout(),
	.cout(\DT_U|LessThan0~3_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~3 .lut_mask = 16'h008E;
defparam \DT_U|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \DT_U|LessThan0~5 (
// Equation(s):
// \DT_U|LessThan0~5_cout  = CARRY((\SRAM_DQ[2]~input_o  & (!\DT_U|min [2] & !\DT_U|LessThan0~3_cout )) # (!\SRAM_DQ[2]~input_o  & ((!\DT_U|LessThan0~3_cout ) # (!\DT_U|min [2]))))

	.dataa(\SRAM_DQ[2]~input_o ),
	.datab(\DT_U|min [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|LessThan0~3_cout ),
	.combout(),
	.cout(\DT_U|LessThan0~5_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~5 .lut_mask = 16'h0017;
defparam \DT_U|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \DT_U|LessThan0~7 (
// Equation(s):
// \DT_U|LessThan0~7_cout  = CARRY((\SRAM_DQ[3]~input_o  & ((\DT_U|min [3]) # (!\DT_U|LessThan0~5_cout ))) # (!\SRAM_DQ[3]~input_o  & (\DT_U|min [3] & !\DT_U|LessThan0~5_cout )))

	.dataa(\SRAM_DQ[3]~input_o ),
	.datab(\DT_U|min [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|LessThan0~5_cout ),
	.combout(),
	.cout(\DT_U|LessThan0~7_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~7 .lut_mask = 16'h008E;
defparam \DT_U|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \DT_U|LessThan0~9 (
// Equation(s):
// \DT_U|LessThan0~9_cout  = CARRY((\SRAM_DQ[4]~input_o  & (!\DT_U|min [4] & !\DT_U|LessThan0~7_cout )) # (!\SRAM_DQ[4]~input_o  & ((!\DT_U|LessThan0~7_cout ) # (!\DT_U|min [4]))))

	.dataa(\SRAM_DQ[4]~input_o ),
	.datab(\DT_U|min [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|LessThan0~7_cout ),
	.combout(),
	.cout(\DT_U|LessThan0~9_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~9 .lut_mask = 16'h0017;
defparam \DT_U|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \DT_U|LessThan0~11 (
// Equation(s):
// \DT_U|LessThan0~11_cout  = CARRY((\DT_U|min [5] & ((\SRAM_DQ[5]~input_o ) # (!\DT_U|LessThan0~9_cout ))) # (!\DT_U|min [5] & (\SRAM_DQ[5]~input_o  & !\DT_U|LessThan0~9_cout )))

	.dataa(\DT_U|min [5]),
	.datab(\SRAM_DQ[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|LessThan0~9_cout ),
	.combout(),
	.cout(\DT_U|LessThan0~11_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~11 .lut_mask = 16'h008E;
defparam \DT_U|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \DT_U|LessThan0~13 (
// Equation(s):
// \DT_U|LessThan0~13_cout  = CARRY((\DT_U|min [6] & (!\SRAM_DQ[6]~input_o  & !\DT_U|LessThan0~11_cout )) # (!\DT_U|min [6] & ((!\DT_U|LessThan0~11_cout ) # (!\SRAM_DQ[6]~input_o ))))

	.dataa(\DT_U|min [6]),
	.datab(\SRAM_DQ[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|LessThan0~11_cout ),
	.combout(),
	.cout(\DT_U|LessThan0~13_cout ));
// synopsys translate_off
defparam \DT_U|LessThan0~13 .lut_mask = 16'h0017;
defparam \DT_U|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \DT_U|LessThan0~14 (
// Equation(s):
// \DT_U|LessThan0~14_combout  = (\DT_U|min [7] & (\DT_U|LessThan0~13_cout  & !\SRAM_DQ[7]~input_o )) # (!\DT_U|min [7] & ((\DT_U|LessThan0~13_cout ) # (!\SRAM_DQ[7]~input_o )))

	.dataa(\DT_U|min [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(\DT_U|LessThan0~13_cout ),
	.combout(\DT_U|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|LessThan0~14 .lut_mask = 16'h50F5;
defparam \DT_U|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \DT_U|min[7]~11 (
// Equation(s):
// \DT_U|min[7]~11_combout  = (\DT_U|LessThan0~14_combout  & (\DT_U|RW_State.RW_State_Read~q  & ((\DT_U|State_1~q ) # (!\DT_U|Decoder0~1_combout ))))

	.dataa(\DT_U|LessThan0~14_combout ),
	.datab(\DT_U|Decoder0~1_combout ),
	.datac(\DT_U|RW_State.RW_State_Read~q ),
	.datad(\DT_U|State_1~q ),
	.cin(gnd),
	.combout(\DT_U|min[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|min[7]~11 .lut_mask = 16'hA020;
defparam \DT_U|min[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \DT_U|min[7]~12 (
// Equation(s):
// \DT_U|min[7]~12_combout  = (\DT_U|always0~0_combout  & ((\DT_U|min[7]~11_combout ) # ((!\DT_U|RW_State.Rw_State_Addr~q  & \DT_U|Decoder0~1_combout ))))

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(\DT_U|Decoder0~1_combout ),
	.datac(\DT_U|min[7]~11_combout ),
	.datad(\DT_U|always0~0_combout ),
	.cin(gnd),
	.combout(\DT_U|min[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|min[7]~12 .lut_mask = 16'hF400;
defparam \DT_U|min[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \DT_U|min[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|min[0]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\DT_U|RW_State.RW_State_Read~q ),
	.ena(\DT_U|min[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|min[0] .is_wysiwyg = "true";
defparam \DT_U|min[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \DT_U|DQ_write[0]~8 (
// Equation(s):
// \DT_U|DQ_write[0]~8_combout  = (\DT_U|State_1~q  & (!\DT_U|min [0] & VCC)) # (!\DT_U|State_1~q  & (\DT_U|min [0] $ (GND)))
// \DT_U|DQ_write[0]~9  = CARRY((!\DT_U|State_1~q  & !\DT_U|min [0]))

	.dataa(\DT_U|State_1~q ),
	.datab(\DT_U|min [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DT_U|DQ_write[0]~8_combout ),
	.cout(\DT_U|DQ_write[0]~9 ));
// synopsys translate_off
defparam \DT_U|DQ_write[0]~8 .lut_mask = 16'h6611;
defparam \DT_U|DQ_write[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \DT_U|DQ_write[0]~10 (
// Equation(s):
// \DT_U|DQ_write[0]~10_combout  = (!\DT_U|finish~q  & (\DT_U|RW_State.RW_State_Wire~q  & \computing~q ))

	.dataa(\DT_U|finish~q ),
	.datab(\DT_U|RW_State.RW_State_Wire~q ),
	.datac(gnd),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\DT_U|DQ_write[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|DQ_write[0]~10 .lut_mask = 16'h4400;
defparam \DT_U|DQ_write[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \DT_U|DQ_write[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[0] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneive_lcell_comb \writeing_DQ[0]~7 (
// Equation(s):
// \writeing_DQ[0]~7_combout  = (writeing_DQ[0] & (((\writeing_CE~q ) # (!\writeing~q )) # (!\rst~input_o )))

	.dataa(\rst~input_o ),
	.datab(\writeing_CE~q ),
	.datac(\writeing~q ),
	.datad(writeing_DQ[0]),
	.cin(gnd),
	.combout(\writeing_DQ[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~7 .lut_mask = 16'hDF00;
defparam \writeing_DQ[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneive_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = (writeYcnt[3] & ((writeYcnt[1]) # ((writeYcnt[0]) # (writeYcnt[2]))))

	.dataa(writeYcnt[1]),
	.datab(writeYcnt[3]),
	.datac(writeYcnt[0]),
	.datad(writeYcnt[2]),
	.cin(gnd),
	.combout(\LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = 16'hCCC8;
defparam \LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = (writeYcnt[6]) # ((writeYcnt[7]) # ((writeYcnt[4] & writeYcnt[5])))

	.dataa(writeYcnt[4]),
	.datab(writeYcnt[6]),
	.datac(writeYcnt[7]),
	.datad(writeYcnt[5]),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~0 .lut_mask = 16'hFEFC;
defparam \LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneive_lcell_comb \LessThan7~2 (
// Equation(s):
// \LessThan7~2_combout  = (writeYcnt[8]) # ((\LessThan7~0_combout ) # ((writeYcnt[5] & \LessThan7~1_combout )))

	.dataa(writeYcnt[5]),
	.datab(writeYcnt[8]),
	.datac(\LessThan7~1_combout ),
	.datad(\LessThan7~0_combout ),
	.cin(gnd),
	.combout(\LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~2 .lut_mask = 16'hFFEC;
defparam \LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \LessThan8~0 (
// Equation(s):
// \LessThan8~0_combout  = (!writeYcnt[6] & (((!writeYcnt[5]) # (!writeYcnt[3])) # (!writeYcnt[4])))

	.dataa(writeYcnt[4]),
	.datab(writeYcnt[6]),
	.datac(writeYcnt[3]),
	.datad(writeYcnt[5]),
	.cin(gnd),
	.combout(\LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~0 .lut_mask = 16'h1333;
defparam \LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneive_lcell_comb \LessThan8~1 (
// Equation(s):
// \LessThan8~1_combout  = ((\LessThan8~0_combout ) # (!writeYcnt[7])) # (!writeYcnt[8])

	.dataa(gnd),
	.datab(writeYcnt[8]),
	.datac(writeYcnt[7]),
	.datad(\LessThan8~0_combout ),
	.cin(gnd),
	.combout(\LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~1 .lut_mask = 16'hFF3F;
defparam \LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneive_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (writeXcnt[3]) # ((writeXcnt[2] & ((writeXcnt[1]) # (writeXcnt[0]))))

	.dataa(writeXcnt[3]),
	.datab(writeXcnt[1]),
	.datac(writeXcnt[0]),
	.datad(writeXcnt[2]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'hFEAA;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneive_lcell_comb \writeing_DQ[0]~2 (
// Equation(s):
// \writeing_DQ[0]~2_combout  = (writeXcnt[7] & (writeXcnt[4] & (writeXcnt[6] & writeXcnt[5])))

	.dataa(writeXcnt[7]),
	.datab(writeXcnt[4]),
	.datac(writeXcnt[6]),
	.datad(writeXcnt[5]),
	.cin(gnd),
	.combout(\writeing_DQ[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~2 .lut_mask = 16'h8000;
defparam \writeing_DQ[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneive_lcell_comb \writeing_DQ[0]~3 (
// Equation(s):
// \writeing_DQ[0]~3_combout  = (writeXcnt[9]) # ((\LessThan5~0_combout  & (\writeing_DQ[0]~2_combout  & writeXcnt[8])))

	.dataa(\LessThan5~0_combout ),
	.datab(\writeing_DQ[0]~2_combout ),
	.datac(writeXcnt[9]),
	.datad(writeXcnt[8]),
	.cin(gnd),
	.combout(\writeing_DQ[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~3 .lut_mask = 16'hF8F0;
defparam \writeing_DQ[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = ((!writeXcnt[5] & ((!writeXcnt[3]) # (!writeXcnt[4])))) # (!writeXcnt[6])

	.dataa(writeXcnt[5]),
	.datab(writeXcnt[4]),
	.datac(writeXcnt[6]),
	.datad(writeXcnt[3]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'h1F5F;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneive_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = ((!writeXcnt[7] & (\LessThan6~0_combout  & !writeXcnt[8]))) # (!writeXcnt[9])

	.dataa(writeXcnt[9]),
	.datab(writeXcnt[7]),
	.datac(\LessThan6~0_combout ),
	.datad(writeXcnt[8]),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'h5575;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \writeing_DQ[0]~4 (
// Equation(s):
// \writeing_DQ[0]~4_combout  = (!\writeing_CE~q  & (\writeing~q  & \rst~input_o ))

	.dataa(gnd),
	.datab(\writeing_CE~q ),
	.datac(\writeing~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~4 .lut_mask = 16'h3000;
defparam \writeing_DQ[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
cycloneive_lcell_comb \writeing_DQ[0]~5 (
// Equation(s):
// \writeing_DQ[0]~5_combout  = (\LessThan6~1_combout  & (!writeYcnt[9] & \writeing_DQ[0]~4_combout ))

	.dataa(\LessThan6~1_combout ),
	.datab(writeYcnt[9]),
	.datac(gnd),
	.datad(\writeing_DQ[0]~4_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~5 .lut_mask = 16'h2200;
defparam \writeing_DQ[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneive_lcell_comb \writeing_DQ[0]~6 (
// Equation(s):
// \writeing_DQ[0]~6_combout  = (\LessThan7~2_combout  & (\LessThan8~1_combout  & (\writeing_DQ[0]~3_combout  & \writeing_DQ[0]~5_combout )))

	.dataa(\LessThan7~2_combout ),
	.datab(\LessThan8~1_combout ),
	.datac(\writeing_DQ[0]~3_combout ),
	.datad(\writeing_DQ[0]~5_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~6 .lut_mask = 16'h8000;
defparam \writeing_DQ[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = writeYcnt[5] $ (writeYcnt[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(writeYcnt[5]),
	.datad(writeYcnt[4]),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h0FF0;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneive_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_combout  = writeYcnt[6] $ (((writeYcnt[5] & writeYcnt[4])))

	.dataa(gnd),
	.datab(writeYcnt[5]),
	.datac(writeYcnt[6]),
	.datad(writeYcnt[4]),
	.cin(gnd),
	.combout(\Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~1 .lut_mask = 16'h3CF0;
defparam \Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = writeYcnt[7] $ (((writeYcnt[4] & (writeYcnt[6] & writeYcnt[5]))))

	.dataa(writeYcnt[7]),
	.datab(writeYcnt[4]),
	.datac(writeYcnt[6]),
	.datad(writeYcnt[5]),
	.cin(gnd),
	.combout(\Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h6AAA;
defparam \Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \Add5~3 (
// Equation(s):
// \Add5~3_combout  = (!writeYcnt[5]) # (!writeYcnt[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(writeYcnt[7]),
	.datad(writeYcnt[5]),
	.cin(gnd),
	.combout(\Add5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~3 .lut_mask = 16'h0FFF;
defparam \Add5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = writeYcnt[8] $ ((((\Add5~3_combout ) # (!writeYcnt[6])) # (!writeYcnt[4])))

	.dataa(writeYcnt[4]),
	.datab(writeYcnt[6]),
	.datac(writeYcnt[8]),
	.datad(\Add5~3_combout ),
	.cin(gnd),
	.combout(\Add5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h0F87;
defparam \Add5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_combout  = (writeYcnt[7] & (writeYcnt[4] & (writeYcnt[5] & writeYcnt[6])))

	.dataa(writeYcnt[7]),
	.datab(writeYcnt[4]),
	.datac(writeYcnt[5]),
	.datad(writeYcnt[6]),
	.cin(gnd),
	.combout(\Add5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~5 .lut_mask = 16'h8000;
defparam \Add5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = writeYcnt[9] $ (((!writeYcnt[8] & !\Add5~5_combout )))

	.dataa(gnd),
	.datab(writeYcnt[8]),
	.datac(writeYcnt[9]),
	.datad(\Add5~5_combout ),
	.cin(gnd),
	.combout(\Add5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'hF0C3;
defparam \Add5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \Add5~7 (
// Equation(s):
// \Add5~7_combout  = (!writeYcnt[8] & (!writeYcnt[9] & !\Add5~5_combout ))

	.dataa(gnd),
	.datab(writeYcnt[8]),
	.datac(writeYcnt[9]),
	.datad(\Add5~5_combout ),
	.cin(gnd),
	.combout(\Add5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~7 .lut_mask = 16'h0003;
defparam \Add5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y25_N0
cycloneive_mac_mult \Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add5~7_combout ,\Add5~6_combout ,\Add5~4_combout ,\Add5~2_combout ,\Add5~1_combout ,\Add5~0_combout ,!writeYcnt[4],writeYcnt[3],writeYcnt[2],writeYcnt[1],writeYcnt[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\Add5~7_combout ,\Add5~6_combout ,\Add5~4_combout ,\Add5~2_combout ,\Add5~1_combout ,\Add5~0_combout ,!writeYcnt[4],writeYcnt[3],writeYcnt[2],writeYcnt[1],writeYcnt[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y25_N2
cycloneive_mac_out \Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult1|auto_generated|mac_mult1~DATAOUT21 ,\Mult1|auto_generated|mac_mult1~DATAOUT20 ,\Mult1|auto_generated|mac_mult1~DATAOUT19 ,\Mult1|auto_generated|mac_mult1~DATAOUT18 ,\Mult1|auto_generated|mac_mult1~DATAOUT17 ,\Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\Mult1|auto_generated|mac_mult1~DATAOUT15 ,\Mult1|auto_generated|mac_mult1~DATAOUT14 ,\Mult1|auto_generated|mac_mult1~DATAOUT13 ,\Mult1|auto_generated|mac_mult1~DATAOUT12 ,\Mult1|auto_generated|mac_mult1~DATAOUT11 ,\Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\Mult1|auto_generated|mac_mult1~DATAOUT9 ,\Mult1|auto_generated|mac_mult1~DATAOUT8 ,\Mult1|auto_generated|mac_mult1~DATAOUT7 ,\Mult1|auto_generated|mac_mult1~DATAOUT6 ,\Mult1|auto_generated|mac_mult1~DATAOUT5 ,\Mult1|auto_generated|mac_mult1~DATAOUT4 ,
\Mult1|auto_generated|mac_mult1~DATAOUT3 ,\Mult1|auto_generated|mac_mult1~DATAOUT2 ,\Mult1|auto_generated|mac_mult1~DATAOUT1 ,\Mult1|auto_generated|mac_mult1~dataout ,\Mult1|auto_generated|mac_mult1~13 ,\Mult1|auto_generated|mac_mult1~12 ,
\Mult1|auto_generated|mac_mult1~11 ,\Mult1|auto_generated|mac_mult1~10 ,\Mult1|auto_generated|mac_mult1~9 ,\Mult1|auto_generated|mac_mult1~8 ,\Mult1|auto_generated|mac_mult1~7 ,\Mult1|auto_generated|mac_mult1~6 ,\Mult1|auto_generated|mac_mult1~5 ,
\Mult1|auto_generated|mac_mult1~4 ,\Mult1|auto_generated|mac_mult1~3 ,\Mult1|auto_generated|mac_mult1~2 ,\Mult1|auto_generated|mac_mult1~1 ,\Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = writeXcnt[4] $ (writeXcnt[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(writeXcnt[4]),
	.datad(writeXcnt[5]),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h0FF0;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneive_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_combout  = writeXcnt[6] $ (((writeXcnt[4] & writeXcnt[5])))

	.dataa(gnd),
	.datab(writeXcnt[4]),
	.datac(writeXcnt[5]),
	.datad(writeXcnt[6]),
	.cin(gnd),
	.combout(\Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~1 .lut_mask = 16'h3FC0;
defparam \Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = writeXcnt[7] $ (((writeXcnt[4] & (writeXcnt[5] & writeXcnt[6]))))

	.dataa(writeXcnt[7]),
	.datab(writeXcnt[4]),
	.datac(writeXcnt[5]),
	.datad(writeXcnt[6]),
	.cin(gnd),
	.combout(\Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h6AAA;
defparam \Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneive_lcell_comb \Add4~3 (
// Equation(s):
// \Add4~3_combout  = writeXcnt[8] $ (!\writeing_DQ[0]~2_combout )

	.dataa(gnd),
	.datab(writeXcnt[8]),
	.datac(gnd),
	.datad(\writeing_DQ[0]~2_combout ),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~3 .lut_mask = 16'hCC33;
defparam \Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = writeXcnt[9] $ (((!writeXcnt[8] & !\writeing_DQ[0]~2_combout )))

	.dataa(gnd),
	.datab(writeXcnt[8]),
	.datac(writeXcnt[9]),
	.datad(\writeing_DQ[0]~2_combout ),
	.cin(gnd),
	.combout(\Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hF0C3;
defparam \Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneive_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (!writeXcnt[8] & (!writeXcnt[9] & !\writeing_DQ[0]~2_combout ))

	.dataa(gnd),
	.datab(writeXcnt[8]),
	.datac(writeXcnt[9]),
	.datad(\writeing_DQ[0]~2_combout ),
	.cin(gnd),
	.combout(\Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~5 .lut_mask = 16'h0003;
defparam \Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y27_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add4~5_combout ,\Add4~4_combout ,\Add4~3_combout ,\Add4~2_combout ,\Add4~1_combout ,\Add4~0_combout ,!writeXcnt[4],writeXcnt[3],writeXcnt[2],writeXcnt[1],writeXcnt[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\Add4~5_combout ,\Add4~4_combout ,\Add4~3_combout ,\Add4~2_combout ,\Add4~1_combout ,\Add4~0_combout ,!writeXcnt[4],writeXcnt[3],writeXcnt[2],writeXcnt[1],writeXcnt[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y27_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~13 ,\Mult0|auto_generated|mac_mult1~12 ,
\Mult0|auto_generated|mac_mult1~11 ,\Mult0|auto_generated|mac_mult1~10 ,\Mult0|auto_generated|mac_mult1~9 ,\Mult0|auto_generated|mac_mult1~8 ,\Mult0|auto_generated|mac_mult1~7 ,\Mult0|auto_generated|mac_mult1~6 ,\Mult0|auto_generated|mac_mult1~5 ,
\Mult0|auto_generated|mac_mult1~4 ,\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT2  & (\Mult1|auto_generated|mac_out2~DATAOUT2  $ (VCC))) # (!\Mult0|auto_generated|mac_out2~DATAOUT2  & (\Mult1|auto_generated|mac_out2~DATAOUT2  & VCC))
// \Add6~1  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT2  & \Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h6688;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT3  & ((\Mult1|auto_generated|mac_out2~DATAOUT3  & (\Add6~1  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT3  & (!\Add6~1 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & 
// ((\Mult1|auto_generated|mac_out2~DATAOUT3  & (!\Add6~1 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT3  & ((\Add6~1 ) # (GND)))))
// \Add6~3  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Mult1|auto_generated|mac_out2~DATAOUT3  & !\Add6~1 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\Add6~1 ) # (!\Mult1|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h9617;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT4  $ (\Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\Add6~3 )))) # (GND)
// \Add6~5  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT4  & ((\Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\Add6~3 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT4  & (\Mult0|auto_generated|mac_out2~DATAOUT4  & !\Add6~3 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'h698E;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT5  & ((\Mult0|auto_generated|mac_out2~DATAOUT5  & (\Add6~5  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Add6~5 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT5  & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Add6~5 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Add6~5 ) # (GND)))))
// \Add6~7  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT5  & (!\Mult0|auto_generated|mac_out2~DATAOUT5  & !\Add6~5 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT5  & ((!\Add6~5 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h9617;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT6  $ (\Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\Add6~7 )))) # (GND)
// \Add6~9  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT6  & ((\Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\Add6~7 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT6  & (\Mult0|auto_generated|mac_out2~DATAOUT6  & !\Add6~7 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'h698E;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Mult1|auto_generated|mac_out2~DATAOUT7  & (\Add6~9  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT7  & (!\Add6~9 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((\Mult1|auto_generated|mac_out2~DATAOUT7  & (!\Add6~9 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT7  & ((\Add6~9 ) # (GND)))))
// \Add6~11  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Mult1|auto_generated|mac_out2~DATAOUT7  & !\Add6~9 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\Add6~9 ) # (!\Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h9617;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT8  $ (\Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\Add6~11 )))) # (GND)
// \Add6~13  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT8  & ((\Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\Add6~11 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT8  & (\Mult1|auto_generated|mac_out2~DATAOUT8  & !\Add6~11 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'h698E;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Mult1|auto_generated|mac_out2~DATAOUT9  & (\Add6~13  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT9  & (!\Add6~13 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((\Mult1|auto_generated|mac_out2~DATAOUT9  & (!\Add6~13 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT9  & ((\Add6~13 ) # (GND)))))
// \Add6~15  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Mult1|auto_generated|mac_out2~DATAOUT9  & !\Add6~13 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\Add6~13 ) # (!\Mult1|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h9617;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT10  $ (\Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\Add6~15 )))) # (GND)
// \Add6~17  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT10  & ((\Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\Add6~15 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT10  & (\Mult0|auto_generated|mac_out2~DATAOUT10  & !\Add6~15 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout(\Add6~17 ));
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'h698E;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT11  & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (\Add6~17  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Add6~17 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT11  & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Add6~17 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Add6~17 ) # (GND)))))
// \Add6~19  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT11  & (!\Mult0|auto_generated|mac_out2~DATAOUT11  & !\Add6~17 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\Add6~17 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~17 ),
	.combout(\Add6~18_combout ),
	.cout(\Add6~19 ));
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'h9617;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \Add6~20 (
// Equation(s):
// \Add6~20_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT12  $ (\Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\Add6~19 )))) # (GND)
// \Add6~21  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT12  & ((\Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\Add6~19 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT12  & (\Mult0|auto_generated|mac_out2~DATAOUT12  & !\Add6~19 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~19 ),
	.combout(\Add6~20_combout ),
	.cout(\Add6~21 ));
// synopsys translate_off
defparam \Add6~20 .lut_mask = 16'h698E;
defparam \Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \Add6~22 (
// Equation(s):
// \Add6~22_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\Mult1|auto_generated|mac_out2~DATAOUT13  & (\Add6~21  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT13  & (!\Add6~21 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & 
// ((\Mult1|auto_generated|mac_out2~DATAOUT13  & (!\Add6~21 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT13  & ((\Add6~21 ) # (GND)))))
// \Add6~23  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Mult1|auto_generated|mac_out2~DATAOUT13  & !\Add6~21 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\Add6~21 ) # (!\Mult1|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~21 ),
	.combout(\Add6~22_combout ),
	.cout(\Add6~23 ));
// synopsys translate_off
defparam \Add6~22 .lut_mask = 16'h9617;
defparam \Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \Add6~24 (
// Equation(s):
// \Add6~24_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT14  $ (\Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\Add6~23 )))) # (GND)
// \Add6~25  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT14  & ((\Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\Add6~23 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT14  & (\Mult0|auto_generated|mac_out2~DATAOUT14  & !\Add6~23 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~23 ),
	.combout(\Add6~24_combout ),
	.cout(\Add6~25 ));
// synopsys translate_off
defparam \Add6~24 .lut_mask = 16'h698E;
defparam \Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \Add6~26 (
// Equation(s):
// \Add6~26_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Mult1|auto_generated|mac_out2~DATAOUT15  & (\Add6~25  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT15  & (!\Add6~25 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & 
// ((\Mult1|auto_generated|mac_out2~DATAOUT15  & (!\Add6~25 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT15  & ((\Add6~25 ) # (GND)))))
// \Add6~27  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Mult1|auto_generated|mac_out2~DATAOUT15  & !\Add6~25 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\Add6~25 ) # (!\Mult1|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~25 ),
	.combout(\Add6~26_combout ),
	.cout(\Add6~27 ));
// synopsys translate_off
defparam \Add6~26 .lut_mask = 16'h9617;
defparam \Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \Add6~28 (
// Equation(s):
// \Add6~28_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT16  $ (\Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\Add6~27 )))) # (GND)
// \Add6~29  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT16  & ((\Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\Add6~27 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT16  & (\Mult0|auto_generated|mac_out2~DATAOUT16  & !\Add6~27 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~27 ),
	.combout(\Add6~28_combout ),
	.cout(\Add6~29 ));
// synopsys translate_off
defparam \Add6~28 .lut_mask = 16'h698E;
defparam \Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \Add6~30 (
// Equation(s):
// \Add6~30_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Mult1|auto_generated|mac_out2~DATAOUT17  & (\Add6~29  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT17  & (!\Add6~29 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & 
// ((\Mult1|auto_generated|mac_out2~DATAOUT17  & (!\Add6~29 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT17  & ((\Add6~29 ) # (GND)))))
// \Add6~31  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Mult1|auto_generated|mac_out2~DATAOUT17  & !\Add6~29 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\Add6~29 ) # (!\Mult1|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~29 ),
	.combout(\Add6~30_combout ),
	.cout(\Add6~31 ));
// synopsys translate_off
defparam \Add6~30 .lut_mask = 16'h9617;
defparam \Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \Add6~32 (
// Equation(s):
// \Add6~32_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT18  $ (\Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\Add6~31 )))) # (GND)
// \Add6~33  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT18  & ((\Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\Add6~31 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT18  & (\Mult0|auto_generated|mac_out2~DATAOUT18  & !\Add6~31 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~31 ),
	.combout(\Add6~32_combout ),
	.cout(\Add6~33 ));
// synopsys translate_off
defparam \Add6~32 .lut_mask = 16'h698E;
defparam \Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \Add6~34 (
// Equation(s):
// \Add6~34_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (\Add6~33  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Add6~33 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Add6~33 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Add6~33 ) # (GND)))))
// \Add6~35  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT19  & (!\Mult0|auto_generated|mac_out2~DATAOUT19  & !\Add6~33 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\Add6~33 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~33 ),
	.combout(\Add6~34_combout ),
	.cout(\Add6~35 ));
// synopsys translate_off
defparam \Add6~34 .lut_mask = 16'h9617;
defparam \Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \Add6~36 (
// Equation(s):
// \Add6~36_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT20  $ (\Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\Add6~35 )))) # (GND)
// \Add6~37  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT20  & ((\Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\Add6~35 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT20  & (\Mult1|auto_generated|mac_out2~DATAOUT20  & !\Add6~35 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~35 ),
	.combout(\Add6~36_combout ),
	.cout(\Add6~37 ));
// synopsys translate_off
defparam \Add6~36 .lut_mask = 16'h698E;
defparam \Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \Add6~38 (
// Equation(s):
// \Add6~38_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|mac_out2~DATAOUT21  & (\Add6~37  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Add6~37 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Add6~37 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Add6~37 ) # (GND)))))
// \Add6~39  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT21  & (!\Mult0|auto_generated|mac_out2~DATAOUT21  & !\Add6~37 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\Add6~37 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~37 ),
	.combout(\Add6~38_combout ),
	.cout(\Add6~39 ));
// synopsys translate_off
defparam \Add6~38 .lut_mask = 16'h9617;
defparam \Add6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \Add6~40 (
// Equation(s):
// \Add6~40_combout  = \Mult1|auto_generated|mac_out2~DATAOUT21  $ (\Add6~39  $ (!\Mult0|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(\Add6~39 ),
	.combout(\Add6~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~40 .lut_mask = 16'h5AA5;
defparam \Add6~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \writeing_DQ[0]~8 (
// Equation(s):
// \writeing_DQ[0]~8_combout  = (!\Add6~30_combout  & (((!\Add6~22_combout  & !\Add6~24_combout )) # (!\Add6~26_combout )))

	.dataa(\Add6~26_combout ),
	.datab(\Add6~22_combout ),
	.datac(\Add6~24_combout ),
	.datad(\Add6~30_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~8 .lut_mask = 16'h0057;
defparam \writeing_DQ[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneive_lcell_comb \writeing_DQ[0]~12 (
// Equation(s):
// \writeing_DQ[0]~12_combout  = (\rst~input_o  & (!\writeing_CE~q  & (\writeing~q  & !\Add6~28_combout )))

	.dataa(\rst~input_o ),
	.datab(\writeing_CE~q ),
	.datac(\writeing~q ),
	.datad(\Add6~28_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~12 .lut_mask = 16'h0020;
defparam \writeing_DQ[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneive_lcell_comb \writeing_DQ[0]~9 (
// Equation(s):
// \writeing_DQ[0]~9_combout  = (!\Add6~34_combout  & (!\Add6~32_combout  & (!\Add6~36_combout  & !\Add6~38_combout )))

	.dataa(\Add6~34_combout ),
	.datab(\Add6~32_combout ),
	.datac(\Add6~36_combout ),
	.datad(\Add6~38_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~9 .lut_mask = 16'h0001;
defparam \writeing_DQ[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \writeing_DQ[0]~10 (
// Equation(s):
// \writeing_DQ[0]~10_combout  = (!\Add6~40_combout  & (\writeing_DQ[0]~8_combout  & (\writeing_DQ[0]~12_combout  & \writeing_DQ[0]~9_combout )))

	.dataa(\Add6~40_combout ),
	.datab(\writeing_DQ[0]~8_combout ),
	.datac(\writeing_DQ[0]~12_combout ),
	.datad(\writeing_DQ[0]~9_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~10 .lut_mask = 16'h4000;
defparam \writeing_DQ[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = (\Add6~10_combout ) # ((\Add6~14_combout ) # (\Add6~12_combout ))

	.dataa(\Add6~10_combout ),
	.datab(gnd),
	.datac(\Add6~14_combout ),
	.datad(\Add6~12_combout ),
	.cin(gnd),
	.combout(\LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'hFFFA;
defparam \LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \Add6~42 (
// Equation(s):
// \Add6~42_combout  = (writeYcnt[0] & (writeXcnt[0] $ (VCC))) # (!writeYcnt[0] & (writeXcnt[0] & VCC))
// \Add6~43  = CARRY((writeYcnt[0] & writeXcnt[0]))

	.dataa(writeYcnt[0]),
	.datab(writeXcnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~42_combout ),
	.cout(\Add6~43 ));
// synopsys translate_off
defparam \Add6~42 .lut_mask = 16'h6688;
defparam \Add6~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \Add6~44 (
// Equation(s):
// \Add6~44_combout  = \Add6~43 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add6~43 ),
	.combout(\Add6~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~44 .lut_mask = 16'hF0F0;
defparam \Add6~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (\Add6~44_combout ) # ((\Add6~42_combout ) # ((\Add6~2_combout ) # (\Add6~0_combout )))

	.dataa(\Add6~44_combout ),
	.datab(\Add6~42_combout ),
	.datac(\Add6~2_combout ),
	.datad(\Add6~0_combout ),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'hFFFE;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (\Add6~8_combout  & ((\Add6~4_combout ) # ((\LessThan4~1_combout ) # (\Add6~6_combout ))))

	.dataa(\Add6~8_combout ),
	.datab(\Add6~4_combout ),
	.datac(\LessThan4~1_combout ),
	.datad(\Add6~6_combout ),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'hAAA8;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (\Add6~18_combout  & (\Add6~20_combout  & (\Add6~16_combout  & \Add6~26_combout )))

	.dataa(\Add6~18_combout ),
	.datab(\Add6~20_combout ),
	.datac(\Add6~16_combout ),
	.datad(\Add6~26_combout ),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'h8000;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (\LessThan4~0_combout  & ((\LessThan4~3_combout ) # (\LessThan4~2_combout )))

	.dataa(gnd),
	.datab(\LessThan4~3_combout ),
	.datac(\LessThan4~2_combout ),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~4 .lut_mask = 16'hFC00;
defparam \LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \writeing_DQ[0]~11 (
// Equation(s):
// \writeing_DQ[0]~11_combout  = (\writeing_DQ[0]~7_combout ) # ((\writeing_DQ[0]~6_combout ) # ((\writeing_DQ[0]~10_combout  & !\LessThan4~4_combout )))

	.dataa(\writeing_DQ[0]~7_combout ),
	.datab(\writeing_DQ[0]~6_combout ),
	.datac(\writeing_DQ[0]~10_combout ),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\writeing_DQ[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \writeing_DQ[0]~11 .lut_mask = 16'hEEFE;
defparam \writeing_DQ[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N31
dffeas \writeing_DQ[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeing_DQ[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeing_DQ[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writeing_DQ[0] .is_wysiwyg = "true";
defparam \writeing_DQ[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \SRAM_DQ~32 (
// Equation(s):
// \SRAM_DQ~32_combout  = (\computing~q  & (\DT_U|DQ_write [0])) # (!\computing~q  & ((writeing_DQ[0])))

	.dataa(gnd),
	.datab(\DT_U|DQ_write [0]),
	.datac(\computing~q ),
	.datad(writeing_DQ[0]),
	.cin(gnd),
	.combout(\SRAM_DQ~32_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~32 .lut_mask = 16'hCFC0;
defparam \SRAM_DQ~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \DT_U|Selector1~0 (
// Equation(s):
// \DT_U|Selector1~0_combout  = (\DT_U|RW_State.Rw_State_Addr~q  & !\DT_U|RW_State.RW_State_Read~q )

	.dataa(\DT_U|RW_State.Rw_State_Addr~q ),
	.datab(gnd),
	.datac(\DT_U|RW_State.RW_State_Read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DT_U|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|Selector1~0 .lut_mask = 16'h0A0A;
defparam \DT_U|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \DT_U|SRAM_RW (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|SRAM_RW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|SRAM_RW .is_wysiwyg = "true";
defparam \DT_U|SRAM_RW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \SRAM_WE_N~0 (
// Equation(s):
// \SRAM_WE_N~0_combout  = (!\writeing~q  & ((!\computing~q ) # (!\DT_U|SRAM_RW~q )))

	.dataa(\DT_U|SRAM_RW~q ),
	.datab(\computing~q ),
	.datac(gnd),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_WE_N~0 .lut_mask = 16'h0077;
defparam \SRAM_WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \DT_U|DQ_write[1]~11 (
// Equation(s):
// \DT_U|DQ_write[1]~11_combout  = (\DT_U|min [1] & ((\DT_U|DQ_write[0]~9 ) # (GND))) # (!\DT_U|min [1] & (!\DT_U|DQ_write[0]~9 ))
// \DT_U|DQ_write[1]~12  = CARRY((\DT_U|min [1]) # (!\DT_U|DQ_write[0]~9 ))

	.dataa(gnd),
	.datab(\DT_U|min [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|DQ_write[0]~9 ),
	.combout(\DT_U|DQ_write[1]~11_combout ),
	.cout(\DT_U|DQ_write[1]~12 ));
// synopsys translate_off
defparam \DT_U|DQ_write[1]~11 .lut_mask = 16'hC3CF;
defparam \DT_U|DQ_write[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N3
dffeas \DT_U|DQ_write[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[1]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[1] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \SRAM_DQ~33 (
// Equation(s):
// \SRAM_DQ~33_combout  = (\computing~q  & (\DT_U|DQ_write [1])) # (!\computing~q  & ((writeing_DQ[0])))

	.dataa(gnd),
	.datab(\DT_U|DQ_write [1]),
	.datac(\computing~q ),
	.datad(writeing_DQ[0]),
	.cin(gnd),
	.combout(\SRAM_DQ~33_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~33 .lut_mask = 16'hCFC0;
defparam \SRAM_DQ~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \DT_U|DQ_write[2]~13 (
// Equation(s):
// \DT_U|DQ_write[2]~13_combout  = (\DT_U|min [2] & (!\DT_U|DQ_write[1]~12  & VCC)) # (!\DT_U|min [2] & (\DT_U|DQ_write[1]~12  $ (GND)))
// \DT_U|DQ_write[2]~14  = CARRY((!\DT_U|min [2] & !\DT_U|DQ_write[1]~12 ))

	.dataa(\DT_U|min [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|DQ_write[1]~12 ),
	.combout(\DT_U|DQ_write[2]~13_combout ),
	.cout(\DT_U|DQ_write[2]~14 ));
// synopsys translate_off
defparam \DT_U|DQ_write[2]~13 .lut_mask = 16'h5A05;
defparam \DT_U|DQ_write[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \DT_U|DQ_write[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[2]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[2] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \SRAM_DQ~34 (
// Equation(s):
// \SRAM_DQ~34_combout  = (\computing~q  & (\DT_U|DQ_write [2])) # (!\computing~q  & ((writeing_DQ[0])))

	.dataa(gnd),
	.datab(\computing~q ),
	.datac(\DT_U|DQ_write [2]),
	.datad(writeing_DQ[0]),
	.cin(gnd),
	.combout(\SRAM_DQ~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~34 .lut_mask = 16'hF3C0;
defparam \SRAM_DQ~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \DT_U|DQ_write[3]~15 (
// Equation(s):
// \DT_U|DQ_write[3]~15_combout  = (\DT_U|min [3] & ((\DT_U|DQ_write[2]~14 ) # (GND))) # (!\DT_U|min [3] & (!\DT_U|DQ_write[2]~14 ))
// \DT_U|DQ_write[3]~16  = CARRY((\DT_U|min [3]) # (!\DT_U|DQ_write[2]~14 ))

	.dataa(gnd),
	.datab(\DT_U|min [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|DQ_write[2]~14 ),
	.combout(\DT_U|DQ_write[3]~15_combout ),
	.cout(\DT_U|DQ_write[3]~16 ));
// synopsys translate_off
defparam \DT_U|DQ_write[3]~15 .lut_mask = 16'hC3CF;
defparam \DT_U|DQ_write[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \DT_U|DQ_write[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[3] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \SRAM_DQ~35 (
// Equation(s):
// \SRAM_DQ~35_combout  = (\computing~q  & ((\DT_U|DQ_write [3]))) # (!\computing~q  & (writeing_DQ[0]))

	.dataa(gnd),
	.datab(writeing_DQ[0]),
	.datac(\computing~q ),
	.datad(\DT_U|DQ_write [3]),
	.cin(gnd),
	.combout(\SRAM_DQ~35_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~35 .lut_mask = 16'hFC0C;
defparam \SRAM_DQ~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \DT_U|DQ_write[4]~17 (
// Equation(s):
// \DT_U|DQ_write[4]~17_combout  = (\DT_U|min [4] & (!\DT_U|DQ_write[3]~16  & VCC)) # (!\DT_U|min [4] & (\DT_U|DQ_write[3]~16  $ (GND)))
// \DT_U|DQ_write[4]~18  = CARRY((!\DT_U|min [4] & !\DT_U|DQ_write[3]~16 ))

	.dataa(gnd),
	.datab(\DT_U|min [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|DQ_write[3]~16 ),
	.combout(\DT_U|DQ_write[4]~17_combout ),
	.cout(\DT_U|DQ_write[4]~18 ));
// synopsys translate_off
defparam \DT_U|DQ_write[4]~17 .lut_mask = 16'h3C03;
defparam \DT_U|DQ_write[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N9
dffeas \DT_U|DQ_write[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[4] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \SRAM_DQ~36 (
// Equation(s):
// \SRAM_DQ~36_combout  = (\computing~q  & (\DT_U|DQ_write [4])) # (!\computing~q  & ((writeing_DQ[0])))

	.dataa(gnd),
	.datab(\computing~q ),
	.datac(\DT_U|DQ_write [4]),
	.datad(writeing_DQ[0]),
	.cin(gnd),
	.combout(\SRAM_DQ~36_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~36 .lut_mask = 16'hF3C0;
defparam \SRAM_DQ~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \DT_U|DQ_write[5]~19 (
// Equation(s):
// \DT_U|DQ_write[5]~19_combout  = (\DT_U|min [5] & ((\DT_U|DQ_write[4]~18 ) # (GND))) # (!\DT_U|min [5] & (!\DT_U|DQ_write[4]~18 ))
// \DT_U|DQ_write[5]~20  = CARRY((\DT_U|min [5]) # (!\DT_U|DQ_write[4]~18 ))

	.dataa(\DT_U|min [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|DQ_write[4]~18 ),
	.combout(\DT_U|DQ_write[5]~19_combout ),
	.cout(\DT_U|DQ_write[5]~20 ));
// synopsys translate_off
defparam \DT_U|DQ_write[5]~19 .lut_mask = 16'hA5AF;
defparam \DT_U|DQ_write[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N11
dffeas \DT_U|DQ_write[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[5]~19_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[5] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \SRAM_DQ~37 (
// Equation(s):
// \SRAM_DQ~37_combout  = (\computing~q  & ((\DT_U|DQ_write [5]))) # (!\computing~q  & (writeing_DQ[0]))

	.dataa(gnd),
	.datab(writeing_DQ[0]),
	.datac(\computing~q ),
	.datad(\DT_U|DQ_write [5]),
	.cin(gnd),
	.combout(\SRAM_DQ~37_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~37 .lut_mask = 16'hFC0C;
defparam \SRAM_DQ~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \DT_U|DQ_write[6]~21 (
// Equation(s):
// \DT_U|DQ_write[6]~21_combout  = (\DT_U|min [6] & (!\DT_U|DQ_write[5]~20  & VCC)) # (!\DT_U|min [6] & (\DT_U|DQ_write[5]~20  $ (GND)))
// \DT_U|DQ_write[6]~22  = CARRY((!\DT_U|min [6] & !\DT_U|DQ_write[5]~20 ))

	.dataa(gnd),
	.datab(\DT_U|min [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DT_U|DQ_write[5]~20 ),
	.combout(\DT_U|DQ_write[6]~21_combout ),
	.cout(\DT_U|DQ_write[6]~22 ));
// synopsys translate_off
defparam \DT_U|DQ_write[6]~21 .lut_mask = 16'h3C03;
defparam \DT_U|DQ_write[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \DT_U|DQ_write[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[6]~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[6] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \SRAM_DQ~38 (
// Equation(s):
// \SRAM_DQ~38_combout  = (\computing~q  & ((\DT_U|DQ_write [6]))) # (!\computing~q  & (writeing_DQ[0]))

	.dataa(gnd),
	.datab(writeing_DQ[0]),
	.datac(\computing~q ),
	.datad(\DT_U|DQ_write [6]),
	.cin(gnd),
	.combout(\SRAM_DQ~38_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~38 .lut_mask = 16'hFC0C;
defparam \SRAM_DQ~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \DT_U|DQ_write[7]~23 (
// Equation(s):
// \DT_U|DQ_write[7]~23_combout  = \DT_U|min [7] $ (!\DT_U|DQ_write[6]~22 )

	.dataa(\DT_U|min [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DT_U|DQ_write[6]~22 ),
	.combout(\DT_U|DQ_write[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|DQ_write[7]~23 .lut_mask = 16'hA5A5;
defparam \DT_U|DQ_write[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \DT_U|DQ_write[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|DQ_write[7]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|DQ_write[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|DQ_write [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|DQ_write[7] .is_wysiwyg = "true";
defparam \DT_U|DQ_write[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \SRAM_DQ~39 (
// Equation(s):
// \SRAM_DQ~39_combout  = (\computing~q  & (\DT_U|DQ_write [7])) # (!\computing~q  & ((writeing_DQ[0])))

	.dataa(gnd),
	.datab(\computing~q ),
	.datac(\DT_U|DQ_write [7]),
	.datad(writeing_DQ[0]),
	.cin(gnd),
	.combout(\SRAM_DQ~39_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~39 .lut_mask = 16'hF3C0;
defparam \SRAM_DQ~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \clk25M~0 (
// Equation(s):
// \clk25M~0_combout  = !\clk25M~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk25M~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk25M~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk25M~0 .lut_mask = 16'h0F0F;
defparam \clk25M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N30
cycloneive_lcell_comb \clk25M~feeder (
// Equation(s):
// \clk25M~feeder_combout  = \clk25M~0_combout 

	.dataa(\clk25M~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk25M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk25M~feeder .lut_mask = 16'hAAAA;
defparam \clk25M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N31
dffeas clk25M(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk25M~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk25M~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk25M.is_wysiwyg = "true";
defparam clk25M.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \clk25M~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk25M~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk25M~clkctrl_outclk ));
// synopsys translate_off
defparam \clk25M~clkctrl .clock_type = "global clock";
defparam \clk25M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \counterHS[0]~11 (
// Equation(s):
// \counterHS[0]~11_combout  = counterHS[0] $ (VCC)
// \counterHS[0]~12  = CARRY(counterHS[0])

	.dataa(gnd),
	.datab(counterHS[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counterHS[0]~11_combout ),
	.cout(\counterHS[0]~12 ));
// synopsys translate_off
defparam \counterHS[0]~11 .lut_mask = 16'h33CC;
defparam \counterHS[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \counterHS[1]~13 (
// Equation(s):
// \counterHS[1]~13_combout  = (counterHS[1] & (!\counterHS[0]~12 )) # (!counterHS[1] & ((\counterHS[0]~12 ) # (GND)))
// \counterHS[1]~14  = CARRY((!\counterHS[0]~12 ) # (!counterHS[1]))

	.dataa(gnd),
	.datab(counterHS[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[0]~12 ),
	.combout(\counterHS[1]~13_combout ),
	.cout(\counterHS[1]~14 ));
// synopsys translate_off
defparam \counterHS[1]~13 .lut_mask = 16'h3C3F;
defparam \counterHS[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N7
dffeas \counterHS[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[1] .is_wysiwyg = "true";
defparam \counterHS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \counterHS[2]~15 (
// Equation(s):
// \counterHS[2]~15_combout  = (counterHS[2] & (\counterHS[1]~14  $ (GND))) # (!counterHS[2] & (!\counterHS[1]~14  & VCC))
// \counterHS[2]~16  = CARRY((counterHS[2] & !\counterHS[1]~14 ))

	.dataa(counterHS[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[1]~14 ),
	.combout(\counterHS[2]~15_combout ),
	.cout(\counterHS[2]~16 ));
// synopsys translate_off
defparam \counterHS[2]~15 .lut_mask = 16'hA50A;
defparam \counterHS[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \counterHS[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[2] .is_wysiwyg = "true";
defparam \counterHS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \counterHS[3]~17 (
// Equation(s):
// \counterHS[3]~17_combout  = (counterHS[3] & (!\counterHS[2]~16 )) # (!counterHS[3] & ((\counterHS[2]~16 ) # (GND)))
// \counterHS[3]~18  = CARRY((!\counterHS[2]~16 ) # (!counterHS[3]))

	.dataa(gnd),
	.datab(counterHS[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[2]~16 ),
	.combout(\counterHS[3]~17_combout ),
	.cout(\counterHS[3]~18 ));
// synopsys translate_off
defparam \counterHS[3]~17 .lut_mask = 16'h3C3F;
defparam \counterHS[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N11
dffeas \counterHS[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[3] .is_wysiwyg = "true";
defparam \counterHS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \counterHS[4]~19 (
// Equation(s):
// \counterHS[4]~19_combout  = (counterHS[4] & (\counterHS[3]~18  $ (GND))) # (!counterHS[4] & (!\counterHS[3]~18  & VCC))
// \counterHS[4]~20  = CARRY((counterHS[4] & !\counterHS[3]~18 ))

	.dataa(gnd),
	.datab(counterHS[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[3]~18 ),
	.combout(\counterHS[4]~19_combout ),
	.cout(\counterHS[4]~20 ));
// synopsys translate_off
defparam \counterHS[4]~19 .lut_mask = 16'hC30C;
defparam \counterHS[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N13
dffeas \counterHS[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[4] .is_wysiwyg = "true";
defparam \counterHS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \counterHS[5]~21 (
// Equation(s):
// \counterHS[5]~21_combout  = (counterHS[5] & (!\counterHS[4]~20 )) # (!counterHS[5] & ((\counterHS[4]~20 ) # (GND)))
// \counterHS[5]~22  = CARRY((!\counterHS[4]~20 ) # (!counterHS[5]))

	.dataa(counterHS[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[4]~20 ),
	.combout(\counterHS[5]~21_combout ),
	.cout(\counterHS[5]~22 ));
// synopsys translate_off
defparam \counterHS[5]~21 .lut_mask = 16'h5A5F;
defparam \counterHS[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N15
dffeas \counterHS[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[5] .is_wysiwyg = "true";
defparam \counterHS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \counterHS[6]~24 (
// Equation(s):
// \counterHS[6]~24_combout  = (counterHS[6] & (\counterHS[5]~22  $ (GND))) # (!counterHS[6] & (!\counterHS[5]~22  & VCC))
// \counterHS[6]~25  = CARRY((counterHS[6] & !\counterHS[5]~22 ))

	.dataa(counterHS[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[5]~22 ),
	.combout(\counterHS[6]~24_combout ),
	.cout(\counterHS[6]~25 ));
// synopsys translate_off
defparam \counterHS[6]~24 .lut_mask = 16'hA50A;
defparam \counterHS[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N17
dffeas \counterHS[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[6] .is_wysiwyg = "true";
defparam \counterHS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \counterHS[7]~26 (
// Equation(s):
// \counterHS[7]~26_combout  = (counterHS[7] & (!\counterHS[6]~25 )) # (!counterHS[7] & ((\counterHS[6]~25 ) # (GND)))
// \counterHS[7]~27  = CARRY((!\counterHS[6]~25 ) # (!counterHS[7]))

	.dataa(counterHS[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[6]~25 ),
	.combout(\counterHS[7]~26_combout ),
	.cout(\counterHS[7]~27 ));
// synopsys translate_off
defparam \counterHS[7]~26 .lut_mask = 16'h5A5F;
defparam \counterHS[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N19
dffeas \counterHS[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[7] .is_wysiwyg = "true";
defparam \counterHS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \counterHS[8]~28 (
// Equation(s):
// \counterHS[8]~28_combout  = (counterHS[8] & (\counterHS[7]~27  $ (GND))) # (!counterHS[8] & (!\counterHS[7]~27  & VCC))
// \counterHS[8]~29  = CARRY((counterHS[8] & !\counterHS[7]~27 ))

	.dataa(counterHS[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[7]~27 ),
	.combout(\counterHS[8]~28_combout ),
	.cout(\counterHS[8]~29 ));
// synopsys translate_off
defparam \counterHS[8]~28 .lut_mask = 16'hA50A;
defparam \counterHS[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N21
dffeas \counterHS[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[8] .is_wysiwyg = "true";
defparam \counterHS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \counterHS[9]~30 (
// Equation(s):
// \counterHS[9]~30_combout  = (counterHS[9] & (!\counterHS[8]~29 )) # (!counterHS[9] & ((\counterHS[8]~29 ) # (GND)))
// \counterHS[9]~31  = CARRY((!\counterHS[8]~29 ) # (!counterHS[9]))

	.dataa(gnd),
	.datab(counterHS[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterHS[8]~29 ),
	.combout(\counterHS[9]~30_combout ),
	.cout(\counterHS[9]~31 ));
// synopsys translate_off
defparam \counterHS[9]~30 .lut_mask = 16'h3C3F;
defparam \counterHS[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \counterHS[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[9] .is_wysiwyg = "true";
defparam \counterHS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \counterHS[10]~32 (
// Equation(s):
// \counterHS[10]~32_combout  = counterHS[10] $ (!\counterHS[9]~31 )

	.dataa(counterHS[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counterHS[9]~31 ),
	.combout(\counterHS[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \counterHS[10]~32 .lut_mask = 16'hA5A5;
defparam \counterHS[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y26_N25
dffeas \counterHS[10] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[10] .is_wysiwyg = "true";
defparam \counterHS[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counterHS[4] & (!counterHS[7] & !counterHS[10]))

	.dataa(counterHS[4]),
	.datab(counterHS[7]),
	.datac(gnd),
	.datad(counterHS[10]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0011;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (counterHS[3]) # ((counterHS[2]) # (counterHS[1]))

	.dataa(counterHS[3]),
	.datab(gnd),
	.datac(counterHS[2]),
	.datad(counterHS[1]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'hFFFA;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (counterHS[6]) # ((counterHS[0]) # ((!counterHS[8]) # (!counterHS[9])))

	.dataa(counterHS[6]),
	.datab(counterHS[0]),
	.datac(counterHS[9]),
	.datad(counterHS[8]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'hEFFF;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (((\Equal3~1_combout ) # (\Equal3~0_combout )) # (!\Equal0~0_combout )) # (!counterHS[5])

	.dataa(counterHS[5]),
	.datab(\Equal0~0_combout ),
	.datac(\Equal3~1_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'hFFF7;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \counterHS[6]~23 (
// Equation(s):
// \counterHS[6]~23_combout  = (!\Equal3~2_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\counterHS[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \counterHS[6]~23 .lut_mask = 16'h55FF;
defparam \counterHS[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \counterHS[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterHS[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counterHS[6]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterHS[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counterHS[0] .is_wysiwyg = "true";
defparam \counterHS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (counterHS[1] & (!counterHS[8] & (counterHS[2] & !counterHS[9])))

	.dataa(counterHS[1]),
	.datab(counterHS[8]),
	.datac(counterHS[2]),
	.datad(counterHS[9]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0020;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (counterHS[0] & (counterHS[3] & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(counterHS[0]),
	.datab(counterHS[3]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneive_lcell_comb \VGA_HS~0 (
// Equation(s):
// \VGA_HS~0_combout  = (\Equal0~2_combout  & ((counterHS[5] & ((\VGA_HS~reg0_q ) # (counterHS[6]))) # (!counterHS[5] & (\VGA_HS~reg0_q  & counterHS[6])))) # (!\Equal0~2_combout  & (((\VGA_HS~reg0_q ))))

	.dataa(\Equal0~2_combout ),
	.datab(counterHS[5]),
	.datac(\VGA_HS~reg0_q ),
	.datad(counterHS[6]),
	.cin(gnd),
	.combout(\VGA_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_HS~0 .lut_mask = 16'hF8D0;
defparam \VGA_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N17
dffeas \VGA_HS~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_HS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_HS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_HS~reg0 .is_wysiwyg = "true";
defparam \VGA_HS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \counterVS[0]~10 (
// Equation(s):
// \counterVS[0]~10_combout  = (counterVS[0] & (\Equal3~2_combout  $ (GND))) # (!counterVS[0] & (!\Equal3~2_combout  & VCC))
// \counterVS[0]~11  = CARRY((counterVS[0] & !\Equal3~2_combout ))

	.dataa(counterVS[0]),
	.datab(\Equal3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counterVS[0]~10_combout ),
	.cout(\counterVS[0]~11 ));
// synopsys translate_off
defparam \counterVS[0]~10 .lut_mask = 16'h9922;
defparam \counterVS[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \counterVS[1]~12 (
// Equation(s):
// \counterVS[1]~12_combout  = (counterVS[1] & (!\counterVS[0]~11 )) # (!counterVS[1] & ((\counterVS[0]~11 ) # (GND)))
// \counterVS[1]~13  = CARRY((!\counterVS[0]~11 ) # (!counterVS[1]))

	.dataa(counterVS[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[0]~11 ),
	.combout(\counterVS[1]~12_combout ),
	.cout(\counterVS[1]~13 ));
// synopsys translate_off
defparam \counterVS[1]~12 .lut_mask = 16'h5A5F;
defparam \counterVS[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \counterVS[2]~14 (
// Equation(s):
// \counterVS[2]~14_combout  = (counterVS[2] & (\counterVS[1]~13  $ (GND))) # (!counterVS[2] & (!\counterVS[1]~13  & VCC))
// \counterVS[2]~15  = CARRY((counterVS[2] & !\counterVS[1]~13 ))

	.dataa(gnd),
	.datab(counterVS[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[1]~13 ),
	.combout(\counterVS[2]~14_combout ),
	.cout(\counterVS[2]~15 ));
// synopsys translate_off
defparam \counterVS[2]~14 .lut_mask = 16'hC30C;
defparam \counterVS[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N15
dffeas \counterVS[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[2] .is_wysiwyg = "true";
defparam \counterVS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \counterVS[3]~16 (
// Equation(s):
// \counterVS[3]~16_combout  = (counterVS[3] & (!\counterVS[2]~15 )) # (!counterVS[3] & ((\counterVS[2]~15 ) # (GND)))
// \counterVS[3]~17  = CARRY((!\counterVS[2]~15 ) # (!counterVS[3]))

	.dataa(gnd),
	.datab(counterVS[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[2]~15 ),
	.combout(\counterVS[3]~16_combout ),
	.cout(\counterVS[3]~17 ));
// synopsys translate_off
defparam \counterVS[3]~16 .lut_mask = 16'h3C3F;
defparam \counterVS[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \counterVS[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[3] .is_wysiwyg = "true";
defparam \counterVS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \counterVS[4]~18 (
// Equation(s):
// \counterVS[4]~18_combout  = (counterVS[4] & (\counterVS[3]~17  $ (GND))) # (!counterVS[4] & (!\counterVS[3]~17  & VCC))
// \counterVS[4]~19  = CARRY((counterVS[4] & !\counterVS[3]~17 ))

	.dataa(gnd),
	.datab(counterVS[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[3]~17 ),
	.combout(\counterVS[4]~18_combout ),
	.cout(\counterVS[4]~19 ));
// synopsys translate_off
defparam \counterVS[4]~18 .lut_mask = 16'hC30C;
defparam \counterVS[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \counterVS[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[4] .is_wysiwyg = "true";
defparam \counterVS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \counterVS[5]~20 (
// Equation(s):
// \counterVS[5]~20_combout  = (counterVS[5] & (!\counterVS[4]~19 )) # (!counterVS[5] & ((\counterVS[4]~19 ) # (GND)))
// \counterVS[5]~21  = CARRY((!\counterVS[4]~19 ) # (!counterVS[5]))

	.dataa(gnd),
	.datab(counterVS[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[4]~19 ),
	.combout(\counterVS[5]~20_combout ),
	.cout(\counterVS[5]~21 ));
// synopsys translate_off
defparam \counterVS[5]~20 .lut_mask = 16'h3C3F;
defparam \counterVS[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \counterVS[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[5] .is_wysiwyg = "true";
defparam \counterVS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \counterVS[6]~22 (
// Equation(s):
// \counterVS[6]~22_combout  = (counterVS[6] & (\counterVS[5]~21  $ (GND))) # (!counterVS[6] & (!\counterVS[5]~21  & VCC))
// \counterVS[6]~23  = CARRY((counterVS[6] & !\counterVS[5]~21 ))

	.dataa(counterVS[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[5]~21 ),
	.combout(\counterVS[6]~22_combout ),
	.cout(\counterVS[6]~23 ));
// synopsys translate_off
defparam \counterVS[6]~22 .lut_mask = 16'hA50A;
defparam \counterVS[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \counterVS[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[6] .is_wysiwyg = "true";
defparam \counterVS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \counterVS[7]~24 (
// Equation(s):
// \counterVS[7]~24_combout  = (counterVS[7] & (!\counterVS[6]~23 )) # (!counterVS[7] & ((\counterVS[6]~23 ) # (GND)))
// \counterVS[7]~25  = CARRY((!\counterVS[6]~23 ) # (!counterVS[7]))

	.dataa(gnd),
	.datab(counterVS[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[6]~23 ),
	.combout(\counterVS[7]~24_combout ),
	.cout(\counterVS[7]~25 ));
// synopsys translate_off
defparam \counterVS[7]~24 .lut_mask = 16'h3C3F;
defparam \counterVS[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \counterVS[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[7] .is_wysiwyg = "true";
defparam \counterVS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \counterVS[8]~26 (
// Equation(s):
// \counterVS[8]~26_combout  = (counterVS[8] & (\counterVS[7]~25  $ (GND))) # (!counterVS[8] & (!\counterVS[7]~25  & VCC))
// \counterVS[8]~27  = CARRY((counterVS[8] & !\counterVS[7]~25 ))

	.dataa(counterVS[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counterVS[7]~25 ),
	.combout(\counterVS[8]~26_combout ),
	.cout(\counterVS[8]~27 ));
// synopsys translate_off
defparam \counterVS[8]~26 .lut_mask = 16'hA50A;
defparam \counterVS[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \counterVS[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[8] .is_wysiwyg = "true";
defparam \counterVS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \counterVS[9]~28 (
// Equation(s):
// \counterVS[9]~28_combout  = \counterVS[8]~27  $ (counterVS[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counterVS[9]),
	.cin(\counterVS[8]~27 ),
	.combout(\counterVS[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \counterVS[9]~28 .lut_mask = 16'h0FF0;
defparam \counterVS[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y26_N29
dffeas \counterVS[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[9] .is_wysiwyg = "true";
defparam \counterVS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!counterVS[1] & (counterVS[9] & (counterVS[2] & counterVS[0])))

	.dataa(counterVS[1]),
	.datab(counterVS[9]),
	.datac(counterVS[2]),
	.datad(counterVS[0]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h4000;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!counterVS[6] & (!counterVS[7] & (!counterVS[8] & counterVS[3])))

	.dataa(counterVS[6]),
	.datab(counterVS[7]),
	.datac(counterVS[8]),
	.datad(counterVS[3]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0100;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!counterVS[4] & (\Equal2~2_combout  & (\Equal2~0_combout  & !counterVS[5])))

	.dataa(counterVS[4]),
	.datab(\Equal2~2_combout ),
	.datac(\Equal2~0_combout ),
	.datad(counterVS[5]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0040;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \counterVS[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[0] .is_wysiwyg = "true";
defparam \counterVS[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \counterVS[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\counterVS[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(\Equal2~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counterVS[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counterVS[1] .is_wysiwyg = "true";
defparam \counterVS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!counterVS[5] & !counterVS[4])

	.dataa(gnd),
	.datab(counterVS[5]),
	.datac(gnd),
	.datad(counterVS[4]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0033;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!counterVS[9] & (!counterVS[0] & (\Equal2~1_combout  & \Equal2~0_combout )))

	.dataa(counterVS[9]),
	.datab(counterVS[0]),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h1000;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \VGA_VS~0 (
// Equation(s):
// \VGA_VS~0_combout  = (counterVS[1] & (\VGA_VS~reg0_q  & ((counterVS[2]) # (!\Equal4~0_combout )))) # (!counterVS[1] & ((\VGA_VS~reg0_q ) # ((counterVS[2] & \Equal4~0_combout ))))

	.dataa(counterVS[1]),
	.datab(counterVS[2]),
	.datac(\VGA_VS~reg0_q ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_VS~0 .lut_mask = 16'hD4F0;
defparam \VGA_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N1
dffeas \VGA_VS~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_VS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VS~reg0 .is_wysiwyg = "true";
defparam \VGA_VS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = (\rst~input_o  & (\SRAM_DQ[0]~input_o  & (!\writeing~q  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\SRAM_DQ[0]~input_o ),
	.datac(\writeing~q ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~0 .lut_mask = 16'h0008;
defparam \VGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \VGA_R[0]~reg0feeder (
// Equation(s):
// \VGA_R[0]~reg0feeder_combout  = \VGA_R~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~0_combout ),
	.cin(gnd),
	.combout(\VGA_R[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas \VGA_R[0]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = (\rst~input_o  & (\SRAM_DQ[1]~input_o  & (!\writeing~q  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\SRAM_DQ[1]~input_o ),
	.datac(\writeing~q ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~1 .lut_mask = 16'h0008;
defparam \VGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \VGA_R[1]~reg0feeder (
// Equation(s):
// \VGA_R[1]~reg0feeder_combout  = \VGA_R~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_R[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \VGA_R[1]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = (\rst~input_o  & (\SRAM_DQ[2]~input_o  & (!\writeing~q  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\SRAM_DQ[2]~input_o ),
	.datac(\writeing~q ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~2 .lut_mask = 16'h0008;
defparam \VGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \VGA_R[2]~reg0feeder (
// Equation(s):
// \VGA_R[2]~reg0feeder_combout  = \VGA_R~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_R[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \VGA_R[2]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \VGA_R~3 (
// Equation(s):
// \VGA_R~3_combout  = (\rst~input_o  & (!\writeing~q  & (\SRAM_DQ[3]~input_o  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\writeing~q ),
	.datac(\SRAM_DQ[3]~input_o ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~3 .lut_mask = 16'h0020;
defparam \VGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \VGA_R[3]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \VGA_R~4 (
// Equation(s):
// \VGA_R~4_combout  = (\rst~input_o  & (!\writeing~q  & (\SRAM_DQ[4]~input_o  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\writeing~q ),
	.datac(\SRAM_DQ[4]~input_o ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~4 .lut_mask = 16'h0020;
defparam \VGA_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \VGA_R[4]~reg0feeder (
// Equation(s):
// \VGA_R[4]~reg0feeder_combout  = \VGA_R~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_R[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N1
dffeas \VGA_R[4]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \VGA_R~5 (
// Equation(s):
// \VGA_R~5_combout  = (\rst~input_o  & (!\writeing~q  & (\SRAM_DQ[5]~input_o  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\writeing~q ),
	.datac(\SRAM_DQ[5]~input_o ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~5 .lut_mask = 16'h0020;
defparam \VGA_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \VGA_R[5]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \VGA_R~6 (
// Equation(s):
// \VGA_R~6_combout  = (\rst~input_o  & (\SRAM_DQ[6]~input_o  & (!\writeing~q  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\SRAM_DQ[6]~input_o ),
	.datac(\writeing~q ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~6 .lut_mask = 16'h0008;
defparam \VGA_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \VGA_R[6]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \VGA_R~7 (
// Equation(s):
// \VGA_R~7_combout  = (\rst~input_o  & (\SRAM_DQ[7]~input_o  & (!\writeing~q  & !\computing~q )))

	.dataa(\rst~input_o ),
	.datab(\SRAM_DQ[7]~input_o ),
	.datac(\writeing~q ),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\VGA_R~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~7 .lut_mask = 16'h0008;
defparam \VGA_R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \VGA_R[7]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N3
dffeas \VGA_G[0]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \VGA_G[1]~reg0feeder (
// Equation(s):
// \VGA_G[1]~reg0feeder_combout  = \VGA_R~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_G[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \VGA_G[1]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \VGA_G[2]~reg0feeder (
// Equation(s):
// \VGA_G[2]~reg0feeder_combout  = \VGA_R~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~2_combout ),
	.cin(gnd),
	.combout(\VGA_G[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \VGA_G[2]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \VGA_G[3]~reg0feeder (
// Equation(s):
// \VGA_G[3]~reg0feeder_combout  = \VGA_R~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~3_combout ),
	.cin(gnd),
	.combout(\VGA_G[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \VGA_G[3]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneive_lcell_comb \VGA_G[4]~reg0feeder (
// Equation(s):
// \VGA_G[4]~reg0feeder_combout  = \VGA_R~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_G[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N31
dffeas \VGA_G[4]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \VGA_G[5]~reg0feeder (
// Equation(s):
// \VGA_G[5]~reg0feeder_combout  = \VGA_R~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_R~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_G[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[5]~reg0feeder .lut_mask = 16'hF0F0;
defparam \VGA_G[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \VGA_G[5]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \VGA_G[6]~reg0feeder (
// Equation(s):
// \VGA_G[6]~reg0feeder_combout  = \VGA_R~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~6_combout ),
	.cin(gnd),
	.combout(\VGA_G[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \VGA_G[6]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \VGA_G[7]~reg0feeder (
// Equation(s):
// \VGA_G[7]~reg0feeder_combout  = \VGA_R~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~7_combout ),
	.cin(gnd),
	.combout(\VGA_G[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \VGA_G[7]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_G[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \VGA_B[0]~reg0feeder (
// Equation(s):
// \VGA_B[0]~reg0feeder_combout  = \VGA_R~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~0_combout ),
	.cin(gnd),
	.combout(\VGA_B[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \VGA_B[0]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_B[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \VGA_B[1]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \VGA_B[2]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \VGA_B[3]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N21
dffeas \VGA_B[4]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \VGA_B[5]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_R~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \VGA_B[6]~reg0feeder (
// Equation(s):
// \VGA_B[6]~reg0feeder_combout  = \VGA_R~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~6_combout ),
	.cin(gnd),
	.combout(\VGA_B[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \VGA_B[6]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_B[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \VGA_B[7]~reg0feeder (
// Equation(s):
// \VGA_B[7]~reg0feeder_combout  = \VGA_R~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_R~7_combout ),
	.cin(gnd),
	.combout(\VGA_B[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N7
dffeas \VGA_B[7]~reg0 (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\VGA_B[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!counterHS[10] & (((!counterHS[6] & !counterHS[5])) # (!counterHS[7])))

	.dataa(counterHS[6]),
	.datab(counterHS[10]),
	.datac(counterHS[5]),
	.datad(counterHS[7]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0133;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!counterVS[6] & (!counterVS[7] & (!counterVS[8] & !counterVS[9])))

	.dataa(counterVS[6]),
	.datab(counterVS[7]),
	.datac(counterVS[8]),
	.datad(counterVS[9]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0001;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (((!counterVS[1] & !counterVS[0])) # (!counterVS[2])) # (!counterVS[3])

	.dataa(counterVS[1]),
	.datab(counterVS[3]),
	.datac(counterVS[2]),
	.datad(counterVS[0]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h3F7F;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\LessThan1~0_combout  & (((!counterVS[4] & \LessThan1~1_combout )) # (!counterVS[5])))

	.dataa(counterVS[4]),
	.datab(counterVS[5]),
	.datac(\LessThan1~0_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h7030;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \VGA_BLANK_N~0 (
// Equation(s):
// \VGA_BLANK_N~0_combout  = (\LessThan1~2_combout ) # ((\LessThan0~0_combout  & (!counterHS[9] & !counterHS[8])))

	.dataa(\LessThan0~0_combout ),
	.datab(counterHS[9]),
	.datac(counterHS[8]),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\VGA_BLANK_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_BLANK_N~0 .lut_mask = 16'hFF02;
defparam \VGA_BLANK_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneive_lcell_comb \X~5 (
// Equation(s):
// \X~5_combout  = (counterHS[0] & ((counterHS[9]) # ((counterHS[8]) # (!\LessThan0~0_combout ))))

	.dataa(counterHS[0]),
	.datab(counterHS[9]),
	.datac(\LessThan0~0_combout ),
	.datad(counterHS[8]),
	.cin(gnd),
	.combout(\X~5_combout ),
	.cout());
// synopsys translate_off
defparam \X~5 .lut_mask = 16'hAA8A;
defparam \X~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N31
dffeas \X[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[0]),
	.prn(vcc));
// synopsys translate_off
defparam \X[0] .is_wysiwyg = "true";
defparam \X[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N1
dffeas \VGA_ADDR[0] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[0] .is_wysiwyg = "true";
defparam \VGA_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneive_lcell_comb \SRAM_ADDR~0 (
// Equation(s):
// \SRAM_ADDR~0_combout  = (!\writeing~q  & ((\computing~q  & ((!\DT_U|ADDR_X [0]))) # (!\computing~q  & (VGA_ADDR[0]))))

	.dataa(\writeing~q ),
	.datab(\computing~q ),
	.datac(VGA_ADDR[0]),
	.datad(\DT_U|ADDR_X [0]),
	.cin(gnd),
	.combout(\SRAM_ADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~0 .lut_mask = 16'h1054;
defparam \SRAM_ADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneive_lcell_comb \SRAM_ADDR~1 (
// Equation(s):
// \SRAM_ADDR~1_combout  = (\SRAM_ADDR~0_combout ) # ((\writeing~q  & writeXcnt[0]))

	.dataa(\writeing~q ),
	.datab(gnd),
	.datac(writeXcnt[0]),
	.datad(\SRAM_ADDR~0_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~1 .lut_mask = 16'hFFA0;
defparam \SRAM_ADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneive_lcell_comb \X~6 (
// Equation(s):
// \X~6_combout  = (counterHS[1] & ((counterHS[9]) # ((counterHS[8]) # (!\LessThan0~0_combout ))))

	.dataa(counterHS[1]),
	.datab(counterHS[9]),
	.datac(\LessThan0~0_combout ),
	.datad(counterHS[8]),
	.cin(gnd),
	.combout(\X~6_combout ),
	.cout());
// synopsys translate_off
defparam \X~6 .lut_mask = 16'hAA8A;
defparam \X~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N27
dffeas \X[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[1]),
	.prn(vcc));
// synopsys translate_off
defparam \X[1] .is_wysiwyg = "true";
defparam \X[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N3
dffeas \VGA_ADDR[1] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[1] .is_wysiwyg = "true";
defparam \VGA_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneive_lcell_comb \SRAM_ADDR~2 (
// Equation(s):
// \SRAM_ADDR~2_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_X [1]))) # (!\computing~q  & (VGA_ADDR[1]))))

	.dataa(\writeing~q ),
	.datab(\computing~q ),
	.datac(VGA_ADDR[1]),
	.datad(\DT_U|ADDR_X [1]),
	.cin(gnd),
	.combout(\SRAM_ADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~2 .lut_mask = 16'h5410;
defparam \SRAM_ADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneive_lcell_comb \SRAM_ADDR~3 (
// Equation(s):
// \SRAM_ADDR~3_combout  = (\SRAM_ADDR~2_combout ) # ((\writeing~q  & writeXcnt[1]))

	.dataa(\writeing~q ),
	.datab(gnd),
	.datac(writeXcnt[1]),
	.datad(\SRAM_ADDR~2_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~3 .lut_mask = 16'hFFA0;
defparam \SRAM_ADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneive_lcell_comb \X~7 (
// Equation(s):
// \X~7_combout  = (counterHS[2] & (((counterHS[9]) # (counterHS[8])) # (!\LessThan0~0_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(counterHS[9]),
	.datac(counterHS[2]),
	.datad(counterHS[8]),
	.cin(gnd),
	.combout(\X~7_combout ),
	.cout());
// synopsys translate_off
defparam \X~7 .lut_mask = 16'hF0D0;
defparam \X~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \X[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[2]),
	.prn(vcc));
// synopsys translate_off
defparam \X[2] .is_wysiwyg = "true";
defparam \X[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \VGA_ADDR[2] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[2] .is_wysiwyg = "true";
defparam \VGA_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneive_lcell_comb \SRAM_ADDR~4 (
// Equation(s):
// \SRAM_ADDR~4_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_X [2]))) # (!\computing~q  & (VGA_ADDR[2]))))

	.dataa(\writeing~q ),
	.datab(\computing~q ),
	.datac(VGA_ADDR[2]),
	.datad(\DT_U|ADDR_X [2]),
	.cin(gnd),
	.combout(\SRAM_ADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~4 .lut_mask = 16'h5410;
defparam \SRAM_ADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneive_lcell_comb \SRAM_ADDR~5 (
// Equation(s):
// \SRAM_ADDR~5_combout  = (\SRAM_ADDR~4_combout ) # ((\writeing~q  & writeXcnt[2]))

	.dataa(\writeing~q ),
	.datab(writeXcnt[2]),
	.datac(gnd),
	.datad(\SRAM_ADDR~4_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~5 .lut_mask = 16'hFF88;
defparam \SRAM_ADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneive_lcell_comb \X~8 (
// Equation(s):
// \X~8_combout  = (counterHS[3] & (((counterHS[9]) # (counterHS[8])) # (!\LessThan0~0_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(counterHS[9]),
	.datac(counterHS[3]),
	.datad(counterHS[8]),
	.cin(gnd),
	.combout(\X~8_combout ),
	.cout());
// synopsys translate_off
defparam \X~8 .lut_mask = 16'hF0D0;
defparam \X~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \X[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\X~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[3]),
	.prn(vcc));
// synopsys translate_off
defparam \X[3] .is_wysiwyg = "true";
defparam \X[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \VGA_ADDR[3] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[3] .is_wysiwyg = "true";
defparam \VGA_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \SRAM_ADDR~6 (
// Equation(s):
// \SRAM_ADDR~6_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_X [3]))) # (!\computing~q  & (VGA_ADDR[3]))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[3]),
	.datad(\DT_U|ADDR_X [3]),
	.cin(gnd),
	.combout(\SRAM_ADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~6 .lut_mask = 16'h3210;
defparam \SRAM_ADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \SRAM_ADDR~7 (
// Equation(s):
// \SRAM_ADDR~7_combout  = (\SRAM_ADDR~6_combout ) # ((writeXcnt[3] & \writeing~q ))

	.dataa(writeXcnt[3]),
	.datab(\SRAM_ADDR~6_combout ),
	.datac(gnd),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~7 .lut_mask = 16'hEECC;
defparam \SRAM_ADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneive_lcell_comb \X~9 (
// Equation(s):
// \X~9_combout  = (counterHS[4] & (((counterHS[9]) # (counterHS[8])) # (!\LessThan0~0_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(counterHS[9]),
	.datac(counterHS[4]),
	.datad(counterHS[8]),
	.cin(gnd),
	.combout(\X~9_combout ),
	.cout());
// synopsys translate_off
defparam \X~9 .lut_mask = 16'hF0D0;
defparam \X~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N9
dffeas \X[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[4]),
	.prn(vcc));
// synopsys translate_off
defparam \X[4] .is_wysiwyg = "true";
defparam \X[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N25
dffeas \VGA_ADDR[4] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[4] .is_wysiwyg = "true";
defparam \VGA_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneive_lcell_comb \SRAM_ADDR~8 (
// Equation(s):
// \SRAM_ADDR~8_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_X [4]))) # (!\computing~q  & (VGA_ADDR[4]))))

	.dataa(\writeing~q ),
	.datab(\computing~q ),
	.datac(VGA_ADDR[4]),
	.datad(\DT_U|ADDR_X [4]),
	.cin(gnd),
	.combout(\SRAM_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~8 .lut_mask = 16'h5410;
defparam \SRAM_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneive_lcell_comb \SRAM_ADDR~9 (
// Equation(s):
// \SRAM_ADDR~9_combout  = (\SRAM_ADDR~8_combout ) # ((writeXcnt[4] & \writeing~q ))

	.dataa(writeXcnt[4]),
	.datab(\SRAM_ADDR~8_combout ),
	.datac(gnd),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~9 .lut_mask = 16'hEECC;
defparam \SRAM_ADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \X[5]~10 (
// Equation(s):
// \X[5]~10_combout  = counterHS[5] $ (VCC)
// \X[5]~11  = CARRY(counterHS[5])

	.dataa(gnd),
	.datab(counterHS[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\X[5]~10_combout ),
	.cout(\X[5]~11 ));
// synopsys translate_off
defparam \X[5]~10 .lut_mask = 16'h33CC;
defparam \X[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!counterHS[9] & (!counterHS[8] & \LessThan0~0_combout ))

	.dataa(gnd),
	.datab(counterHS[9]),
	.datac(counterHS[8]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0300;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \X[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[5]),
	.prn(vcc));
// synopsys translate_off
defparam \X[5] .is_wysiwyg = "true";
defparam \X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \VGA_ADDR[5]~feeder (
// Equation(s):
// \VGA_ADDR[5]~feeder_combout  = X[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(X[5]),
	.cin(gnd),
	.combout(\VGA_ADDR[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_ADDR[5]~feeder .lut_mask = 16'hFF00;
defparam \VGA_ADDR[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N23
dffeas \VGA_ADDR[5] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(\VGA_ADDR[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[5] .is_wysiwyg = "true";
defparam \VGA_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \SRAM_ADDR~10 (
// Equation(s):
// \SRAM_ADDR~10_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_X [5])) # (!\computing~q  & ((VGA_ADDR[5])))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(\DT_U|ADDR_X [5]),
	.datad(VGA_ADDR[5]),
	.cin(gnd),
	.combout(\SRAM_ADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~10 .lut_mask = 16'h3120;
defparam \SRAM_ADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \SRAM_ADDR~11 (
// Equation(s):
// \SRAM_ADDR~11_combout  = (\SRAM_ADDR~10_combout ) # ((writeXcnt[5] & \writeing~q ))

	.dataa(gnd),
	.datab(writeXcnt[5]),
	.datac(\writeing~q ),
	.datad(\SRAM_ADDR~10_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~11 .lut_mask = 16'hFFC0;
defparam \SRAM_ADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \X[6]~12 (
// Equation(s):
// \X[6]~12_combout  = (counterHS[6] & (\X[5]~11  & VCC)) # (!counterHS[6] & (!\X[5]~11 ))
// \X[6]~13  = CARRY((!counterHS[6] & !\X[5]~11 ))

	.dataa(counterHS[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X[5]~11 ),
	.combout(\X[6]~12_combout ),
	.cout(\X[6]~13 ));
// synopsys translate_off
defparam \X[6]~12 .lut_mask = 16'hA505;
defparam \X[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N13
dffeas \X[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[6]),
	.prn(vcc));
// synopsys translate_off
defparam \X[6] .is_wysiwyg = "true";
defparam \X[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \VGA_ADDR[6] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[6] .is_wysiwyg = "true";
defparam \VGA_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \SRAM_ADDR~12 (
// Equation(s):
// \SRAM_ADDR~12_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_X [6]))) # (!\computing~q  & (VGA_ADDR[6]))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[6]),
	.datad(\DT_U|ADDR_X [6]),
	.cin(gnd),
	.combout(\SRAM_ADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~12 .lut_mask = 16'h3210;
defparam \SRAM_ADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \SRAM_ADDR~13 (
// Equation(s):
// \SRAM_ADDR~13_combout  = (\SRAM_ADDR~12_combout ) # ((writeXcnt[6] & \writeing~q ))

	.dataa(\SRAM_ADDR~12_combout ),
	.datab(writeXcnt[6]),
	.datac(gnd),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~13 .lut_mask = 16'hEEAA;
defparam \SRAM_ADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \X[7]~14 (
// Equation(s):
// \X[7]~14_combout  = (counterHS[7] & (\X[6]~13  $ (GND))) # (!counterHS[7] & (!\X[6]~13  & VCC))
// \X[7]~15  = CARRY((counterHS[7] & !\X[6]~13 ))

	.dataa(gnd),
	.datab(counterHS[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X[6]~13 ),
	.combout(\X[7]~14_combout ),
	.cout(\X[7]~15 ));
// synopsys translate_off
defparam \X[7]~14 .lut_mask = 16'hC30C;
defparam \X[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \X[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[7]),
	.prn(vcc));
// synopsys translate_off
defparam \X[7] .is_wysiwyg = "true";
defparam \X[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \VGA_ADDR[7] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[7] .is_wysiwyg = "true";
defparam \VGA_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \SRAM_ADDR~14 (
// Equation(s):
// \SRAM_ADDR~14_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_X [7])) # (!\computing~q  & ((VGA_ADDR[7])))))

	.dataa(\computing~q ),
	.datab(\DT_U|ADDR_X [7]),
	.datac(VGA_ADDR[7]),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~14 .lut_mask = 16'h00D8;
defparam \SRAM_ADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \SRAM_ADDR~15 (
// Equation(s):
// \SRAM_ADDR~15_combout  = (\SRAM_ADDR~14_combout ) # ((writeXcnt[7] & \writeing~q ))

	.dataa(\SRAM_ADDR~14_combout ),
	.datab(writeXcnt[7]),
	.datac(gnd),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~15 .lut_mask = 16'hEEAA;
defparam \SRAM_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \X[8]~16 (
// Equation(s):
// \X[8]~16_combout  = (counterHS[8] & (\X[7]~15  & VCC)) # (!counterHS[8] & (!\X[7]~15 ))
// \X[8]~17  = CARRY((!counterHS[8] & !\X[7]~15 ))

	.dataa(gnd),
	.datab(counterHS[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X[7]~15 ),
	.combout(\X[8]~16_combout ),
	.cout(\X[8]~17 ));
// synopsys translate_off
defparam \X[8]~16 .lut_mask = 16'hC303;
defparam \X[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N17
dffeas \X[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[8]),
	.prn(vcc));
// synopsys translate_off
defparam \X[8] .is_wysiwyg = "true";
defparam \X[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \VGA_ADDR[8] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[8] .is_wysiwyg = "true";
defparam \VGA_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \SRAM_ADDR~16 (
// Equation(s):
// \SRAM_ADDR~16_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_X [8])) # (!\computing~q  & ((VGA_ADDR[8])))))

	.dataa(\computing~q ),
	.datab(\DT_U|ADDR_X [8]),
	.datac(VGA_ADDR[8]),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~16 .lut_mask = 16'h00D8;
defparam \SRAM_ADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \SRAM_ADDR~17 (
// Equation(s):
// \SRAM_ADDR~17_combout  = (\SRAM_ADDR~16_combout ) # ((\writeing~q  & writeXcnt[8]))

	.dataa(gnd),
	.datab(\writeing~q ),
	.datac(writeXcnt[8]),
	.datad(\SRAM_ADDR~16_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~17 .lut_mask = 16'hFFC0;
defparam \SRAM_ADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \X[9]~18 (
// Equation(s):
// \X[9]~18_combout  = \X[8]~17  $ (counterHS[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counterHS[9]),
	.cin(\X[8]~17 ),
	.combout(\X[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \X[9]~18 .lut_mask = 16'h0FF0;
defparam \X[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N19
dffeas \X[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\X[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(X[9]),
	.prn(vcc));
// synopsys translate_off
defparam \X[9] .is_wysiwyg = "true";
defparam \X[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \VGA_ADDR[9] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(X[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[9] .is_wysiwyg = "true";
defparam \VGA_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \SRAM_ADDR~18 (
// Equation(s):
// \SRAM_ADDR~18_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_X [9])) # (!\computing~q  & ((VGA_ADDR[9])))))

	.dataa(\computing~q ),
	.datab(\DT_U|ADDR_X [9]),
	.datac(VGA_ADDR[9]),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~18 .lut_mask = 16'h00D8;
defparam \SRAM_ADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneive_lcell_comb \SRAM_ADDR~19 (
// Equation(s):
// \SRAM_ADDR~19_combout  = (\SRAM_ADDR~18_combout ) # ((writeXcnt[9] & \writeing~q ))

	.dataa(writeXcnt[9]),
	.datab(gnd),
	.datac(\writeing~q ),
	.datad(\SRAM_ADDR~18_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~19 .lut_mask = 16'hFFA0;
defparam \SRAM_ADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \Y[0]~10 (
// Equation(s):
// \Y[0]~10_combout  = counterVS[0] $ (VCC)
// \Y[0]~11  = CARRY(counterVS[0])

	.dataa(gnd),
	.datab(counterVS[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Y[0]~10_combout ),
	.cout(\Y[0]~11 ));
// synopsys translate_off
defparam \Y[0]~10 .lut_mask = 16'h33CC;
defparam \Y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N7
dffeas \Y[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[0] .is_wysiwyg = "true";
defparam \Y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \VGA_ADDR[10] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[10] .is_wysiwyg = "true";
defparam \VGA_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \SRAM_ADDR~20 (
// Equation(s):
// \SRAM_ADDR~20_combout  = (!\writeing~q  & ((\computing~q  & (!\DT_U|ADDR_Y [0])) # (!\computing~q  & ((VGA_ADDR[10])))))

	.dataa(\DT_U|ADDR_Y [0]),
	.datab(\computing~q ),
	.datac(VGA_ADDR[10]),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~20 .lut_mask = 16'h0074;
defparam \SRAM_ADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \SRAM_ADDR~21 (
// Equation(s):
// \SRAM_ADDR~21_combout  = (\SRAM_ADDR~20_combout ) # ((writeYcnt[0] & \writeing~q ))

	.dataa(gnd),
	.datab(writeYcnt[0]),
	.datac(\SRAM_ADDR~20_combout ),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~21 .lut_mask = 16'hFCF0;
defparam \SRAM_ADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \Y[1]~12 (
// Equation(s):
// \Y[1]~12_combout  = (counterVS[1] & (\Y[0]~11  & VCC)) # (!counterVS[1] & (!\Y[0]~11 ))
// \Y[1]~13  = CARRY((!counterVS[1] & !\Y[0]~11 ))

	.dataa(counterVS[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[0]~11 ),
	.combout(\Y[1]~12_combout ),
	.cout(\Y[1]~13 ));
// synopsys translate_off
defparam \Y[1]~12 .lut_mask = 16'hA505;
defparam \Y[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N9
dffeas \Y[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[1] .is_wysiwyg = "true";
defparam \Y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \VGA_ADDR[11] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[11] .is_wysiwyg = "true";
defparam \VGA_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \SRAM_ADDR~22 (
// Equation(s):
// \SRAM_ADDR~22_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [1])) # (!\computing~q  & ((VGA_ADDR[11])))))

	.dataa(\DT_U|ADDR_Y [1]),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[11]),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~22 .lut_mask = 16'h2230;
defparam \SRAM_ADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \SRAM_ADDR~23 (
// Equation(s):
// \SRAM_ADDR~23_combout  = (\SRAM_ADDR~22_combout ) # ((\writeing~q  & writeYcnt[1]))

	.dataa(gnd),
	.datab(\writeing~q ),
	.datac(\SRAM_ADDR~22_combout ),
	.datad(writeYcnt[1]),
	.cin(gnd),
	.combout(\SRAM_ADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~23 .lut_mask = 16'hFCF0;
defparam \SRAM_ADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \Y[2]~14 (
// Equation(s):
// \Y[2]~14_combout  = (counterVS[2] & (\Y[1]~13  $ (GND))) # (!counterVS[2] & (!\Y[1]~13  & VCC))
// \Y[2]~15  = CARRY((counterVS[2] & !\Y[1]~13 ))

	.dataa(gnd),
	.datab(counterVS[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[1]~13 ),
	.combout(\Y[2]~14_combout ),
	.cout(\Y[2]~15 ));
// synopsys translate_off
defparam \Y[2]~14 .lut_mask = 16'hC30C;
defparam \Y[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \Y[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[2] .is_wysiwyg = "true";
defparam \Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \VGA_ADDR[12]~feeder (
// Equation(s):
// \VGA_ADDR[12]~feeder_combout  = Y[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Y[2]),
	.cin(gnd),
	.combout(\VGA_ADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_ADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \VGA_ADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \VGA_ADDR[12] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(\VGA_ADDR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[12] .is_wysiwyg = "true";
defparam \VGA_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \SRAM_ADDR~24 (
// Equation(s):
// \SRAM_ADDR~24_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [2])) # (!\computing~q  & ((VGA_ADDR[12])))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(\DT_U|ADDR_Y [2]),
	.datad(VGA_ADDR[12]),
	.cin(gnd),
	.combout(\SRAM_ADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~24 .lut_mask = 16'h3120;
defparam \SRAM_ADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \SRAM_ADDR~25 (
// Equation(s):
// \SRAM_ADDR~25_combout  = (\SRAM_ADDR~24_combout ) # ((\writeing~q  & writeYcnt[2]))

	.dataa(gnd),
	.datab(\writeing~q ),
	.datac(\SRAM_ADDR~24_combout ),
	.datad(writeYcnt[2]),
	.cin(gnd),
	.combout(\SRAM_ADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~25 .lut_mask = 16'hFCF0;
defparam \SRAM_ADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \Y[3]~16 (
// Equation(s):
// \Y[3]~16_combout  = (counterVS[3] & (!\Y[2]~15 )) # (!counterVS[3] & ((\Y[2]~15 ) # (GND)))
// \Y[3]~17  = CARRY((!\Y[2]~15 ) # (!counterVS[3]))

	.dataa(gnd),
	.datab(counterVS[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[2]~15 ),
	.combout(\Y[3]~16_combout ),
	.cout(\Y[3]~17 ));
// synopsys translate_off
defparam \Y[3]~16 .lut_mask = 16'h3C3F;
defparam \Y[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \Y[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[3] .is_wysiwyg = "true";
defparam \Y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \VGA_ADDR[13] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[13] .is_wysiwyg = "true";
defparam \VGA_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \SRAM_ADDR~26 (
// Equation(s):
// \SRAM_ADDR~26_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_Y [3]))) # (!\computing~q  & (VGA_ADDR[13]))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[13]),
	.datad(\DT_U|ADDR_Y [3]),
	.cin(gnd),
	.combout(\SRAM_ADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~26 .lut_mask = 16'h3210;
defparam \SRAM_ADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \SRAM_ADDR~27 (
// Equation(s):
// \SRAM_ADDR~27_combout  = (\SRAM_ADDR~26_combout ) # ((\writeing~q  & writeYcnt[3]))

	.dataa(gnd),
	.datab(\writeing~q ),
	.datac(writeYcnt[3]),
	.datad(\SRAM_ADDR~26_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~27 .lut_mask = 16'hFFC0;
defparam \SRAM_ADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \Y[4]~18 (
// Equation(s):
// \Y[4]~18_combout  = (counterVS[4] & ((GND) # (!\Y[3]~17 ))) # (!counterVS[4] & (\Y[3]~17  $ (GND)))
// \Y[4]~19  = CARRY((counterVS[4]) # (!\Y[3]~17 ))

	.dataa(counterVS[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[3]~17 ),
	.combout(\Y[4]~18_combout ),
	.cout(\Y[4]~19 ));
// synopsys translate_off
defparam \Y[4]~18 .lut_mask = 16'h5AAF;
defparam \Y[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N15
dffeas \Y[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[4] .is_wysiwyg = "true";
defparam \Y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \VGA_ADDR[14] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[14] .is_wysiwyg = "true";
defparam \VGA_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \SRAM_ADDR~28 (
// Equation(s):
// \SRAM_ADDR~28_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [4])) # (!\computing~q  & ((VGA_ADDR[14])))))

	.dataa(\computing~q ),
	.datab(\DT_U|ADDR_Y [4]),
	.datac(VGA_ADDR[14]),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~28 .lut_mask = 16'h00D8;
defparam \SRAM_ADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \SRAM_ADDR~29 (
// Equation(s):
// \SRAM_ADDR~29_combout  = (\SRAM_ADDR~28_combout ) # ((\writeing~q  & writeYcnt[4]))

	.dataa(\SRAM_ADDR~28_combout ),
	.datab(\writeing~q ),
	.datac(gnd),
	.datad(writeYcnt[4]),
	.cin(gnd),
	.combout(\SRAM_ADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~29 .lut_mask = 16'hEEAA;
defparam \SRAM_ADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \Y[5]~20 (
// Equation(s):
// \Y[5]~20_combout  = (counterVS[5] & (!\Y[4]~19 )) # (!counterVS[5] & ((\Y[4]~19 ) # (GND)))
// \Y[5]~21  = CARRY((!\Y[4]~19 ) # (!counterVS[5]))

	.dataa(gnd),
	.datab(counterVS[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[4]~19 ),
	.combout(\Y[5]~20_combout ),
	.cout(\Y[5]~21 ));
// synopsys translate_off
defparam \Y[5]~20 .lut_mask = 16'h3C3F;
defparam \Y[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \Y[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[5] .is_wysiwyg = "true";
defparam \Y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \VGA_ADDR[15] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[15] .is_wysiwyg = "true";
defparam \VGA_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \SRAM_ADDR~30 (
// Equation(s):
// \SRAM_ADDR~30_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [5])) # (!\computing~q  & ((VGA_ADDR[15])))))

	.dataa(\DT_U|ADDR_Y [5]),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[15]),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~30 .lut_mask = 16'h2230;
defparam \SRAM_ADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \SRAM_ADDR~31 (
// Equation(s):
// \SRAM_ADDR~31_combout  = (\SRAM_ADDR~30_combout ) # ((writeYcnt[5] & \writeing~q ))

	.dataa(writeYcnt[5]),
	.datab(\SRAM_ADDR~30_combout ),
	.datac(gnd),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~31_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~31 .lut_mask = 16'hEECC;
defparam \SRAM_ADDR~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \Y[6]~22 (
// Equation(s):
// \Y[6]~22_combout  = (counterVS[6] & ((GND) # (!\Y[5]~21 ))) # (!counterVS[6] & (\Y[5]~21  $ (GND)))
// \Y[6]~23  = CARRY((counterVS[6]) # (!\Y[5]~21 ))

	.dataa(counterVS[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[5]~21 ),
	.combout(\Y[6]~22_combout ),
	.cout(\Y[6]~23 ));
// synopsys translate_off
defparam \Y[6]~22 .lut_mask = 16'h5AAF;
defparam \Y[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N19
dffeas \Y[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[6] .is_wysiwyg = "true";
defparam \Y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \VGA_ADDR[16] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[16] .is_wysiwyg = "true";
defparam \VGA_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \SRAM_ADDR~32 (
// Equation(s):
// \SRAM_ADDR~32_combout  = (!\writeing~q  & ((\computing~q  & ((\DT_U|ADDR_Y [6]))) # (!\computing~q  & (VGA_ADDR[16]))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[16]),
	.datad(\DT_U|ADDR_Y [6]),
	.cin(gnd),
	.combout(\SRAM_ADDR~32_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~32 .lut_mask = 16'h3210;
defparam \SRAM_ADDR~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneive_lcell_comb \SRAM_ADDR~33 (
// Equation(s):
// \SRAM_ADDR~33_combout  = (\SRAM_ADDR~32_combout ) # ((\writeing~q  & writeYcnt[6]))

	.dataa(\writeing~q ),
	.datab(gnd),
	.datac(\SRAM_ADDR~32_combout ),
	.datad(writeYcnt[6]),
	.cin(gnd),
	.combout(\SRAM_ADDR~33_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~33 .lut_mask = 16'hFAF0;
defparam \SRAM_ADDR~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \Y[7]~24 (
// Equation(s):
// \Y[7]~24_combout  = (counterVS[7] & (\Y[6]~23  & VCC)) # (!counterVS[7] & (!\Y[6]~23 ))
// \Y[7]~25  = CARRY((!counterVS[7] & !\Y[6]~23 ))

	.dataa(gnd),
	.datab(counterVS[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[6]~23 ),
	.combout(\Y[7]~24_combout ),
	.cout(\Y[7]~25 ));
// synopsys translate_off
defparam \Y[7]~24 .lut_mask = 16'hC303;
defparam \Y[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \Y[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[7] .is_wysiwyg = "true";
defparam \Y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \VGA_ADDR[17] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(Y[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[17] .is_wysiwyg = "true";
defparam \VGA_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \SRAM_ADDR~34 (
// Equation(s):
// \SRAM_ADDR~34_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [7])) # (!\computing~q  & ((VGA_ADDR[17])))))

	.dataa(\DT_U|ADDR_Y [7]),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[17]),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~34 .lut_mask = 16'h2230;
defparam \SRAM_ADDR~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \SRAM_ADDR~35 (
// Equation(s):
// \SRAM_ADDR~35_combout  = (\SRAM_ADDR~34_combout ) # ((\writeing~q  & writeYcnt[7]))

	.dataa(gnd),
	.datab(\writeing~q ),
	.datac(writeYcnt[7]),
	.datad(\SRAM_ADDR~34_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~35_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~35 .lut_mask = 16'hFFC0;
defparam \SRAM_ADDR~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \Y[8]~26 (
// Equation(s):
// \Y[8]~26_combout  = (counterVS[8] & ((GND) # (!\Y[7]~25 ))) # (!counterVS[8] & (\Y[7]~25  $ (GND)))
// \Y[8]~27  = CARRY((counterVS[8]) # (!\Y[7]~25 ))

	.dataa(counterVS[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y[7]~25 ),
	.combout(\Y[8]~26_combout ),
	.cout(\Y[8]~27 ));
// synopsys translate_off
defparam \Y[8]~26 .lut_mask = 16'h5AAF;
defparam \Y[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \Y[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[8] .is_wysiwyg = "true";
defparam \Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneive_lcell_comb \VGA_ADDR[18]~feeder (
// Equation(s):
// \VGA_ADDR[18]~feeder_combout  = Y[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(Y[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_ADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_ADDR[18]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_ADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N31
dffeas \VGA_ADDR[18] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(\VGA_ADDR[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[18] .is_wysiwyg = "true";
defparam \VGA_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \SRAM_ADDR~36 (
// Equation(s):
// \SRAM_ADDR~36_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [8])) # (!\computing~q  & ((VGA_ADDR[18])))))

	.dataa(\DT_U|ADDR_Y [8]),
	.datab(\writeing~q ),
	.datac(VGA_ADDR[18]),
	.datad(\computing~q ),
	.cin(gnd),
	.combout(\SRAM_ADDR~36_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~36 .lut_mask = 16'h2230;
defparam \SRAM_ADDR~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \SRAM_ADDR~37 (
// Equation(s):
// \SRAM_ADDR~37_combout  = (\SRAM_ADDR~36_combout ) # ((writeYcnt[8] & \writeing~q ))

	.dataa(writeYcnt[8]),
	.datab(\writeing~q ),
	.datac(gnd),
	.datad(\SRAM_ADDR~36_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~37_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~37 .lut_mask = 16'hFF88;
defparam \SRAM_ADDR~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \Y[9]~28 (
// Equation(s):
// \Y[9]~28_combout  = counterVS[9] $ (!\Y[8]~27 )

	.dataa(counterVS[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Y[8]~27 ),
	.combout(\Y[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Y[9]~28 .lut_mask = 16'hA5A5;
defparam \Y[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N25
dffeas \Y[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\Y[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan1~2_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Y[9] .is_wysiwyg = "true";
defparam \Y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \VGA_ADDR[19]~feeder (
// Equation(s):
// \VGA_ADDR[19]~feeder_combout  = Y[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Y[9]),
	.cin(gnd),
	.combout(\VGA_ADDR[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_ADDR[19]~feeder .lut_mask = 16'hFF00;
defparam \VGA_ADDR[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \VGA_ADDR[19] (
	.clk(!\clk25M~clkctrl_outclk ),
	.d(\VGA_ADDR[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VGA_ADDR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADDR[19] .is_wysiwyg = "true";
defparam \VGA_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \SRAM_ADDR~38 (
// Equation(s):
// \SRAM_ADDR~38_combout  = (!\writeing~q  & ((\computing~q  & (\DT_U|ADDR_Y [9])) # (!\computing~q  & ((VGA_ADDR[19])))))

	.dataa(\computing~q ),
	.datab(\writeing~q ),
	.datac(\DT_U|ADDR_Y [9]),
	.datad(VGA_ADDR[19]),
	.cin(gnd),
	.combout(\SRAM_ADDR~38_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~38 .lut_mask = 16'h3120;
defparam \SRAM_ADDR~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \SRAM_ADDR~39 (
// Equation(s):
// \SRAM_ADDR~39_combout  = (\SRAM_ADDR~38_combout ) # ((writeYcnt[9] & \writeing~q ))

	.dataa(writeYcnt[9]),
	.datab(\writeing~q ),
	.datac(gnd),
	.datad(\SRAM_ADDR~38_combout ),
	.cin(gnd),
	.combout(\SRAM_ADDR~39_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~39 .lut_mask = 16'hFF88;
defparam \SRAM_ADDR~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneive_lcell_comb \DT_U|SRAM_CE~2 (
// Equation(s):
// \DT_U|SRAM_CE~2_combout  = !\DT_U|RW_State.RW_State_Read~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DT_U|RW_State.RW_State_Read~q ),
	.cin(gnd),
	.combout(\DT_U|SRAM_CE~2_combout ),
	.cout());
// synopsys translate_off
defparam \DT_U|SRAM_CE~2 .lut_mask = 16'h00FF;
defparam \DT_U|SRAM_CE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N27
dffeas \DT_U|SRAM_CE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DT_U|SRAM_CE~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DT_U|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DT_U|SRAM_CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DT_U|SRAM_CE .is_wysiwyg = "true";
defparam \DT_U|SRAM_CE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \SRAM_CE_N~0 (
// Equation(s):
// \SRAM_CE_N~0_combout  = (\writeing~q  & (!\writeing_CE~q )) # (!\writeing~q  & (((!\DT_U|SRAM_CE~q  & \computing~q ))))

	.dataa(\writeing_CE~q ),
	.datab(\DT_U|SRAM_CE~q ),
	.datac(\computing~q ),
	.datad(\writeing~q ),
	.cin(gnd),
	.combout(\SRAM_CE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_CE_N~0 .lut_mask = 16'h5530;
defparam \SRAM_CE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_CLOCK = \VGA_CLOCK~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign SRAM_UE_N = \SRAM_UE_N~output_o ;

assign SRAM_LE_N = \SRAM_LE_N~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

endmodule
