INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94776/assignment_1/assignment_1.srcs/sources_1/new/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94776/assignment_1/assignment_1.srcs/sources_1/new/and3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94776/assignment_1/assignment_1.srcs/sources_1/new/and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nand_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94776/assignment_1/assignment_1.srcs/sources_1/new/schematicFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity schematicFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/94776/assignment_1/assignment_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
