Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Traffic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Traffic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Traffic"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Traffic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FreqDiv_1ms.v" in library work
Compiling verilog file "SEG7.v" in library work
Module <FreqDiv_1ms> compiled
Compiling verilog file "FreqDiv_1s.v" in library work
Module <SEG7> compiled
Compiling verilog file "Enabler.v" in library work
Module <FreqDiv_1s> compiled
Compiling verilog file "DigitTrans.v" in library work
Module <Enabler> compiled
Compiling verilog file "TimeTrans.v" in library work
Module <DigitTrans> compiled
Compiling verilog file "StateSwitch.v" in library work
Module <TimeTrans> compiled
Compiling verilog file "ModeRst.v" in library work
Module <StateSwitch> compiled
Compiling verilog file "ModeOnline.v" in library work
Module <ModeRst> compiled
Compiling verilog file "Mode4.v" in library work
Module <ModeOnline> compiled
Compiling verilog file "Mode3.v" in library work
Module <Mode4> compiled
Compiling verilog file "Mode2.v" in library work
Module <Mode3> compiled
Compiling verilog file "Mode1.v" in library work
Module <Mode2> compiled
Compiling verilog file "LightTrans.v" in library work
Module <Mode1> compiled
Compiling verilog file "DataSwitch.v" in library work
Module <LightTrans> compiled
Compiling verilog file "Controller.v" in library work
Module <DataSwitch> compiled
Compiling verilog file "Traffic.v" in library work
Module <Controller> compiled
Module <Traffic> compiled
No errors in compilation
Analysis of file <"Traffic.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Traffic> in library <work>.

Analyzing hierarchy for module <Controller> in library <work>.

Analyzing hierarchy for module <Mode1> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <Mode2> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <Mode3> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <Mode4> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <ModeRst> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <ModeOnline> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <DataSwitch> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <LightTrans> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <TimeTrans> in library <work>.

Analyzing hierarchy for module <StateSwitch> in library <work> with parameters.
	GREEN = "10"
	RED = "00"
	UNDEFINED = "11"
	YELLOW = "01"

Analyzing hierarchy for module <FreqDiv_1s> in library <work>.

Analyzing hierarchy for module <DigitTrans> in library <work>.

Analyzing hierarchy for module <SEG7> in library <work>.

Analyzing hierarchy for module <Enabler> in library <work>.

Analyzing hierarchy for module <FreqDiv_1ms> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Traffic>.
Module <Traffic> is correct for synthesis.
 
Analyzing module <Controller> in library <work>.
WARNING:Xst:905 - "Controller.v" line 13: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <feedback1>, <feedback2>, <feedback3>, <feedback4>, <feedbackRst>, <feedbackOnline>, <set>, <isWorking>, <online>, <rst>, <Cm>, <Cc>
Module <Controller> is correct for synthesis.
 
Analyzing module <Mode1> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
Module <Mode1> is correct for synthesis.
 
Analyzing module <FreqDiv_1s> in library <work>.
Module <FreqDiv_1s> is correct for synthesis.
 
Analyzing module <Mode2> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
Module <Mode2> is correct for synthesis.
 
Analyzing module <Mode3> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
Module <Mode3> is correct for synthesis.
 
Analyzing module <Mode4> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
Module <Mode4> is correct for synthesis.
 
Analyzing module <ModeRst> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
Module <ModeRst> is correct for synthesis.
 
Analyzing module <ModeOnline> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
Module <ModeOnline> is correct for synthesis.
 
Analyzing module <DataSwitch> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
WARNING:Xst:905 - "DataSwitch.v" line 26: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <enb>, <light1>, <lightTime1>, <light2>, <lightTime2>, <light3>, <lightTime3>, <light4>, <lightTime4>, <lightRst>, <lightTimeRst>, <lightOnline>, <lightTimeOnline>
Module <DataSwitch> is correct for synthesis.
 
Analyzing module <LightTrans> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
WARNING:Xst:905 - "LightTrans.v" line 23: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <flicker>
WARNING:Xst:905 - "LightTrans.v" line 43: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <light1>, <light2>, <light3>
Module <LightTrans> is correct for synthesis.
 
Analyzing module <TimeTrans> in library <work>.
WARNING:Xst:905 - "TimeTrans.v" line 24: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Cm>, <Cc>
WARNING:Xst:905 - "TimeTrans.v" line 35: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <oSeg1>, <oSeg2>, <oSeg3>, <oSeg4>
Module <TimeTrans> is correct for synthesis.
 
Analyzing module <DigitTrans> in library <work>.
Module <DigitTrans> is correct for synthesis.
 
Analyzing module <SEG7> in library <work>.
Module <SEG7> is correct for synthesis.
 
Analyzing module <Enabler> in library <work>.
Module <Enabler> is correct for synthesis.
 
Analyzing module <FreqDiv_1ms> in library <work>.
Module <FreqDiv_1ms> is correct for synthesis.
 
Analyzing module <StateSwitch> in library <work>.
	GREEN = 2'b10
	RED = 2'b00
	UNDEFINED = 2'b11
	YELLOW = 2'b01
WARNING:Xst:905 - "StateSwitch.v" line 19: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <enb>, <state1>, <state2>, <state3>, <state4>, <stateRst>, <stateOnline>
Module <StateSwitch> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lightTime> in unit <ModeOnline> has a constant value of 10000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Controller>.
    Related source file is "Controller.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <isWorking>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <enb>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Controller> synthesized.


Synthesizing Unit <DataSwitch>.
    Related source file is "DataSwitch.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <DataSwitch> synthesized.


Synthesizing Unit <StateSwitch>.
    Related source file is "StateSwitch.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <StateSwitch> synthesized.


Synthesizing Unit <FreqDiv_1s>.
    Related source file is "FreqDiv_1s.v".
    Found 1-bit register for signal <div>.
    Found 25-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FreqDiv_1s> synthesized.


Synthesizing Unit <DigitTrans>.
    Related source file is "DigitTrans.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator less for signal <flicker$cmp_lt0000> created at line 11.
    Found 5-bit comparator greater for signal <sec_7$cmp_gt0000> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <DigitTrans> synthesized.


Synthesizing Unit <SEG7>.
    Related source file is "SEG7.v".
    Found 16x8-bit ROM for signal <oSEG>.
    Summary:
	inferred   1 ROM(s).
Unit <SEG7> synthesized.


Synthesizing Unit <FreqDiv_1ms>.
    Related source file is "FreqDiv_1ms.v".
    Found 1-bit register for signal <div>.
    Found 17-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FreqDiv_1ms> synthesized.


Synthesizing Unit <Mode1>.
    Related source file is "Mode1.v".
    Found 5-bit register for signal <lightTime>.
    Found 1-bit register for signal <feedback>.
    Found 2-bit register for signal <currentState>.
    Found 2-bit register for signal <light>.
    Found 2-bit 4-to-1 multiplexer for signal <currentState$mux0000> created at line 47.
    Found 1-bit 4-to-1 multiplexer for signal <feedback$mux0000> created at line 47.
    Found 5-bit subtractor for signal <lightTime$share0000> created at line 47.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Mode1> synthesized.


Synthesizing Unit <Mode2>.
    Related source file is "Mode2.v".
WARNING:Xst:647 - Input <PQc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <lightTime>.
    Found 1-bit register for signal <feedback>.
    Found 2-bit register for signal <currentState>.
    Found 2-bit register for signal <light>.
    Found 2-bit 4-to-1 multiplexer for signal <currentState$mux0000> created at line 53.
    Found 1-bit 4-to-1 multiplexer for signal <feedback$mux0000> created at line 53.
    Found 5-bit subtractor for signal <lightTime$share0000> created at line 53.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Mode2> synthesized.


Synthesizing Unit <Mode3>.
    Related source file is "Mode3.v".
WARNING:Xst:647 - Input <PQc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <lightTime>.
    Found 1-bit register for signal <feedback>.
    Found 2-bit register for signal <currentState>.
    Found 2-bit register for signal <light>.
    Found 2-bit 4-to-1 multiplexer for signal <currentState$mux0000> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <feedback$mux0000> created at line 50.
    Found 5-bit subtractor for signal <lightTime$share0000> created at line 50.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Mode3> synthesized.


Synthesizing Unit <Mode4>.
    Related source file is "Mode4.v".
WARNING:Xst:647 - Input <PQm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <lightTime>.
    Found 1-bit register for signal <feedback>.
    Found 2-bit register for signal <currentState>.
    Found 2-bit register for signal <light>.
    Found 2-bit 4-to-1 multiplexer for signal <currentState$mux0000> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <feedback$mux0000> created at line 50.
    Found 5-bit subtractor for signal <lightTime$share0000> created at line 50.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Mode4> synthesized.


Synthesizing Unit <ModeRst>.
    Related source file is "ModeRst.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <lightTime>.
    Found 1-bit register for signal <feedback>.
    Found 2-bit register for signal <currentState>.
    Found 2-bit register for signal <light>.
    Found 2-bit 4-to-1 multiplexer for signal <currentState$mux0000> created at line 30.
    Found 1-bit 4-to-1 multiplexer for signal <feedback$mux0000> created at line 30.
    Found 5-bit subtractor for signal <lightTime$share0000> created at line 30.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <ModeRst> synthesized.


Synthesizing Unit <ModeOnline>.
    Related source file is "ModeOnline.v".
WARNING:Xst:647 - Input <set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <div> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <feedback>.
    Found 2-bit register for signal <currentState>.
    Found 2-bit register for signal <light>.
    Found 2-bit register for signal <lightBuf>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <ModeOnline> synthesized.


Synthesizing Unit <LightTrans>.
    Related source file is "LightTrans.v".
    Found 1-bit 4-to-1 multiplexer for signal <CG>.
    Found 1-bit 4-to-1 multiplexer for signal <CR>.
    Found 1-bit 4-to-1 multiplexer for signal <CY>.
    Found 1-bit 4-to-1 multiplexer for signal <MG>.
    Found 1-bit 4-to-1 multiplexer for signal <MR>.
    Found 1-bit 4-to-1 multiplexer for signal <MY>.
    Summary:
	inferred   6 Multiplexer(s).
Unit <LightTrans> synthesized.


Synthesizing Unit <Enabler>.
    Related source file is "Enabler.v".
    Found 1-of-4 decoder for signal <an>.
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <Enabler> synthesized.


Synthesizing Unit <TimeTrans>.
    Related source file is "TimeTrans.v".
Unit <TimeTrans> synthesized.


Synthesizing Unit <Traffic>.
    Related source file is "Traffic.v".
WARNING:Xst:653 - Signal <stateRst> is used but never assigned. This sourceless signal will be automatically connected to value 00.
Unit <Traffic> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Adders/Subtractors                                   : 6
 5-bit subtractor                                      : 6
# Counters                                             : 9
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 7
# Registers                                            : 32
 1-bit register                                        : 14
 2-bit register                                        : 13
 5-bit register                                        : 5
# Latches                                              : 2
 1-bit latch                                           : 1
 6-bit latch                                           : 1
# Comparators                                          : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 5
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <freqDiv> is unconnected in block <modeOnline>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <lightBuf_1> in Unit <modeOnline> is equivalent to the following FF/Latch, which will be removed : <currentState_1> 
INFO:Xst:2261 - The FF/Latch <lightBuf_0> in Unit <modeOnline> is equivalent to the following FF/Latch, which will be removed : <currentState_0> 
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block isWorking.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 5
# Counters                                             : 9
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 7
# Registers                                            : 65
 Flip-Flops                                            : 65
# Latches                                              : 2
 1-bit latch                                           : 1
 6-bit latch                                           : 1
# Comparators                                          : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 5
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lightBuf_1> in Unit <ModeOnline> is equivalent to the following FF/Latch, which will be removed : <currentState_1> 
INFO:Xst:2261 - The FF/Latch <lightBuf_0> in Unit <ModeOnline> is equivalent to the following FF/Latch, which will be removed : <currentState_0> 
WARNING:Xst:1426 - The value init of the FF/Latch isWorking hinder the constant cleaning in the block Controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <freqDiv/div> of sequential type is unconnected in block <ModeOnline>.

Optimizing unit <Traffic> ...

Optimizing unit <Controller> ...

Optimizing unit <Mode1> ...

Optimizing unit <Mode2> ...

Optimizing unit <Mode3> ...

Optimizing unit <Mode4> ...

Optimizing unit <ModeRst> ...

Optimizing unit <ModeOnline> ...

Optimizing unit <LightTrans> ...

Optimizing unit <TimeTrans> ...
WARNING:Xst:2677 - Node <modeRst/currentState_1> of sequential type is unconnected in block <Traffic>.
WARNING:Xst:2677 - Node <modeRst/currentState_0> of sequential type is unconnected in block <Traffic>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Traffic, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 229
 Flip-Flops                                            : 229

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Traffic.ngr
Top Level Output File Name         : Traffic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 886
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 166
#      LUT2                        : 33
#      LUT2_D                      : 5
#      LUT2_L                      : 5
#      LUT3                        : 53
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 182
#      LUT4_D                      : 9
#      LUT4_L                      : 18
#      MUXCY                       : 202
#      MUXF5                       : 23
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 167
# FlipFlops/Latches                : 236
#      FD                          : 3
#      FDE                         : 52
#      FDR                         : 174
#      LD                          : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 11
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      261  out of    960    27%  
 Number of Slice Flip Flops:            236  out of   1920    12%  
 Number of 4 input LUTs:                491  out of   1920    25%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of     83    38%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)      | Load  |
------------------------------------------------------------+----------------------------+-------+
controller/isWorking_or0000(controller/isWorking_or000017:O)| NONE(*)(controller/enb_5)  | 7     |
clk                                                         | BUFGP                      | 179   |
mode1/freqDiv/div                                           | NONE(mode1/currentState_1) | 10    |
mode2/freqDiv/div                                           | NONE(mode2/currentState_1) | 10    |
mode3/freqDiv/div                                           | NONE(mode3/currentState_1) | 10    |
mode4/freqDiv/div                                           | NONE(mode4/currentState_1) | 10    |
modeRst/freqDiv/div                                         | NONE(modeRst/feedback)     | 8     |
timeTrans/enb/fd_1ms/div                                    | NONE(timeTrans/enb/count_1)| 2     |
------------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.631ns (Maximum Frequency: 150.801MHz)
   Minimum input arrival time before clock: 5.443ns
   Maximum output required time after clock: 16.814ns
   Maximum combinational path delay: 9.375ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.411ns (frequency: 184.800MHz)
  Total number of paths / destination ports: 6032 / 350
-------------------------------------------------------------------------
Delay:               5.411ns (Levels of Logic = 3)
  Source:            modeOnline/lightBuf_1 (FF)
  Destination:       modeOnline/light_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: modeOnline/lightBuf_1 to modeOnline/light_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.482  modeOnline/lightBuf_1 (modeOnline/lightBuf_1)
     LUT3:I2->O            2   0.704   0.622  stateSwitch/state<1>29 (stateSwitch/state<1>29)
     LUT4:I0->O           29   0.704   1.296  stateSwitch/state<1>70 (state<1>)
     LUT3:I2->O            1   0.704   0.000  modeOnline/light_mux0000<1>1 (modeOnline/light_mux0000<1>)
     FD:D                      0.308          modeOnline/light_1
    ----------------------------------------
    Total                      5.411ns (3.011ns logic, 2.400ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode1/freqDiv/div'
  Clock period: 6.103ns (frequency: 163.854MHz)
  Total number of paths / destination ports: 97 / 10
-------------------------------------------------------------------------
Delay:               6.103ns (Levels of Logic = 4)
  Source:            mode1/currentState_0 (FF)
  Destination:       mode1/lightTime_4 (FF)
  Source Clock:      mode1/freqDiv/div rising
  Destination Clock: mode1/freqDiv/div rising

  Data Path: mode1/currentState_0 to mode1/lightTime_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.610  mode1/currentState_0 (mode1/currentState_0)
     LUT2_D:I1->O          2   0.704   0.622  stateSwitch/state<0>0 (stateSwitch/state<0>0)
     LUT4:I0->O           15   0.704   1.052  stateSwitch/state<0>18_2 (stateSwitch/state<0>181)
     LUT3_L:I2->LO         1   0.704   0.104  mode1/lightTime_mux0000<2>57 (mode1/lightTime_mux0000<2>57)
     LUT4:I3->O            1   0.704   0.000  mode1/lightTime_mux0000<2>65 (mode1/lightTime_mux0000<2>)
     FDE:D                     0.308          mode1/lightTime_2
    ----------------------------------------
    Total                      6.103ns (3.715ns logic, 2.388ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode2/freqDiv/div'
  Clock period: 6.631ns (frequency: 150.801MHz)
  Total number of paths / destination ports: 144 / 10
-------------------------------------------------------------------------
Delay:               6.631ns (Levels of Logic = 5)
  Source:            mode2/currentState_1 (FF)
  Destination:       mode2/lightTime_1 (FF)
  Source Clock:      mode2/freqDiv/div rising
  Destination Clock: mode2/freqDiv/div rising

  Data Path: mode2/currentState_1 to mode2/lightTime_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.451  mode2/currentState_1 (mode2/currentState_1)
     LUT4_D:I3->O          1   0.704   0.424  stateSwitch/state<1>67 (stateSwitch/state<1>67)
     LUT4:I3->O           29   0.704   1.296  stateSwitch/state<1>70 (state<1>)
     LUT4:I2->O            1   0.704   0.000  mode2/lightTime_mux0000<3>8_F (N136)
     MUXF5:I0->O           1   0.321   0.424  mode2/lightTime_mux0000<3>8 (mode2/lightTime_mux0000<3>8)
     LUT4:I3->O            1   0.704   0.000  mode2/lightTime_mux0000<3>28 (mode2/lightTime_mux0000<3>)
     FDE:D                     0.308          mode2/lightTime_1
    ----------------------------------------
    Total                      6.631ns (4.036ns logic, 2.595ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode3/freqDiv/div'
  Clock period: 6.123ns (frequency: 163.312MHz)
  Total number of paths / destination ports: 114 / 10
-------------------------------------------------------------------------
Delay:               6.123ns (Levels of Logic = 4)
  Source:            mode3/currentState_1 (FF)
  Destination:       mode3/lightTime_3 (FF)
  Source Clock:      mode3/freqDiv/div rising
  Destination Clock: mode3/freqDiv/div rising

  Data Path: mode3/currentState_1 to mode3/lightTime_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.526  mode3/currentState_1 (mode3/currentState_1)
     LUT2:I1->O            2   0.704   0.482  stateSwitch/state<1>49 (stateSwitch/state<1>49)
     LUT4:I2->O           29   0.704   1.296  stateSwitch/state<1>70 (state<1>)
     LUT4_L:I2->LO         1   0.704   0.104  mode3/lightTime_mux0000<2>44_SW0 (N117)
     LUT4:I3->O            1   0.704   0.000  mode3/lightTime_mux0000<2>44 (mode3/lightTime_mux0000<2>)
     FDE:D                     0.308          mode3/lightTime_2
    ----------------------------------------
    Total                      6.123ns (3.715ns logic, 2.408ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode4/freqDiv/div'
  Clock period: 6.385ns (frequency: 156.611MHz)
  Total number of paths / destination ports: 119 / 10
-------------------------------------------------------------------------
Delay:               6.385ns (Levels of Logic = 4)
  Source:            mode4/currentState_1 (FF)
  Destination:       mode4/lightTime_3 (FF)
  Source Clock:      mode4/freqDiv/div rising
  Destination Clock: mode4/freqDiv/div rising

  Data Path: mode4/currentState_1 to mode4/lightTime_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.526  mode4/currentState_1 (mode4/currentState_1)
     LUT4_D:I1->O          1   0.704   0.424  stateSwitch/state<1>67 (stateSwitch/state<1>67)
     LUT4:I3->O           29   0.704   1.265  stateSwitch/state<1>70 (state<1>)
     LUT4_D:I3->O          1   0.704   0.455  mode4/lightTime_mux0000<2>1 (mode4/N5)
     LUT4:I2->O            1   0.704   0.000  mode4/lightTime_mux0000<1> (mode4/lightTime_mux0000<1>)
     FDE:D                     0.308          mode4/lightTime_3
    ----------------------------------------
    Total                      6.385ns (3.715ns logic, 2.670ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'modeRst/freqDiv/div'
  Clock period: 5.186ns (frequency: 192.827MHz)
  Total number of paths / destination ports: 73 / 8
-------------------------------------------------------------------------
Delay:               5.186ns (Levels of Logic = 4)
  Source:            modeRst/lightTime_4 (FF)
  Destination:       modeRst/lightTime_1 (FF)
  Source Clock:      modeRst/freqDiv/div rising
  Destination Clock: modeRst/freqDiv/div rising

  Data Path: modeRst/lightTime_4 to modeRst/lightTime_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  modeRst/lightTime_4 (modeRst/lightTime_4)
     LUT2_L:I0->LO         1   0.704   0.104  modeRst/lightTime_mux0000<3>32 (modeRst/lightTime_mux0000<3>32)
     LUT4:I3->O            1   0.704   0.424  modeRst/lightTime_mux0000<3>36 (modeRst/lightTime_mux0000<3>36)
     LUT4_L:I3->LO         1   0.704   0.135  modeRst/lightTime_mux0000<3>58 (modeRst/lightTime_mux0000<3>58)
     LUT3:I2->O            1   0.704   0.000  modeRst/lightTime_mux0000<3>71 (modeRst/lightTime_mux0000<3>)
     FDE:D                     0.308          modeRst/lightTime_1
    ----------------------------------------
    Total                      5.186ns (3.715ns logic, 1.471ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timeTrans/enb/fd_1ms/div'
  Clock period: 2.829ns (frequency: 353.482MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.829ns (Levels of Logic = 1)
  Source:            timeTrans/enb/count_0 (FF)
  Destination:       timeTrans/enb/count_1 (FF)
  Source Clock:      timeTrans/enb/fd_1ms/div rising
  Destination Clock: timeTrans/enb/fd_1ms/div rising

  Data Path: timeTrans/enb/count_0 to timeTrans/enb/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.591   1.226  timeTrans/enb/count_0 (timeTrans/enb/count_0)
     LUT2:I0->O            1   0.704   0.000  timeTrans/enb/Mcount_count_xor<1>11 (timeTrans/Result<1>1)
     FD:D                      0.308          timeTrans/enb/count_1
    ----------------------------------------
    Total                      2.829ns (1.603ns logic, 1.226ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller/isWorking_or0000'
  Total number of paths / destination ports: 19 / 6
-------------------------------------------------------------------------
Offset:              3.162ns (Levels of Logic = 2)
  Source:            online (PAD)
  Destination:       controller/enb_5 (LATCH)
  Destination Clock: controller/isWorking_or0000 falling

  Data Path: online to controller/enb_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  online_IBUF (onlineLight_OBUF)
     LUT4:I0->O            1   0.704   0.000  controller/enb_mux0000<3>1 (controller/enb_mux0000<3>)
     LD:D                      0.308          controller/enb_2
    ----------------------------------------
    Total                      3.162ns (2.230ns logic, 0.932ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode1/freqDiv/div'
  Total number of paths / destination ports: 14 / 12
-------------------------------------------------------------------------
Offset:              4.907ns (Levels of Logic = 4)
  Source:            peak (PAD)
  Destination:       mode1/lightTime_4 (FF)
  Destination Clock: mode1/freqDiv/div rising

  Data Path: peak to mode1/lightTime_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.591  peak_IBUF (peak_IBUF)
     LUT4_L:I3->LO         1   0.704   0.179  mode1/lightTime_mux0000<0>13 (mode1/lightTime_mux0000<0>13)
     LUT4:I1->O            1   0.704   0.499  mode1/lightTime_mux0000<0>42 (mode1/lightTime_mux0000<0>42)
     LUT3:I1->O            1   0.704   0.000  mode1/lightTime_mux0000<0>85 (mode1/lightTime_mux0000<0>)
     FDE:D                     0.308          mode1/lightTime_4
    ----------------------------------------
    Total                      4.907ns (3.638ns logic, 1.269ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode2/freqDiv/div'
  Total number of paths / destination ports: 18 / 15
-------------------------------------------------------------------------
Offset:              4.789ns (Levels of Logic = 4)
  Source:            PQm (PAD)
  Destination:       mode2/light_1 (FF)
  Destination Clock: mode2/freqDiv/div rising

  Data Path: PQm to mode2/light_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.079  PQm_IBUF (PQm_IBUF)
     LUT3:I1->O            1   0.704   0.455  mode2/light_mux0000<0>19_SW0 (N92)
     LUT3:I2->O            1   0.704   0.000  mode2/light_mux0000<0>53_G (N189)
     MUXF5:I1->O           1   0.321   0.000  mode2/light_mux0000<0>53 (mode2/light_mux0000<0>)
     FDE:D                     0.308          mode2/light_1
    ----------------------------------------
    Total                      4.789ns (3.255ns logic, 1.534ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode3/freqDiv/div'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              5.443ns (Levels of Logic = 4)
  Source:            PQm (PAD)
  Destination:       mode3/lightTime_3 (FF)
  Destination Clock: mode3/freqDiv/div rising

  Data Path: PQm to mode3/lightTime_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.175  PQm_IBUF (PQm_IBUF)
     LUT4:I0->O            2   0.704   0.526  mode3/lightTime_mux0000<1>2_SW1 (N51)
     LUT4_L:I1->LO         1   0.704   0.104  mode3/lightTime_mux0000<2>44_SW0 (N117)
     LUT4:I3->O            1   0.704   0.000  mode3/lightTime_mux0000<2>44 (mode3/lightTime_mux0000<2>)
     FDE:D                     0.308          mode3/lightTime_2
    ----------------------------------------
    Total                      5.443ns (3.638ns logic, 1.805ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode4/freqDiv/div'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              4.417ns (Levels of Logic = 2)
  Source:            set (PAD)
  Destination:       mode4/feedback (FF)
  Destination Clock: mode4/freqDiv/div rising

  Data Path: set to mode4/feedback
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.218   1.164  set_IBUF (setLight_OBUF)
     LUT2:I1->O            1   0.704   0.420  mode4/feedback_or00001 (mode4/feedback_not0001_inv)
     FDR:R                     0.911          mode4/feedback
    ----------------------------------------
    Total                      4.417ns (2.833ns logic, 1.584ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'modeRst/freqDiv/div'
  Total number of paths / destination ports: 17 / 15
-------------------------------------------------------------------------
Offset:              5.206ns (Levels of Logic = 4)
  Source:            set (PAD)
  Destination:       modeRst/lightTime_3 (FF)
  Destination Clock: modeRst/freqDiv/div rising

  Data Path: set to modeRst/lightTime_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.218   1.164  set_IBUF (setLight_OBUF)
     LUT2:I1->O            7   0.704   0.787  modeRst/feedback_and0000_inv1 (modeRst/feedback_and0000_inv)
     LUT3:I1->O            1   0.704   0.000  modeRst/lightTime_mux0000<1>1 (modeRst/lightTime_mux0000<1>1)
     MUXF5:I1->O           1   0.321   0.000  modeRst/lightTime_mux0000<1>_f5 (modeRst/lightTime_mux0000<1>)
     FDE:D                     0.308          modeRst/lightTime_3
    ----------------------------------------
    Total                      5.206ns (3.255ns logic, 1.951ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              3.856ns (Levels of Logic = 2)
  Source:            online (PAD)
  Destination:       modeOnline/lightBuf_1 (FF)
  Destination Clock: clk rising

  Data Path: online to modeOnline/lightBuf_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  online_IBUF (onlineLight_OBUF)
     LUT4:I0->O            2   0.704   0.447  modeOnline/lightBuf_not00011 (modeOnline/lightBuf_not0001)
     FDE:CE                    0.555          modeOnline/lightBuf_0
    ----------------------------------------
    Total                      3.856ns (2.477ns logic, 1.379ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controller/isWorking_or0000'
  Total number of paths / destination ports: 4734 / 13
-------------------------------------------------------------------------
Offset:              16.814ns (Levels of Logic = 10)
  Source:            controller/enb_4 (LATCH)
  Destination:       oSeg<3> (PAD)
  Source Clock:      controller/isWorking_or0000 falling

  Data Path: controller/enb_4 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              26   0.676   1.435  controller/enb_4 (controller/enb_4)
     LUT3:I0->O            3   0.704   0.535  dataSwitch/light_cmp_eq000011 (N4)
     LUT4:I3->O            8   0.704   0.932  dataSwitch/light_cmp_eq00031 (dataSwitch/light_cmp_eq0003)
     LUT4:I0->O            1   0.704   0.595  dataSwitch/lightTime<2>15 (dataSwitch/lightTime<2>15)
     LUT4:I0->O           17   0.704   1.226  dataSwitch/lightTime<2>17 (lightTime<2>)
     LUT4:I0->O            2   0.704   0.526  timeTrans/oSeg<3>221 (timeTrans/N10)
     LUT2:I1->O            2   0.704   0.622  timeTrans/oSeg<3>22 (timeTrans/oSeg<3>22)
     LUT4:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2901 (timeTrans/oSeg<3>290)
     MUXF5:I1->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                     16.814ns (9.901ns logic, 6.913ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode4/freqDiv/div'
  Total number of paths / destination ports: 146 / 13
-------------------------------------------------------------------------
Offset:              13.318ns (Levels of Logic = 8)
  Source:            mode4/lightTime_2 (FF)
  Destination:       oSeg<3> (PAD)
  Source Clock:      mode4/freqDiv/div rising

  Data Path: mode4/lightTime_2 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.899  mode4/lightTime_2 (mode4/lightTime_2)
     LUT4:I1->O            1   0.704   0.595  dataSwitch/lightTime<2>15 (dataSwitch/lightTime<2>15)
     LUT4:I0->O           17   0.704   1.226  dataSwitch/lightTime<2>17 (lightTime<2>)
     LUT4:I0->O            2   0.704   0.526  timeTrans/oSeg<3>221 (timeTrans/N10)
     LUT2:I1->O            2   0.704   0.622  timeTrans/oSeg<3>22 (timeTrans/oSeg<3>22)
     LUT4:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2901 (timeTrans/oSeg<3>290)
     MUXF5:I1->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                     13.318ns (8.408ns logic, 4.910ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode1/freqDiv/div'
  Total number of paths / destination ports: 146 / 13
-------------------------------------------------------------------------
Offset:              13.180ns (Levels of Logic = 8)
  Source:            mode1/lightTime_2 (FF)
  Destination:       oSeg<3> (PAD)
  Source Clock:      mode1/freqDiv/div rising

  Data Path: mode1/lightTime_2 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.761  mode1/lightTime_2 (mode1/lightTime_2)
     LUT4:I3->O            1   0.704   0.595  dataSwitch/lightTime<2>15 (dataSwitch/lightTime<2>15)
     LUT4:I0->O           17   0.704   1.226  dataSwitch/lightTime<2>17 (lightTime<2>)
     LUT4:I0->O            2   0.704   0.526  timeTrans/oSeg<3>221 (timeTrans/N10)
     LUT2:I1->O            2   0.704   0.622  timeTrans/oSeg<3>22 (timeTrans/oSeg<3>22)
     LUT4:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2901 (timeTrans/oSeg<3>290)
     MUXF5:I1->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                     13.180ns (8.408ns logic, 4.772ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'modeRst/freqDiv/div'
  Total number of paths / destination ports: 146 / 13
-------------------------------------------------------------------------
Offset:              13.009ns (Levels of Logic = 8)
  Source:            modeRst/lightTime_2 (FF)
  Destination:       oSeg<3> (PAD)
  Source Clock:      modeRst/freqDiv/div rising

  Data Path: modeRst/lightTime_2 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.761  modeRst/lightTime_2 (modeRst/lightTime_2)
     LUT4:I3->O            1   0.704   0.424  dataSwitch/lightTime<2>17_SW0 (N148)
     LUT4:I3->O           17   0.704   1.226  dataSwitch/lightTime<2>17 (lightTime<2>)
     LUT4:I0->O            2   0.704   0.526  timeTrans/oSeg<3>221 (timeTrans/N10)
     LUT2:I1->O            2   0.704   0.622  timeTrans/oSeg<3>22 (timeTrans/oSeg<3>22)
     LUT4:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2901 (timeTrans/oSeg<3>290)
     MUXF5:I1->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                     13.009ns (8.408ns logic, 4.601ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode3/freqDiv/div'
  Total number of paths / destination ports: 146 / 13
-------------------------------------------------------------------------
Offset:              13.068ns (Levels of Logic = 8)
  Source:            mode3/lightTime_1 (FF)
  Destination:       oSeg<3> (PAD)
  Source Clock:      mode3/freqDiv/div rising

  Data Path: mode3/lightTime_1 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.899  mode3/lightTime_1 (mode3/lightTime_1)
     LUT4:I1->O            1   0.704   0.424  dataSwitch/lightTime<1>17_SW0 (N156)
     LUT4:I3->O           18   0.704   1.147  dataSwitch/lightTime<1>17 (lightTime<1>)
     LUT4:I1->O            2   0.704   0.526  timeTrans/oSeg<3>221 (timeTrans/N10)
     LUT2:I1->O            2   0.704   0.622  timeTrans/oSeg<3>22 (timeTrans/oSeg<3>22)
     LUT4:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2901 (timeTrans/oSeg<3>290)
     MUXF5:I1->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                     13.068ns (8.408ns logic, 4.660ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode2/freqDiv/div'
  Total number of paths / destination ports: 146 / 13
-------------------------------------------------------------------------
Offset:              12.871ns (Levels of Logic = 8)
  Source:            mode2/lightTime_4 (FF)
  Destination:       oSeg<3> (PAD)
  Source Clock:      mode2/freqDiv/div rising

  Data Path: mode2/lightTime_4 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.712  mode2/lightTime_4 (mode2/lightTime_4)
     LUT4:I3->O            2   0.704   0.526  dataSwitch/lightTime<4>7 (dataSwitch/lightTime<4>7)
     LUT3:I1->O           14   0.704   1.035  dataSwitch/lightTime<4>20 (lightTime<4>)
     LUT4:I2->O            2   0.704   0.526  timeTrans/oSeg<3>221 (timeTrans/N10)
     LUT2:I1->O            2   0.704   0.622  timeTrans/oSeg<3>22 (timeTrans/oSeg<3>22)
     LUT4:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2901 (timeTrans/oSeg<3>290)
     MUXF5:I1->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                     12.871ns (8.408ns logic, 4.463ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              7.955ns (Levels of Logic = 4)
  Source:            modeOnline/light_0 (FF)
  Destination:       CG (PAD)
  Source Clock:      clk rising

  Data Path: modeOnline/light_0 to CG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.424  modeOnline/light_0 (modeOnline/light_0)
     LUT4:I3->O            1   0.704   0.499  dataSwitch/light<0>4 (dataSwitch/light<0>4)
     LUT4:I1->O            3   0.704   0.610  dataSwitch/light<0>28 (light<0>)
     LUT4:I1->O            2   0.704   0.447  lightTrans/MY1 (CY_OBUF)
     OBUF:I->O                 3.272          CY_OBUF (CY)
    ----------------------------------------
    Total                      7.955ns (5.975ns logic, 1.980ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'timeTrans/enb/fd_1ms/div'
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Offset:              9.219ns (Levels of Logic = 5)
  Source:            timeTrans/enb/count_1 (FF)
  Destination:       oSeg<3> (PAD)
  Source Clock:      timeTrans/enb/fd_1ms/div rising

  Data Path: timeTrans/enb/count_1 to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.591   1.175  timeTrans/enb/count_1 (timeTrans/enb/count_1)
     LUT4:I0->O            3   0.704   0.706  timeTrans/oSeg<3>211 (timeTrans/N7)
     LUT3:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2902 (timeTrans/oSeg<3>2901)
     MUXF5:I0->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                      9.219ns (6.296ns logic, 2.923ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 6
-------------------------------------------------------------------------
Delay:               9.375ns (Levels of Logic = 6)
  Source:            Cc (PAD)
  Destination:       oSeg<3> (PAD)

  Data Path: Cc to oSeg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.704  Cc_IBUF (Cc_IBUF)
     LUT4:I2->O            3   0.704   0.706  timeTrans/oSeg<3>211 (timeTrans/N7)
     LUT3:I0->O            1   0.704   0.000  timeTrans/oSeg<3>2902 (timeTrans/oSeg<3>2901)
     MUXF5:I0->O           2   0.321   0.622  timeTrans/oSeg<3>290_f5 (timeTrans/N4)
     LUT4:I0->O            1   0.704   0.420  timeTrans/oSeg<3> (oSeg_3_OBUF)
     OBUF:I->O                 3.272          oSeg_3_OBUF (oSeg<3>)
    ----------------------------------------
    Total                      9.375ns (6.923ns logic, 2.452ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.81 secs
 
--> 

Total memory usage is 4523260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    7 (   0 filtered)

