// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build imxrt1060

// Package gpc provides access to the registers of the GPC peripheral.
//
// Instances:
//
//	GPC  GPC_BASE  -  GPC*
//
// Registers:
//
//	0x000 32  CNTR  GPC Interface control register
//	0x008 32  IMR1  IRQ masking register 1
//	0x00C 32  IMR2  IRQ masking register 2
//	0x010 32  IMR3  IRQ masking register 3
//	0x014 32  IMR4  IRQ masking register 4
//	0x018 32  ISR1  IRQ status resister 1
//	0x01C 32  ISR2  IRQ status resister 2
//	0x020 32  ISR3  IRQ status resister 3
//	0x024 32  ISR4  IRQ status resister 4
//	0x034 32  IMR5  IRQ masking register 5
//	0x038 32  ISR5  IRQ status resister 5
//
// Import:
//
//	github.com/embeddedgo/imxrt/p/mmap
package gpc

const (
	MEGA_PDN_REQ CNTR = 0x01 << 2  //+ MEGA domain power down request
	MEGA_PUP_REQ CNTR = 0x01 << 3  //+ MEGA domain power up request
	PDRAM0_PGE   CNTR = 0x01 << 22 //+ FlexRAM PDRAM0 Power Gate Enable
)

const (
	MEGA_PDN_REQn = 2
	MEGA_PUP_REQn = 3
	PDRAM0_PGEn   = 22
)

const (
	IMR1 IMR1 = 0xFFFFFFFF << 0 //+ IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked
)

const (
	IMR1n = 0
)

const (
	IMR2 IMR2 = 0xFFFFFFFF << 0 //+ IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked
)

const (
	IMR2n = 0
)

const (
	IMR3 IMR3 = 0xFFFFFFFF << 0 //+ IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked
)

const (
	IMR3n = 0
)

const (
	IMR4 IMR4 = 0xFFFFFFFF << 0 //+ IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked
)

const (
	IMR4n = 0
)

const (
	ISR1 ISR1 = 0xFFFFFFFF << 0 //+ IRQ[31:0] status, read only
)

const (
	ISR1n = 0
)

const (
	ISR2 ISR2 = 0xFFFFFFFF << 0 //+ IRQ[63:32] status, read only
)

const (
	ISR2n = 0
)

const (
	ISR3 ISR3 = 0xFFFFFFFF << 0 //+ IRQ[95:64] status, read only
)

const (
	ISR3n = 0
)

const (
	ISR4 ISR4 = 0xFFFFFFFF << 0 //+ IRQ[127:96] status, read only
)

const (
	ISR4n = 0
)

const (
	IMR5 IMR5 = 0xFFFFFFFF << 0 //+ IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked
)

const (
	IMR5n = 0
)

const (
	ISR4 ISR5 = 0xFFFFFFFF << 0 //+ IRQ[159:128] status, read only
)

const (
	ISR4n = 0
)
