// Seed: 505764417
module module_0 (
    input tri1 id_0
    , id_17,
    input uwire id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri id_10,
    output tri0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input supply1 id_15
);
  id_18(
      id_18 && 1, id_7, id_1, 1 > 1
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output supply0 id_8
);
  assign id_3 = 1;
  wire id_10;
  or primCall (id_3, id_6, id_5, id_10, id_7, id_0, id_1);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_4,
      id_2,
      id_6,
      id_1,
      id_1,
      id_8,
      id_1,
      id_2,
      id_2,
      id_1,
      id_5,
      id_6
  );
  assign modCall_1.type_22 = 0;
endmodule
