vhdl
====

mux with 4 inputs and 1 outputs (8 bits),  ctrl signal of 2 bits and enable signal.

If enable is '0', the output stay in high impedance.


To compile and simulate, go to the folder in Modelsim and run:

<code>
do compile.tcl
</code>

Status: Working! (22/11/13)
