{
	"finish__design__instance__count__class:buffer": 64,
	"finish__design__instance__area__class:buffer": 2472.42,
	"finish__design__instance__count__class:clock_buffer": 23,
	"finish__design__instance__area__class:clock_buffer": 2297.43,
	"finish__design__instance__count__class:timing_repair_buffer": 227,
	"finish__design__instance__area__class:timing_repair_buffer": 9762.68,
	"finish__design__instance__count__class:inverter": 20,
	"finish__design__instance__area__class:inverter": 338.688,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 220.147,
	"finish__design__instance__count__class:sequential_cell": 128,
	"finish__design__instance__area__class:sequential_cell": 12283.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 193,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6886.66,
	"finish__design__instance__count": 664,
	"finish__design__instance__area": 34261.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.12593,
	"finish__clock__skew__setup": 0.00692751,
	"finish__clock__skew__hold": 0.00692751,
	"finish__timing__drv__max_slew_limit": 0.788389,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.943126,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0344115,
	"finish__power__switching__total": 0.0074771,
	"finish__power__leakage__total": 2.51047e-07,
	"finish__power__total": 0.0418889,
	"finish__design__io": 291,
	"finish__design__die__area": 57828.2,
	"finish__design__core__area": 55177.9,
	"finish__design__instance__count": 804,
	"finish__design__instance__area": 35051.4,
	"finish__design__instance__count__stdcell": 804,
	"finish__design__instance__area__stdcell": 35051.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.635243,
	"finish__design__instance__utilization__stdcell": 0.635243,
	"finish__design__rows": 46,
	"finish__design__rows:GF018hv5v_green_sc9": 46,
	"finish__design__sites": 19550,
	"finish__design__sites:GF018hv5v_green_sc9": 19550,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}