static void\r\ngm20b_gr_init_gpc_mmu(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nu32 val;\r\nif (1) {\r\nnvkm_wr32(device, 0x100ce4, 0xffffffff);\r\n}\r\nval = nvkm_rd32(device, 0x100c80);\r\nval &= 0xf000087f;\r\nnvkm_wr32(device, 0x418880, val);\r\nnvkm_wr32(device, 0x418890, 0);\r\nnvkm_wr32(device, 0x418894, 0);\r\nnvkm_wr32(device, 0x4188b0, nvkm_rd32(device, 0x100cc4));\r\nnvkm_wr32(device, 0x4188b4, nvkm_rd32(device, 0x100cc8));\r\nnvkm_wr32(device, 0x4188b8, nvkm_rd32(device, 0x100ccc));\r\nnvkm_wr32(device, 0x4188ac, nvkm_rd32(device, 0x100800));\r\n}\r\nstatic void\r\ngm20b_gr_set_hww_esr_report_mask(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nnvkm_wr32(device, 0x419e44, 0xdffffe);\r\nnvkm_wr32(device, 0x419e4c, 0x5);\r\n}\r\nint\r\ngm20b_gr_new(struct nvkm_device *device, int index, struct nvkm_gr **pgr)\r\n{\r\nreturn gk20a_gr_new_(&gm20b_gr, device, index, pgr);\r\n}
