# This is a Makefile for a project with multiple source files
 # Set the compiler and flags 
CC = gcc
CFLAGS = -Wall -g
 
# Define the source and object files
SRC_FILES = main.c functions.c utils.c
OBJ_FILES = $(SRC_FILES:.c=.o)
 
# Default target (make without any arguments)
all: executable
 
# Link the object files and create the executable
executable: $(OBJ_FILES)
	$(CC) $(CFLAGS) $(OBJ_FILES) -o executable
 
# Target to compile each source file individually
# $@ represents the target, $< represents the first prerequisite 
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@
 
# Clean up the object files and executable
clean:
	rm -f *.o executable