// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        localIn_address0,
        localIn_ce0,
        localIn_we0,
        localIn_d0,
        localIn_1_address0,
        localIn_1_ce0,
        localIn_1_we0,
        localIn_1_d0,
        localIn_2_address0,
        localIn_2_ce0,
        localIn_2_we0,
        localIn_2_d0,
        localIn_3_address0,
        localIn_3_ce0,
        localIn_3_we0,
        localIn_3_d0,
        localIn_4_address0,
        localIn_4_ce0,
        localIn_4_we0,
        localIn_4_d0,
        localIn_5_address0,
        localIn_5_ce0,
        localIn_5_we0,
        localIn_5_d0,
        localIn_6_address0,
        localIn_6_ce0,
        localIn_6_we0,
        localIn_6_d0,
        localIn_7_address0,
        localIn_7_ce0,
        localIn_7_we0,
        localIn_7_d0,
        localIn_8_address0,
        localIn_8_ce0,
        localIn_8_we0,
        localIn_8_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] localIn_address0;
output   localIn_ce0;
output   localIn_we0;
output  [31:0] localIn_d0;
output  [11:0] localIn_1_address0;
output   localIn_1_ce0;
output   localIn_1_we0;
output  [31:0] localIn_1_d0;
output  [11:0] localIn_2_address0;
output   localIn_2_ce0;
output   localIn_2_we0;
output  [31:0] localIn_2_d0;
output  [11:0] localIn_3_address0;
output   localIn_3_ce0;
output   localIn_3_we0;
output  [31:0] localIn_3_d0;
output  [11:0] localIn_4_address0;
output   localIn_4_ce0;
output   localIn_4_we0;
output  [31:0] localIn_4_d0;
output  [11:0] localIn_5_address0;
output   localIn_5_ce0;
output   localIn_5_we0;
output  [31:0] localIn_5_d0;
output  [11:0] localIn_6_address0;
output   localIn_6_ce0;
output   localIn_6_we0;
output  [31:0] localIn_6_d0;
output  [11:0] localIn_7_address0;
output   localIn_7_ce0;
output   localIn_7_we0;
output  [31:0] localIn_7_d0;
output  [11:0] localIn_8_address0;
output   localIn_8_ce0;
output   localIn_8_we0;
output  [31:0] localIn_8_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln162_fu_261_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln164_fu_279_p2;
reg   [0:0] icmp_ln164_reg_550;
reg   [0:0] icmp_ln164_reg_550_pp0_iter2_reg;
reg   [0:0] icmp_ln164_reg_550_pp0_iter3_reg;
reg   [0:0] icmp_ln164_reg_550_pp0_iter4_reg;
reg   [0:0] icmp_ln164_reg_550_pp0_iter5_reg;
reg   [0:0] icmp_ln164_reg_550_pp0_iter6_reg;
reg   [0:0] icmp_ln164_reg_550_pp0_iter7_reg;
reg   [0:0] icmp_ln164_reg_550_pp0_iter8_reg;
wire   [4:0] block_in_w_k_mid2_fu_323_p3;
wire   [4:0] select_ln164_fu_331_p3;
reg   [3:0] tmp_reg_565;
reg   [3:0] tmp_reg_565_pp0_iter2_reg;
reg   [3:0] tmp_reg_565_pp0_iter3_reg;
reg   [3:0] tmp_reg_565_pp0_iter4_reg;
reg   [3:0] tmp_reg_565_pp0_iter5_reg;
reg   [3:0] tmp_reg_565_pp0_iter6_reg;
reg   [3:0] tmp_reg_565_pp0_iter7_reg;
reg   [3:0] tmp_reg_565_pp0_iter8_reg;
reg   [3:0] tmp_45_reg_570;
reg   [3:0] tmp_45_reg_570_pp0_iter2_reg;
reg   [3:0] tmp_45_reg_570_pp0_iter3_reg;
reg   [3:0] tmp_45_reg_570_pp0_iter4_reg;
reg   [3:0] tmp_45_reg_570_pp0_iter5_reg;
reg   [3:0] tmp_45_reg_570_pp0_iter6_reg;
reg   [3:0] tmp_45_reg_570_pp0_iter7_reg;
reg   [3:0] tmp_45_reg_570_pp0_iter8_reg;
wire   [63:0] zext_ln168_2_fu_489_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] block_in_w_k_fu_84;
wire   [4:0] add_ln166_fu_391_p2;
wire    ap_loop_init;
reg   [4:0] block_in_h_k_fu_88;
reg   [9:0] indvar_flatten165_fu_92;
wire   [9:0] select_ln164_1_fu_403_p3;
reg   [6:0] block_in_ch_k_fu_96;
wire   [6:0] select_ln162_1_fu_440_p3;
reg   [15:0] indvar_flatten178_fu_100;
wire   [15:0] add_ln162_1_fu_267_p2;
reg    localIn_4_we0_local;
wire   [1:0] trunc_ln164_1_fu_476_p1;
wire   [1:0] trunc_ln166_fu_502_p1;
reg    localIn_4_ce0_local;
reg    localIn_3_we0_local;
reg    localIn_3_ce0_local;
reg    localIn_5_we0_local;
reg    localIn_5_ce0_local;
reg    localIn_1_we0_local;
reg    localIn_1_ce0_local;
reg    localIn_we0_local;
reg    localIn_ce0_local;
reg    localIn_2_we0_local;
reg    localIn_2_ce0_local;
reg    localIn_7_we0_local;
reg    localIn_7_ce0_local;
reg    localIn_6_we0_local;
reg    localIn_6_ce0_local;
reg    localIn_8_we0_local;
reg    localIn_8_ce0_local;
wire   [0:0] icmp_ln166_fu_299_p2;
wire   [0:0] xor_ln162_fu_293_p2;
wire   [4:0] select_ln162_fu_285_p3;
wire   [0:0] and_ln162_fu_305_p2;
wire   [0:0] empty_fu_317_p2;
wire   [4:0] add_ln164_fu_311_p2;
wire   [4:0] mul_ln164_fu_343_p0;
wire   [6:0] mul_ln164_fu_343_p1;
wire   [10:0] mul_ln164_fu_343_p2;
wire   [2:0] grp_fu_359_p1;
wire   [4:0] mul_ln166_fu_369_p0;
wire   [6:0] mul_ln166_fu_369_p1;
wire   [10:0] mul_ln166_fu_369_p2;
wire   [2:0] grp_fu_385_p1;
wire   [9:0] add_ln164_1_fu_397_p2;
wire   [6:0] add_ln162_fu_434_p2;
wire   [5:0] trunc_ln164_fu_447_p1;
wire   [8:0] tmp_s_fu_451_p3;
wire   [8:0] zext_ln168_fu_459_p1;
wire   [8:0] add_ln168_fu_462_p2;
wire   [1:0] grp_fu_359_p2;
wire   [11:0] tmp_44_fu_468_p3;
wire   [11:0] zext_ln168_1_fu_480_p1;
wire   [11:0] add_ln168_1_fu_483_p2;
wire   [1:0] grp_fu_385_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [10:0] mul_ln164_fu_343_p00;
wire   [10:0] mul_ln166_fu_369_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 block_in_w_k_fu_84 = 5'd0;
#0 block_in_h_k_fu_88 = 5'd0;
#0 indvar_flatten165_fu_92 = 10'd0;
#0 block_in_ch_k_fu_96 = 7'd0;
#0 indvar_flatten178_fu_100 = 16'd0;
#0 ap_done_reg = 1'b0;
end

conv_via_tiling_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U53(
    .din0(mul_ln164_fu_343_p0),
    .din1(mul_ln164_fu_343_p1),
    .dout(mul_ln164_fu_343_p2)
);

conv_via_tiling_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln164_fu_331_p3),
    .din1(grp_fu_359_p1),
    .ce(1'b1),
    .dout(grp_fu_359_p2)
);

conv_via_tiling_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U55(
    .din0(mul_ln166_fu_369_p0),
    .din1(mul_ln166_fu_369_p1),
    .dout(mul_ln166_fu_369_p2)
);

conv_via_tiling_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(block_in_w_k_mid2_fu_323_p3),
    .din1(grp_fu_385_p1),
    .ce(1'b1),
    .dout(grp_fu_385_p2)
);

conv_via_tiling_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            block_in_ch_k_fu_96 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            block_in_ch_k_fu_96 <= select_ln162_1_fu_440_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_in_h_k_fu_88 <= 5'd0;
        end else if (((icmp_ln162_fu_261_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            block_in_h_k_fu_88 <= select_ln164_fu_331_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_in_w_k_fu_84 <= 5'd0;
        end else if (((icmp_ln162_fu_261_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            block_in_w_k_fu_84 <= add_ln166_fu_391_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten165_fu_92 <= 10'd0;
        end else if (((icmp_ln162_fu_261_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten165_fu_92 <= select_ln164_1_fu_403_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten178_fu_100 <= 16'd0;
        end else if (((icmp_ln162_fu_261_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten178_fu_100 <= add_ln162_1_fu_267_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln164_reg_550 <= icmp_ln164_fu_279_p2;
        tmp_45_reg_570 <= {{mul_ln166_fu_369_p2[10:7]}};
        tmp_reg_565 <= {{mul_ln164_fu_343_p2[10:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln164_reg_550_pp0_iter2_reg <= icmp_ln164_reg_550;
        icmp_ln164_reg_550_pp0_iter3_reg <= icmp_ln164_reg_550_pp0_iter2_reg;
        icmp_ln164_reg_550_pp0_iter4_reg <= icmp_ln164_reg_550_pp0_iter3_reg;
        icmp_ln164_reg_550_pp0_iter5_reg <= icmp_ln164_reg_550_pp0_iter4_reg;
        icmp_ln164_reg_550_pp0_iter6_reg <= icmp_ln164_reg_550_pp0_iter5_reg;
        icmp_ln164_reg_550_pp0_iter7_reg <= icmp_ln164_reg_550_pp0_iter6_reg;
        icmp_ln164_reg_550_pp0_iter8_reg <= icmp_ln164_reg_550_pp0_iter7_reg;
        tmp_45_reg_570_pp0_iter2_reg <= tmp_45_reg_570;
        tmp_45_reg_570_pp0_iter3_reg <= tmp_45_reg_570_pp0_iter2_reg;
        tmp_45_reg_570_pp0_iter4_reg <= tmp_45_reg_570_pp0_iter3_reg;
        tmp_45_reg_570_pp0_iter5_reg <= tmp_45_reg_570_pp0_iter4_reg;
        tmp_45_reg_570_pp0_iter6_reg <= tmp_45_reg_570_pp0_iter5_reg;
        tmp_45_reg_570_pp0_iter7_reg <= tmp_45_reg_570_pp0_iter6_reg;
        tmp_45_reg_570_pp0_iter8_reg <= tmp_45_reg_570_pp0_iter7_reg;
        tmp_reg_565_pp0_iter2_reg <= tmp_reg_565;
        tmp_reg_565_pp0_iter3_reg <= tmp_reg_565_pp0_iter2_reg;
        tmp_reg_565_pp0_iter4_reg <= tmp_reg_565_pp0_iter3_reg;
        tmp_reg_565_pp0_iter5_reg <= tmp_reg_565_pp0_iter4_reg;
        tmp_reg_565_pp0_iter6_reg <= tmp_reg_565_pp0_iter5_reg;
        tmp_reg_565_pp0_iter7_reg <= tmp_reg_565_pp0_iter6_reg;
        tmp_reg_565_pp0_iter8_reg <= tmp_reg_565_pp0_iter7_reg;
    end
end

always @ (*) begin
    if (((icmp_ln162_fu_261_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_1_ce0_local = 1'b1;
    end else begin
        localIn_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln166_fu_502_p1 == 2'd1) & (trunc_ln164_1_fu_476_p1 == 2'd0))) begin
        localIn_1_we0_local = 1'b1;
    end else begin
        localIn_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_2_ce0_local = 1'b1;
    end else begin
        localIn_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln166_fu_502_p1 == 2'd0) & ~(trunc_ln166_fu_502_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln164_1_fu_476_p1 == 2'd0))) begin
        localIn_2_we0_local = 1'b1;
    end else begin
        localIn_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_3_ce0_local = 1'b1;
    end else begin
        localIn_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln166_fu_502_p1 == 2'd0) & (trunc_ln164_1_fu_476_p1 == 2'd1))) begin
        localIn_3_we0_local = 1'b1;
    end else begin
        localIn_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_4_ce0_local = 1'b1;
    end else begin
        localIn_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln166_fu_502_p1 == 2'd1) & (trunc_ln164_1_fu_476_p1 == 2'd1))) begin
        localIn_4_we0_local = 1'b1;
    end else begin
        localIn_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_5_ce0_local = 1'b1;
    end else begin
        localIn_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln166_fu_502_p1 == 2'd0) & ~(trunc_ln166_fu_502_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln164_1_fu_476_p1 == 2'd1))) begin
        localIn_5_we0_local = 1'b1;
    end else begin
        localIn_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_6_ce0_local = 1'b1;
    end else begin
        localIn_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln164_1_fu_476_p1 == 2'd0) & ~(trunc_ln164_1_fu_476_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln166_fu_502_p1 == 2'd0))) begin
        localIn_6_we0_local = 1'b1;
    end else begin
        localIn_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_7_ce0_local = 1'b1;
    end else begin
        localIn_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln164_1_fu_476_p1 == 2'd0) & ~(trunc_ln164_1_fu_476_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln166_fu_502_p1 == 2'd1))) begin
        localIn_7_we0_local = 1'b1;
    end else begin
        localIn_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_8_ce0_local = 1'b1;
    end else begin
        localIn_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln164_1_fu_476_p1 == 2'd0) & ~(trunc_ln166_fu_502_p1 == 2'd0) & ~(trunc_ln166_fu_502_p1 == 2'd1) & ~(trunc_ln164_1_fu_476_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_8_we0_local = 1'b1;
    end else begin
        localIn_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        localIn_ce0_local = 1'b1;
    end else begin
        localIn_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln166_fu_502_p1 == 2'd0) & (trunc_ln164_1_fu_476_p1 == 2'd0))) begin
        localIn_we0_local = 1'b1;
    end else begin
        localIn_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln162_1_fu_267_p2 = (indvar_flatten178_fu_100 + 16'd1);

assign add_ln162_fu_434_p2 = (block_in_ch_k_fu_96 + 7'd1);

assign add_ln164_1_fu_397_p2 = (indvar_flatten165_fu_92 + 10'd1);

assign add_ln164_fu_311_p2 = (select_ln162_fu_285_p3 + 5'd1);

assign add_ln166_fu_391_p2 = (block_in_w_k_mid2_fu_323_p3 + 5'd1);

assign add_ln168_1_fu_483_p2 = (tmp_44_fu_468_p3 + zext_ln168_1_fu_480_p1);

assign add_ln168_fu_462_p2 = (tmp_s_fu_451_p3 + zext_ln168_fu_459_p1);

assign and_ln162_fu_305_p2 = (xor_ln162_fu_293_p2 & icmp_ln166_fu_299_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign block_in_w_k_mid2_fu_323_p3 = ((empty_fu_317_p2[0:0] == 1'b1) ? 5'd0 : block_in_w_k_fu_84);

assign empty_fu_317_p2 = (icmp_ln164_fu_279_p2 | and_ln162_fu_305_p2);

assign grp_fu_359_p1 = 5'd3;

assign grp_fu_385_p1 = 5'd3;

assign icmp_ln162_fu_261_p2 = ((indvar_flatten178_fu_100 == 16'd33856) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_279_p2 = ((indvar_flatten165_fu_92 == 10'd529) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_299_p2 = ((block_in_w_k_fu_84 == 5'd23) ? 1'b1 : 1'b0);

assign localIn_1_address0 = zext_ln168_2_fu_489_p1;

assign localIn_1_ce0 = localIn_1_ce0_local;

assign localIn_1_d0 = 32'd0;

assign localIn_1_we0 = localIn_1_we0_local;

assign localIn_2_address0 = zext_ln168_2_fu_489_p1;

assign localIn_2_ce0 = localIn_2_ce0_local;

assign localIn_2_d0 = 32'd0;

assign localIn_2_we0 = localIn_2_we0_local;

assign localIn_3_address0 = zext_ln168_2_fu_489_p1;

assign localIn_3_ce0 = localIn_3_ce0_local;

assign localIn_3_d0 = 32'd0;

assign localIn_3_we0 = localIn_3_we0_local;

assign localIn_4_address0 = zext_ln168_2_fu_489_p1;

assign localIn_4_ce0 = localIn_4_ce0_local;

assign localIn_4_d0 = 32'd0;

assign localIn_4_we0 = localIn_4_we0_local;

assign localIn_5_address0 = zext_ln168_2_fu_489_p1;

assign localIn_5_ce0 = localIn_5_ce0_local;

assign localIn_5_d0 = 32'd0;

assign localIn_5_we0 = localIn_5_we0_local;

assign localIn_6_address0 = zext_ln168_2_fu_489_p1;

assign localIn_6_ce0 = localIn_6_ce0_local;

assign localIn_6_d0 = 32'd0;

assign localIn_6_we0 = localIn_6_we0_local;

assign localIn_7_address0 = zext_ln168_2_fu_489_p1;

assign localIn_7_ce0 = localIn_7_ce0_local;

assign localIn_7_d0 = 32'd0;

assign localIn_7_we0 = localIn_7_we0_local;

assign localIn_8_address0 = zext_ln168_2_fu_489_p1;

assign localIn_8_ce0 = localIn_8_ce0_local;

assign localIn_8_d0 = 32'd0;

assign localIn_8_we0 = localIn_8_we0_local;

assign localIn_address0 = zext_ln168_2_fu_489_p1;

assign localIn_ce0 = localIn_ce0_local;

assign localIn_d0 = 32'd0;

assign localIn_we0 = localIn_we0_local;

assign mul_ln164_fu_343_p0 = mul_ln164_fu_343_p00;

assign mul_ln164_fu_343_p00 = select_ln164_fu_331_p3;

assign mul_ln164_fu_343_p1 = 11'd43;

assign mul_ln166_fu_369_p0 = mul_ln166_fu_369_p00;

assign mul_ln166_fu_369_p00 = block_in_w_k_mid2_fu_323_p3;

assign mul_ln166_fu_369_p1 = 11'd43;

assign select_ln162_1_fu_440_p3 = ((icmp_ln164_reg_550_pp0_iter8_reg[0:0] == 1'b1) ? add_ln162_fu_434_p2 : block_in_ch_k_fu_96);

assign select_ln162_fu_285_p3 = ((icmp_ln164_fu_279_p2[0:0] == 1'b1) ? 5'd0 : block_in_h_k_fu_88);

assign select_ln164_1_fu_403_p3 = ((icmp_ln164_fu_279_p2[0:0] == 1'b1) ? 10'd1 : add_ln164_1_fu_397_p2);

assign select_ln164_fu_331_p3 = ((and_ln162_fu_305_p2[0:0] == 1'b1) ? add_ln164_fu_311_p2 : select_ln162_fu_285_p3);

assign tmp_44_fu_468_p3 = {{add_ln168_fu_462_p2}, {3'd0}};

assign tmp_s_fu_451_p3 = {{trunc_ln164_fu_447_p1}, {3'd0}};

assign trunc_ln164_1_fu_476_p1 = grp_fu_359_p2[1:0];

assign trunc_ln164_fu_447_p1 = select_ln162_1_fu_440_p3[5:0];

assign trunc_ln166_fu_502_p1 = grp_fu_385_p2[1:0];

assign xor_ln162_fu_293_p2 = (icmp_ln164_fu_279_p2 ^ 1'd1);

assign zext_ln168_1_fu_480_p1 = tmp_45_reg_570_pp0_iter8_reg;

assign zext_ln168_2_fu_489_p1 = add_ln168_1_fu_483_p2;

assign zext_ln168_fu_459_p1 = tmp_reg_565_pp0_iter8_reg;

endmodule //conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23
