// Seed: 2661959569
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  always @("" or posedge 1) begin
    id_4 = 1;
  end
  logic id_5 = id_2;
  logic id_6;
endmodule
