{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553939500770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553939500771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:51:40 2019 " "Processing started: Sat Mar 30 18:51:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553939500771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553939500771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map half_adder -c half_adder --generate_functional_sim_netlist " "Command: quartus_map half_adder -c half_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553939500771 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553939501726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/3_27_ex009_half_adder/xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/3_27_ex009_half_adder/xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_Gate-Dataflow " "Found design unit 1: XOR_Gate-Dataflow" {  } { { "../XOR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex009_half_adder/XOR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502428 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_Gate " "Found entity 1: XOR_Gate" {  } { { "../XOR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex009_half_adder/XOR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553939502428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/3_27_ex009_half_adder/half_adder_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/3_27_ex009_half_adder/half_adder_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_bdf " "Found entity 1: half_adder_bdf" {  } { { "../half_adder_bdf.bdf" "" { Schematic "D:/VHDL/3_27_ex009_half_adder/half_adder_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553939502434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/3_27_ex009_half_adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/3_27_ex009_half_adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "../half_adder.vhd" "" { Text "D:/VHDL/3_27_ex009_half_adder/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502436 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../half_adder.vhd" "" { Text "D:/VHDL/3_27_ex009_half_adder/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553939502436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/3_27_ex009_half_adder/and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/3_27_ex009_half_adder/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_Gate-Dataflow " "Found design unit 1: AND_Gate-Dataflow" {  } { { "../AND_Gate.vhd" "" { Text "D:/VHDL/3_27_ex009_half_adder/AND_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502436 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_Gate " "Found entity 1: AND_Gate" {  } { { "../AND_Gate.vhd" "" { Text "D:/VHDL/3_27_ex009_half_adder/AND_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553939502436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553939502436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_adder " "Elaborating entity \"half_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553939502488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553939502732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:51:42 2019 " "Processing ended: Sat Mar 30 18:51:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553939502732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553939502732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553939502732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553939502732 ""}
