Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 31 18:51:29 2024
| Host         : LAPTOP-RG0KROU6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Spartan6_DSP48A1_timing_summary_routed.rpt -pb Spartan6_DSP48A1_timing_summary_routed.pb -rpx Spartan6_DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : Spartan6_DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.717        0.000                      0                  125        0.261        0.000                      0                  125        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        93.717        0.000                      0                  125        0.261        0.000                      0                  125        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       93.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.717ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CYO_REG/DFF/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.947ns (47.855%)  route 3.211ns (52.145%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 104.178 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.401 r  OPMODE_REG/DFF/Q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    OPMODE_REG/DFF/Q_reg[43]_i_2_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.490 r  OPMODE_REG/DFF/Q_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.490    OPMODE_REG/DFF/Q_reg[47]_i_3_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.649 r  OPMODE_REG/DFF/Q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.271     9.920    OPMODE_REG/DFF/p_1_in
    SLICE_X161Y196       LUT4 (Prop_lut4_I2_O)        0.224    10.144 r  OPMODE_REG/DFF/Q[0]_i_1__0/O
                         net (fo=2, routed)           0.448    10.591    CYO_REG/DFF/Q_reg[7]
    SLICE_X161Y195       FDRE                                         r  CYO_REG/DFF/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288   104.178    CYO_REG/DFF/CLK_IBUF_BUFG
    SLICE_X161Y195       FDRE                                         r  CYO_REG/DFF/Q_reg[0]/C
                         clock pessimism              0.230   104.408    
                         clock uncertainty           -0.035   104.373    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)       -0.064   104.309    CYO_REG/DFF/Q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.309    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 93.717    

Slack (MET) :             93.874ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 2.769ns (45.546%)  route 3.311ns (54.454%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.471 r  OPMODE_REG/DFF/Q_reg[43]_i_2/O[0]
                         net (fo=1, routed)           0.818    10.289    OPMODE_REG/DFF/Q_reg[43]_i_2_n_7
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.224    10.513 r  OPMODE_REG/DFF/Q[40]_i_1/O
                         net (fo=1, routed)           0.000    10.513    P_REG/DFF/Post_Add_Sub_Out[40]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[40]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.030   104.387    P_REG/DFF/Q_reg[40]
  -------------------------------------------------------------------
                         required time                        104.387    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 93.874    

Slack (MET) :             93.893ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CYO_REG/DFF/Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.947ns (49.214%)  route 3.041ns (50.786%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 104.178 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.401 r  OPMODE_REG/DFF/Q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    OPMODE_REG/DFF/Q_reg[43]_i_2_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.490 r  OPMODE_REG/DFF/Q_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.490    OPMODE_REG/DFF/Q_reg[47]_i_3_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.649 r  OPMODE_REG/DFF/Q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.271     9.920    OPMODE_REG/DFF/p_1_in
    SLICE_X161Y196       LUT4 (Prop_lut4_I2_O)        0.224    10.144 r  OPMODE_REG/DFF/Q[0]_i_1__0/O
                         net (fo=2, routed)           0.278    10.421    CYO_REG/DFF/Q_reg[7]
    SLICE_X161Y195       FDRE                                         r  CYO_REG/DFF/Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288   104.178    CYO_REG/DFF/CLK_IBUF_BUFG
    SLICE_X161Y195       FDRE                                         r  CYO_REG/DFF/Q_reg[0]_lopt_replica/C
                         clock pessimism              0.230   104.408    
                         clock uncertainty           -0.035   104.373    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)       -0.058   104.315    CYO_REG/DFF/Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        104.315    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 93.893    

Slack (MET) :             93.950ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.941ns (48.710%)  route 3.097ns (51.290%))
  Logic Levels:           16  (CARRY4=13 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.401 r  OPMODE_REG/DFF/Q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    OPMODE_REG/DFF/Q_reg[43]_i_2_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.635 r  OPMODE_REG/DFF/Q_reg[47]_i_3/O[3]
                         net (fo=1, routed)           0.604    10.239    OPMODE_REG/DFF/Q_reg[47]_i_3_n_4
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.232    10.471 r  OPMODE_REG/DFF/Q[47]_i_2/O
                         net (fo=1, routed)           0.000    10.471    P_REG/DFF/Post_Add_Sub_Out[47]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[47]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.064   104.421    P_REG/DFF/Q_reg[47]
  -------------------------------------------------------------------
                         required time                        104.421    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 93.950    

Slack (MET) :             94.069ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 2.930ns (49.769%)  route 2.957ns (50.231%))
  Logic Levels:           16  (CARRY4=13 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.401 r  OPMODE_REG/DFF/Q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    OPMODE_REG/DFF/Q_reg[43]_i_2_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.631 r  OPMODE_REG/DFF/Q_reg[47]_i_3/O[1]
                         net (fo=1, routed)           0.464    10.095    OPMODE_REG/DFF/Q_reg[47]_i_3_n_6
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.225    10.320 r  OPMODE_REG/DFF/Q[45]_i_1/O
                         net (fo=1, routed)           0.000    10.320    P_REG/DFF/Post_Add_Sub_Out[45]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[45]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.033   104.390    P_REG/DFF/Q_reg[45]
  -------------------------------------------------------------------
                         required time                        104.390    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                 94.069    

Slack (MET) :             94.083ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.904ns (49.182%)  route 3.001ns (50.818%))
  Logic Levels:           16  (CARRY4=13 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.401 r  OPMODE_REG/DFF/Q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    OPMODE_REG/DFF/Q_reg[43]_i_2_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.582 r  OPMODE_REG/DFF/Q_reg[47]_i_3/O[2]
                         net (fo=1, routed)           0.508    10.090    OPMODE_REG/DFF/Q_reg[47]_i_3_n_5
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.248    10.338 r  OPMODE_REG/DFF/Q[46]_i_1/O
                         net (fo=1, routed)           0.000    10.338    P_REG/DFF/Post_Add_Sub_Out[46]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[46]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.064   104.421    P_REG/DFF/Q_reg[46]
  -------------------------------------------------------------------
                         required time                        104.421    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 94.083    

Slack (MET) :             94.115ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 2.712ns (46.034%)  route 3.179ns (53.966%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 104.178 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.404 r  OPMODE_REG/DFF/Q_reg[39]_i_2/O[2]
                         net (fo=1, routed)           0.686    10.091    OPMODE_REG/DFF/Q_reg[39]_i_2_n_5
    SLICE_X163Y192       LUT3 (Prop_lut3_I0_O)        0.234    10.325 r  OPMODE_REG/DFF/Q[38]_i_1/O
                         net (fo=1, routed)           0.000    10.325    P_REG/DFF/Post_Add_Sub_Out[38]
    SLICE_X163Y192       FDRE                                         r  P_REG/DFF/Q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288   104.178    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X163Y192       FDRE                                         r  P_REG/DFF/Q_reg[38]/C
                         clock pessimism              0.233   104.411    
                         clock uncertainty           -0.035   104.376    
    SLICE_X163Y192       FDRE (Setup_fdre_C_D)        0.064   104.440    P_REG/DFF/Q_reg[38]
  -------------------------------------------------------------------
                         required time                        104.440    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                 94.115    

Slack (MET) :             94.131ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 2.862ns (48.865%)  route 2.995ns (51.135%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.546 r  OPMODE_REG/DFF/Q_reg[43]_i_2/O[3]
                         net (fo=1, routed)           0.502    10.048    OPMODE_REG/DFF/Q_reg[43]_i_2_n_4
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.242    10.290 r  OPMODE_REG/DFF/Q[43]_i_1/O
                         net (fo=1, routed)           0.000    10.290    P_REG/DFF/Post_Add_Sub_Out[43]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[43]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.064   104.421    P_REG/DFF/Q_reg[43]
  -------------------------------------------------------------------
                         required time                        104.421    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 94.131    

Slack (MET) :             94.155ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 2.841ns (48.981%)  route 2.959ns (51.019%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.542 r  OPMODE_REG/DFF/Q_reg[43]_i_2/O[1]
                         net (fo=1, routed)           0.466    10.008    OPMODE_REG/DFF/Q_reg[43]_i_2_n_6
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.225    10.233 r  OPMODE_REG/DFF/Q[41]_i_1/O
                         net (fo=1, routed)           0.000    10.233    P_REG/DFF/Post_Add_Sub_Out[41]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[41]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.032   104.389    P_REG/DFF/Q_reg[41]
  -------------------------------------------------------------------
                         required time                        104.389    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 94.155    

Slack (MET) :             94.198ns  (required time - arrival time)
  Source:                 OPMODE_REG/DFF/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 2.805ns (48.450%)  route 2.985ns (51.550%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 104.177 - 100.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.388     4.433    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y192       FDRE                                         r  OPMODE_REG/DFF/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.393     4.826 r  OPMODE_REG/DFF/Q_reg[1]/Q
                         net (fo=96, routed)          1.562     6.388    X_Mux_4/Q_reg[1]
    SLICE_X162Y183       LUT5 (Prop_lut5_I3_O)        0.097     6.485 r  X_Mux_4/Q[3]_i_20/O
                         net (fo=1, routed)           0.000     6.485    OPMODE_REG/DFF/X_Mux_Out[1]
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.887 r  OPMODE_REG/DFF/Q_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.887    OPMODE_REG/DFF/Q_reg[3]_i_17_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.979 r  OPMODE_REG/DFF/Q_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.979    OPMODE_REG/DFF/Q_reg[7]_i_16_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.071 r  OPMODE_REG/DFF/Q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.071    OPMODE_REG/DFF/Q_reg[11]_i_16_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.163 r  OPMODE_REG/DFF/Q_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    OPMODE_REG/DFF/Q_reg[15]_i_16_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.255 r  OPMODE_REG/DFF/Q_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.255    OPMODE_REG/DFF/Q_reg[19]_i_16_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.347 r  OPMODE_REG/DFF/Q_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.347    OPMODE_REG/DFF/Q_reg[23]_i_16_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.439 r  OPMODE_REG/DFF/Q_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.439    OPMODE_REG/DFF/Q_reg[27]_i_16_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.531 r  OPMODE_REG/DFF/Q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.531    OPMODE_REG/DFF/Q_reg[31]_i_16_n_0
    SLICE_X162Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.688 r  OPMODE_REG/DFF/Q_reg[35]_i_16/O[0]
                         net (fo=1, routed)           0.931     8.619    OPMODE_REG/DFF/Post_Add_Sub_Out1[32]
    SLICE_X161Y191       LUT6 (Prop_lut6_I5_O)        0.209     8.828 r  OPMODE_REG/DFF/Q[35]_i_11/O
                         net (fo=1, routed)           0.000     8.828    OPMODE_REG/DFF/Q[35]_i_11_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.223 r  OPMODE_REG/DFF/Q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.223    OPMODE_REG/DFF/Q_reg[35]_i_2_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.312 r  OPMODE_REG/DFF/Q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.312    OPMODE_REG/DFF/Q_reg[39]_i_2_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.493 r  OPMODE_REG/DFF/Q_reg[43]_i_2/O[2]
                         net (fo=1, routed)           0.492     9.985    OPMODE_REG/DFF/Q_reg[43]_i_2_n_5
    SLICE_X159Y194       LUT3 (Prop_lut3_I0_O)        0.238    10.223 r  OPMODE_REG/DFF/Q[42]_i_1/O
                         net (fo=1, routed)           0.000    10.223    P_REG/DFF/Post_Add_Sub_Out[42]
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304   101.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514   102.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   102.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287   104.177    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y194       FDRE                                         r  P_REG/DFF/Q_reg[42]/C
                         clock pessimism              0.215   104.392    
                         clock uncertainty           -0.035   104.357    
    SLICE_X159Y194       FDRE (Setup_fdre_C_D)        0.064   104.421    P_REG/DFF/Q_reg[42]
  -------------------------------------------------------------------
                         required time                        104.421    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 94.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A1_REG/DFF/Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            A1_REG/DFF/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.620     1.612    A1_REG/DFF/CLK_IBUF_BUFG
    SLICE_X153Y198       FDRE                                         r  A1_REG/DFF/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y198       FDRE (Prop_fdre_C_Q)         0.141     1.753 r  A1_REG/DFF/Q_reg[17]/Q
                         net (fo=3, routed)           0.166     1.920    A1_REG/DFF/OPMODE[0]
    SLICE_X153Y198       LUT4 (Prop_lut4_I0_O)        0.045     1.965 r  A1_REG/DFF/Q[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.965    A1_REG/DFF/Q[17]_i_1__0_n_0
    SLICE_X153Y198       FDRE                                         r  A1_REG/DFF/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.892     2.133    A1_REG/DFF/CLK_IBUF_BUFG
    SLICE_X153Y198       FDRE                                         r  A1_REG/DFF/Q_reg[17]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X153Y198       FDRE (Hold_fdre_C_D)         0.091     1.703    A1_REG/DFF/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 CYI_REG/DFF/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            CYI_REG/DFF/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.479%)  route 0.182ns (49.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.640     1.632    CYI_REG/DFF/CLK_IBUF_BUFG
    SLICE_X156Y183       FDRE                                         r  CYI_REG/DFF/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y183       FDRE (Prop_fdre_C_Q)         0.141     1.773 r  CYI_REG/DFF/Q_reg[0]/Q
                         net (fo=5, routed)           0.182     1.956    CYI_REG/DFF/DFFlop_Out
    SLICE_X156Y183       LUT4 (Prop_lut4_I3_O)        0.045     2.001 r  CYI_REG/DFF/Q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.001    CYI_REG/DFF/Q[0]_i_1__1_n_0
    SLICE_X156Y183       FDRE                                         r  CYI_REG/DFF/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    CYI_REG/DFF/CLK_IBUF_BUFG
    SLICE_X156Y183       FDRE                                         r  CYI_REG/DFF/Q_reg[0]/C
                         clock pessimism             -0.520     1.632    
    SLICE_X156Y183       FDRE (Hold_fdre_C_D)         0.091     1.723    CYI_REG/DFF/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 OPMODE_REG/DFF/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.206ns (47.933%)  route 0.224ns (52.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.646     1.638    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y193       FDRE                                         r  OPMODE_REG/DFF/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/DFF/Q_reg[7]/Q
                         net (fo=49, routed)          0.224     2.026    OPMODE_REG/DFF/OPMODE_REG_Out[7]
    SLICE_X163Y192       LUT3 (Prop_lut3_I2_O)        0.042     2.068 r  OPMODE_REG/DFF/Q[38]_i_1/O
                         net (fo=1, routed)           0.000     2.068    P_REG/DFF/Post_Add_Sub_Out[38]
    SLICE_X163Y192       FDRE                                         r  P_REG/DFF/Q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.917     2.159    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X163Y192       FDRE                                         r  P_REG/DFF/Q_reg[38]/C
                         clock pessimism             -0.506     1.653    
    SLICE_X163Y192       FDRE (Hold_fdre_C_D)         0.107     1.760    P_REG/DFF/Q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 OPMODE_REG/DFF/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.294%)  route 0.224ns (51.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.646     1.638    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y193       FDRE                                         r  OPMODE_REG/DFF/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/DFF/Q_reg[7]/Q
                         net (fo=49, routed)          0.224     2.026    OPMODE_REG/DFF/OPMODE_REG_Out[7]
    SLICE_X163Y192       LUT3 (Prop_lut3_I2_O)        0.045     2.071 r  OPMODE_REG/DFF/Q[36]_i_1/O
                         net (fo=1, routed)           0.000     2.071    P_REG/DFF/Post_Add_Sub_Out[36]
    SLICE_X163Y192       FDRE                                         r  P_REG/DFF/Q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.917     2.159    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X163Y192       FDRE                                         r  P_REG/DFF/Q_reg[36]/C
                         clock pessimism             -0.506     1.653    
    SLICE_X163Y192       FDRE (Hold_fdre_C_D)         0.091     1.744    P_REG/DFF/Q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 OPMODE_REG/DFF/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.212ns (44.017%)  route 0.270ns (55.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.646     1.638    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y193       FDRE                                         r  OPMODE_REG/DFF/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/DFF/Q_reg[7]/Q
                         net (fo=49, routed)          0.270     2.072    OPMODE_REG/DFF/OPMODE_REG_Out[7]
    SLICE_X159Y191       LUT3 (Prop_lut3_I2_O)        0.048     2.120 r  OPMODE_REG/DFF/Q[34]_i_1/O
                         net (fo=1, routed)           0.000     2.120    P_REG/DFF/Post_Add_Sub_Out[34]
    SLICE_X159Y191       FDRE                                         r  P_REG/DFF/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y191       FDRE                                         r  P_REG/DFF/Q_reg[34]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X159Y191       FDRE (Hold_fdre_C_D)         0.107     1.782    P_REG/DFF/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 OPMODE_REG/DFF/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.666%)  route 0.270ns (56.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.646     1.638    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y193       FDRE                                         r  OPMODE_REG/DFF/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/DFF/Q_reg[7]/Q
                         net (fo=49, routed)          0.270     2.072    OPMODE_REG/DFF/OPMODE_REG_Out[7]
    SLICE_X159Y191       LUT3 (Prop_lut3_I2_O)        0.045     2.117 r  OPMODE_REG/DFF/Q[32]_i_1/O
                         net (fo=1, routed)           0.000     2.117    P_REG/DFF/Post_Add_Sub_Out[32]
    SLICE_X159Y191       FDRE                                         r  P_REG/DFF/Q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X159Y191       FDRE                                         r  P_REG/DFF/Q_reg[32]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X159Y191       FDRE (Hold_fdre_C_D)         0.091     1.766    P_REG/DFF/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 B0_REG/DFF/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            In0/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.800%)  route 0.399ns (68.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.619     1.611    B0_REG/DFF/CLK_IBUF_BUFG
    SLICE_X155Y196       FDRE                                         r  B0_REG/DFF/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y196       FDRE (Prop_fdre_C_Q)         0.141     1.752 r  B0_REG/DFF/Q_reg[9]/Q
                         net (fo=3, routed)           0.210     1.962    B1_Reg_In_mux_2/B__0[9]
    SLICE_X155Y196       LUT3 (Prop_lut3_I0_O)        0.045     2.007 r  B1_Reg_In_mux_2/Q[9]_i_1/O
                         net (fo=2, routed)           0.189     2.196    B1_Reg_In_mux_2_n_26
    DSP48_X8Y78          DSP48E1                                      r  In0/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.208    CLK_IBUF_BUFG
    DSP48_X8Y78          DSP48E1                                      r  In0/CLK
                         clock pessimism             -0.483     1.725    
    DSP48_X8Y78          DSP48E1 (Hold_dsp48e1_CLK_C[26])
                                                      0.096     1.821    In0
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 OPMODE_REG/DFF/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.212ns (42.064%)  route 0.292ns (57.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.646     1.638    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y193       FDRE                                         r  OPMODE_REG/DFF/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/DFF/Q_reg[7]/Q
                         net (fo=49, routed)          0.292     2.094    OPMODE_REG/DFF/OPMODE_REG_Out[7]
    SLICE_X163Y189       LUT3 (Prop_lut3_I2_O)        0.048     2.142 r  OPMODE_REG/DFF/Q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.142    P_REG/DFF/Post_Add_Sub_Out[26]
    SLICE_X163Y189       FDRE                                         r  P_REG/DFF/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X163Y189       FDRE                                         r  P_REG/DFF/Q_reg[26]/C
                         clock pessimism             -0.506     1.652    
    SLICE_X163Y189       FDRE (Hold_fdre_C_D)         0.107     1.759    P_REG/DFF/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 OPMODE_REG/DFF/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            P_REG/DFF/Q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.213ns (42.096%)  route 0.293ns (57.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.646     1.638    OPMODE_REG/DFF/CLK_IBUF_BUFG
    SLICE_X162Y193       FDRE                                         r  OPMODE_REG/DFF/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/DFF/Q_reg[7]/Q
                         net (fo=49, routed)          0.293     2.095    OPMODE_REG/DFF/OPMODE_REG_Out[7]
    SLICE_X163Y189       LUT3 (Prop_lut3_I2_O)        0.049     2.144 r  OPMODE_REG/DFF/Q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.144    P_REG/DFF/Post_Add_Sub_Out[27]
    SLICE_X163Y189       FDRE                                         r  P_REG/DFF/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/DFF/CLK_IBUF_BUFG
    SLICE_X163Y189       FDRE                                         r  P_REG/DFF/Q_reg[27]/C
                         clock pessimism             -0.506     1.652    
    SLICE_X163Y189       FDRE (Hold_fdre_C_D)         0.107     1.759    P_REG/DFF/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 B0_REG/DFF/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            In0/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.172%)  route 0.392ns (67.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.619     1.611    B0_REG/DFF/CLK_IBUF_BUFG
    SLICE_X153Y194       FDRE                                         r  B0_REG/DFF/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y194       FDRE (Prop_fdre_C_Q)         0.141     1.752 r  B0_REG/DFF/Q_reg[4]/Q
                         net (fo=3, routed)           0.168     1.921    B1_Reg_In_mux_2/B__0[4]
    SLICE_X153Y194       LUT3 (Prop_lut3_I0_O)        0.045     1.966 r  B1_Reg_In_mux_2/Q[4]_i_1/O
                         net (fo=2, routed)           0.224     2.189    B1_Reg_In_mux_2_n_31
    DSP48_X8Y78          DSP48E1                                      r  In0/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.966     2.208    CLK_IBUF_BUFG
    DSP48_X8Y78          DSP48E1                                      r  In0/CLK
                         clock pessimism             -0.505     1.703    
    DSP48_X8Y78          DSP48E1 (Hold_dsp48e1_CLK_C[21])
                                                      0.096     1.799    In0
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         100.000     97.137     DSP48_X8Y78     In0/CLK
Min Period        n/a     BUFG/I       n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X155Y194  A0_REG/DFF/Q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X152Y194  A0_REG/DFF/Q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X154Y197  A0_REG/DFF/Q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X154Y194  A0_REG/DFF/Q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X154Y197  A0_REG/DFF/Q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X155Y194  A0_REG/DFF/Q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X154Y194  A0_REG/DFF/Q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X154Y194  A0_REG/DFF/Q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X155Y194  A0_REG/DFF/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X155Y194  A0_REG/DFF/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X152Y194  A0_REG/DFF/Q_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X152Y194  A0_REG/DFF/Q_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X154Y197  A0_REG/DFF/Q_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X154Y194  A0_REG/DFF/Q_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X154Y194  A0_REG/DFF/Q_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X154Y197  A0_REG/DFF/Q_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X155Y194  A0_REG/DFF/Q_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         95.000      94.500     SLICE_X155Y194  A0_REG/DFF/Q_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/DFF/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/DFF/Q_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/DFF/Q_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/DFF/Q_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  C_REG/DFF/Q_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y186  C_REG/DFF/Q_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y186  C_REG/DFF/Q_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  C_REG/DFF/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  C_REG/DFF/Q_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  C_REG/DFF/Q_reg[21]/C



