Timing Analyzer report for Bootloader
Thu Feb 13 11:37:47 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'PHY_CLK125'
 14. Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK_2'
 17. Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK'
 19. Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK'
 20. Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK_2'
 22. Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 100C Model Hold: 'PHY_CLK125'
 25. Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 100C Model Metastability Summary
 30. Slow 1200mV -40C Model Fmax Summary
 31. Slow 1200mV -40C Model Setup Summary
 32. Slow 1200mV -40C Model Hold Summary
 33. Slow 1200mV -40C Model Recovery Summary
 34. Slow 1200mV -40C Model Removal Summary
 35. Slow 1200mV -40C Model Minimum Pulse Width Summary
 36. Slow 1200mV -40C Model Setup: 'PHY_CLK125'
 37. Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'
 40. Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK'
 42. Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK'
 43. Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'
 44. Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 46. Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV -40C Model Hold: 'PHY_CLK125'
 48. Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV -40C Model Metastability Summary
 53. Fast 1200mV -40C Model Setup Summary
 54. Fast 1200mV -40C Model Hold Summary
 55. Fast 1200mV -40C Model Recovery Summary
 56. Fast 1200mV -40C Model Removal Summary
 57. Fast 1200mV -40C Model Minimum Pulse Width Summary
 58. Fast 1200mV -40C Model Setup: 'PHY_CLK125'
 59. Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'
 62. Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 63. Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK'
 64. Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK'
 65. Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'
 67. Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 68. Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 69. Fast 1200mV -40C Model Hold: 'PHY_CLK125'
 70. Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 73. Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV -40C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv n40c Model)
 79. Signal Integrity Metrics (Slow 1200mv 100c Model)
 80. Signal Integrity Metrics (Fast 1200mv n40c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Bootloader                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29I7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.7%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   2.8%      ;
;     Processors 5-16        ;   1.5%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; Bootloader.sdc ; OK     ; Thu Feb 13 11:37:45 2025 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+
; PHY_CLK125                                           ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_CLK125 }                                           ;
; PHY_RX_CLOCK                                         ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_RX_CLOCK }                                         ;
; PHY_RX_CLOCK_2                                       ; Base      ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_RX_CLOCK_2 }                                       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 400.000 ; 2.5 MHz   ; 0.000 ; 200.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 60.23 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 73.66 MHz  ; 73.66 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 79.23 MHz  ; 79.23 MHz       ; PHY_RX_CLOCK_2                                       ;                                                               ;
; 187.44 MHz ; 187.44 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 266.03 MHz ; 250.0 MHz       ; PHY_RX_CLOCK                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 297.62 MHz ; 250.0 MHz       ; PHY_CLK125                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 4.640  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11.699 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.509 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 33.689 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.896 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 36.241 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.329 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.351 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.360 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.407 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.408 ; 0.000         ;
; PHY_CLK125                                           ; 0.410 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.704 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 37.849 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.506  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.352 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.753   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.671   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.669  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.706  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.716  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.704 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PHY_CLK125'                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 4.640 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.277      ;
; 4.658 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.259      ;
; 4.702 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.215      ;
; 4.774 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.143      ;
; 4.791 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.126      ;
; 4.792 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.125      ;
; 4.821 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.096      ;
; 4.829 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.088      ;
; 4.836 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.081      ;
; 4.852 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.065      ;
; 4.908 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.009      ;
; 4.918 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.999      ;
; 4.925 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.992      ;
; 4.926 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.991      ;
; 4.955 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.962      ;
; 4.960 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.957      ;
; 4.963 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.954      ;
; 4.963 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.954      ;
; 4.970 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.947      ;
; 4.979 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.938      ;
; 4.986 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.931      ;
; 5.042 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.875      ;
; 5.052 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.865      ;
; 5.057 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.860      ;
; 5.059 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.858      ;
; 5.060 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.857      ;
; 5.087 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.830      ;
; 5.089 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.828      ;
; 5.094 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.823      ;
; 5.097 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.820      ;
; 5.097 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.820      ;
; 5.103 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.814      ;
; 5.104 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.813      ;
; 5.113 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.804      ;
; 5.113 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.804      ;
; 5.120 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.797      ;
; 5.176 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.741      ;
; 5.186 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.731      ;
; 5.191 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.726      ;
; 5.191 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.726      ;
; 5.193 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.724      ;
; 5.194 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.723      ;
; 5.221 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.696      ;
; 5.221 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.696      ;
; 5.223 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.694      ;
; 5.228 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.689      ;
; 5.231 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.686      ;
; 5.231 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.686      ;
; 5.237 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.680      ;
; 5.238 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.679      ;
; 5.238 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.679      ;
; 5.247 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.670      ;
; 5.247 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.670      ;
; 5.253 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.664      ;
; 5.254 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.663      ;
; 5.310 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.607      ;
; 5.320 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.597      ;
; 5.325 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.592      ;
; 5.325 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.592      ;
; 5.326 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.591      ;
; 5.327 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.590      ;
; 5.328 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.589      ;
; 5.355 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.562      ;
; 5.355 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.562      ;
; 5.356 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.561      ;
; 5.357 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.560      ;
; 5.362 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.555      ;
; 5.365 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.552      ;
; 5.365 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.552      ;
; 5.371 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.546      ;
; 5.372 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.545      ;
; 5.372 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.545      ;
; 5.373 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.544      ;
; 5.381 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.536      ;
; 5.381 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.536      ;
; 5.387 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.530      ;
; 5.388 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.529      ;
; 5.388 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.529      ;
; 5.444 ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.473      ;
; 5.454 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.463      ;
; 5.459 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.458      ;
; 5.459 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.458      ;
; 5.460 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.457      ;
; 5.461 ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.455      ;
; 5.461 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.456      ;
; 5.461 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.456      ;
; 5.489 ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.428      ;
; 5.489 ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.428      ;
; 5.490 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.427      ;
; 5.490 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.427      ;
; 5.491 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.426      ;
; 5.496 ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.421      ;
; 5.499 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.418      ;
; 5.499 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.418      ;
; 5.500 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.416      ;
; 5.505 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.412      ;
; 5.506 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.411      ;
; 5.506 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.411      ;
; 5.507 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.410      ;
; 5.515 ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.402      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.699 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.225      ; 5.725      ;
; 11.928 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.225      ; 5.496      ;
; 11.985 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.225      ; 5.439      ;
; 12.091 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.225      ; 5.333      ;
; 12.131 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.225      ; 5.293      ;
; 12.137 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr6|cntr_msi:auto_generated|counter_reg_bit[4] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.224      ; 5.286      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.546      ;
; 12.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.539      ;
; 12.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.539      ;
; 12.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.539      ;
; 12.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.539      ;
; 12.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.539      ;
; 12.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.539      ;
; 12.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 7.485      ;
; 12.353 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 7.484      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.400      ;
; 12.442 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.393      ;
; 12.442 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.393      ;
; 12.442 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.393      ;
; 12.442 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.393      ;
; 12.442 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.393      ;
; 12.442 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.393      ;
; 12.498 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 7.339      ;
; 12.499 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 7.338      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.607 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.213      ;
; 12.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.206      ;
; 12.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.206      ;
; 12.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.206      ;
; 12.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.206      ;
; 12.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.206      ;
; 12.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.206      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.645 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.175      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.648 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 7.184      ;
; 12.658 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.177      ;
; 12.658 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.177      ;
; 12.658 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.177      ;
; 12.658 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.177      ;
; 12.658 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.177      ;
; 12.658 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 7.177      ;
; 12.673 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.152      ;
; 12.674 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.151      ;
; 12.676 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.147      ;
; 12.676 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.147      ;
; 12.676 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.147      ;
; 12.676 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.147      ;
; 12.676 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.147      ;
; 12.676 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 7.147      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
; 12.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 7.131      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.509 ; erase_done ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.509 ; erase_done ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.291      ;
; 14.520 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.520 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 5.297      ;
; 14.562 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.562 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 5.239      ;
; 14.573 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.573 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 5.245      ;
; 14.763 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.763 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.763 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.763 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.763 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.763 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.763 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.036      ;
; 14.781 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 5.035      ;
; 14.781 ; erase_done ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 5.035      ;
; 14.781 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 5.035      ;
; 14.781 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 5.035      ;
; 14.781 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 5.035      ;
; 14.781 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 5.035      ;
; 14.790 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.790 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.025      ;
; 14.804 ; erase_done ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.995      ;
; 14.804 ; erase_done ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.995      ;
; 14.804 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.995      ;
; 14.804 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.995      ;
; 14.804 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.995      ;
; 14.816 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.816 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.816 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.816 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.816 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.816 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.816 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.984      ;
; 14.834 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 4.983      ;
; 14.834 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 4.983      ;
; 14.834 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 4.983      ;
; 14.834 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 4.983      ;
; 14.834 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 4.983      ;
; 14.834 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 4.983      ;
; 14.843 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.843 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 4.973      ;
; 14.857 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.943      ;
; 14.857 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.943      ;
; 14.857 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.943      ;
; 14.857 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.943      ;
; 14.857 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.943      ;
; 15.868 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 3.936      ;
; 15.868 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 3.936      ;
; 15.868 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 3.936      ;
; 15.868 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 3.936      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK_2'                                                                             ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; 33.689 ; PHY_output[40] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.114     ; 6.195      ;
; 33.718 ; PHY_output[45] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.080     ; 6.200      ;
; 33.778 ; PHY_output[45] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.141      ;
; 33.778 ; PHY_output[45] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.141      ;
; 33.778 ; PHY_output[45] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.141      ;
; 33.790 ; PHY_output[40] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 6.095      ;
; 33.790 ; PHY_output[40] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 6.095      ;
; 33.790 ; PHY_output[40] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 6.095      ;
; 33.797 ; PHY_output[45] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.797 ; PHY_output[45] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.106      ;
; 33.861 ; PHY_output[40] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.861 ; PHY_output[40] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 6.058      ;
; 33.882 ; PHY_output[9]  ; PHY_Rx_state.GET_TYPE ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.110     ; 6.006      ;
; 33.886 ; PHY_output[9]  ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.110     ; 6.002      ;
; 33.888 ; PHY_output[9]  ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.110     ; 6.000      ;
; 33.895 ; PHY_output[45] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.008      ;
; 33.895 ; PHY_output[45] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.008      ;
; 33.895 ; PHY_output[45] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.008      ;
; 33.895 ; PHY_output[45] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.008      ;
; 33.895 ; PHY_output[45] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 6.008      ;
; 33.900 ; PHY_output[47] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.080     ; 6.018      ;
; 33.940 ; PHY_output[49] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.114     ; 5.944      ;
; 33.957 ; PHY_output[48] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.114     ; 5.927      ;
; 33.972 ; PHY_output[40] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.947      ;
; 33.972 ; PHY_output[40] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.947      ;
; 33.972 ; PHY_output[40] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.947      ;
; 33.972 ; PHY_output[40] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.947      ;
; 33.972 ; PHY_output[40] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.947      ;
; 33.990 ; PHY_output[45] ; PC_MAC[42]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.089     ; 5.919      ;
; 33.990 ; PHY_output[45] ; PC_MAC[34]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.089     ; 5.919      ;
; 33.990 ; PHY_output[45] ; PC_MAC[26]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.089     ; 5.919      ;
; 33.990 ; PHY_output[45] ; PC_MAC[18]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.089     ; 5.919      ;
; 33.990 ; PHY_output[45] ; PC_MAC[10]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.089     ; 5.919      ;
; 33.990 ; PHY_output[45] ; PC_MAC[2]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.089     ; 5.919      ;
; 33.998 ; PHY_output[35] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.080     ; 5.920      ;
; 34.001 ; PHY_output[47] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.918      ;
; 34.001 ; PHY_output[47] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.918      ;
; 34.001 ; PHY_output[47] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.918      ;
; 34.013 ; PHY_output[48] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 5.872      ;
; 34.013 ; PHY_output[48] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 5.872      ;
; 34.013 ; PHY_output[48] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 5.872      ;
; 34.018 ; PHY_output[40] ; PC_MAC[2]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 5.857      ;
; 34.018 ; PHY_output[40] ; PC_MAC[10]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 5.857      ;
; 34.018 ; PHY_output[40] ; PC_MAC[26]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 5.857      ;
; 34.018 ; PHY_output[40] ; PC_MAC[42]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 5.857      ;
; 34.018 ; PHY_output[40] ; PC_MAC[18]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 5.857      ;
; 34.018 ; PHY_output[40] ; PC_MAC[34]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 5.857      ;
; 34.022 ; PHY_output[47] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.022 ; PHY_output[47] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.881      ;
; 34.041 ; PHY_output[49] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 5.844      ;
; 34.041 ; PHY_output[49] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 5.844      ;
; 34.041 ; PHY_output[49] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.113     ; 5.844      ;
; 34.042 ; PHY_output[35] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.877      ;
; 34.042 ; PHY_output[35] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.877      ;
; 34.042 ; PHY_output[35] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.877      ;
; 34.061 ; PHY_output[35] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.061 ; PHY_output[35] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.842      ;
; 34.082 ; PHY_output[48] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.082 ; PHY_output[48] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.837      ;
; 34.112 ; PHY_output[49] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.112 ; PHY_output[49] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.079     ; 5.807      ;
; 34.131 ; PHY_output[47] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.772      ;
; 34.131 ; PHY_output[47] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.772      ;
; 34.131 ; PHY_output[47] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.095     ; 5.772      ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                   ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.896  ; read_PHY                          ; MDIO:MDIO_inst|address2[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.863      ;
; 35.898  ; write_PHY                         ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.232     ; 3.868      ;
; 35.898  ; write_PHY                         ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.232     ; 3.868      ;
; 35.899  ; read_PHY                          ; MDIO:MDIO_inst|address2[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.860      ;
; 35.900  ; read_PHY                          ; MDIO:MDIO_inst|address2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.859      ;
; 36.008  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.751      ;
; 36.008  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.751      ;
; 36.008  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.751      ;
; 36.008  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 3.751      ;
; 36.041  ; write_PHY                         ; MDIO:MDIO_inst|address[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.232     ; 3.725      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.092  ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.672      ;
; 36.167  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.226     ; 3.605      ;
; 36.167  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.226     ; 3.605      ;
; 36.167  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.226     ; 3.605      ;
; 36.167  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.226     ; 3.605      ;
; 36.167  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.226     ; 3.605      ;
; 36.221  ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 3.537      ;
; 36.221  ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 3.537      ;
; 36.221  ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 3.537      ;
; 36.221  ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 3.537      ;
; 36.221  ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 3.537      ;
; 36.270  ; write_PHY                         ; MDIO:MDIO_inst|MDIO               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 3.495      ;
; 36.570  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.241     ; 3.187      ;
; 36.570  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.241     ; 3.187      ;
; 36.570  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.241     ; 3.187      ;
; 36.570  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.241     ; 3.187      ;
; 36.570  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.241     ; 3.187      ;
; 36.570  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.241     ; 3.187      ;
; 36.707  ; write_PHY                         ; MDIO:MDIO_inst|write[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 3.058      ;
; 36.810  ; read_PHY                          ; MDIO:MDIO_inst|read[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.237     ; 2.951      ;
; 37.900  ; read_PHY                          ; MDIO:MDIO_inst|read_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.237     ; 1.861      ;
; 38.097  ; write_PHY                         ; MDIO:MDIO_inst|write_done         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 1.668      ;
; 38.257  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.239     ; 1.502      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.665 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.241      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[37]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[36]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[29]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[28]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[27]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[21]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[20]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[19]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.670 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.237      ;
; 394.794 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.123      ;
; 394.794 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.123      ;
; 394.794 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.123      ;
; 394.794 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.123      ;
; 394.794 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.123      ;
; 394.794 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.123      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.814 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 5.092      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[37]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[36]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[29]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[28]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[27]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[21]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[20]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[19]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.821 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 5.086      ;
; 394.903 ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.008      ;
; 394.903 ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.008      ;
; 394.918 ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 4.993      ;
; 394.918 ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 4.993      ;
; 394.923 ; MDIO:MDIO_inst|preamble[1]        ; MDIO:MDIO_inst|MDIO               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.079     ; 4.996      ;
; 394.935 ; MDIO:MDIO_inst|preamble[2]        ; MDIO:MDIO_inst|MDIO               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.079     ; 4.984      ;
; 394.956 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|SI             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.079     ; 4.963      ;
; 394.971 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.946      ;
; 394.971 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.946      ;
; 394.971 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.946      ;
; 394.971 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.946      ;
; 394.971 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.946      ;
; 394.971 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.946      ;
; 394.977 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[38]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 4.931      ;
; 394.977 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[23]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 4.931      ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 36.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.701      ;
; 36.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.701      ;
; 36.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.701      ;
; 36.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.701      ;
; 36.267 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.655      ;
; 36.267 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.655      ;
; 36.267 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.655      ;
; 36.267 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.655      ;
; 36.307 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.614      ;
; 36.307 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.614      ;
; 36.333 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 3.568      ;
; 36.333 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 3.568      ;
; 36.448 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.494      ;
; 36.473 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.304      ; 3.870      ;
; 36.473 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.304      ; 3.870      ;
; 36.474 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.448      ;
; 36.474 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.448      ;
; 36.474 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.448      ;
; 36.474 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.448      ;
; 36.475 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.310      ; 3.874      ;
; 36.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.431      ;
; 36.501 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.822      ;
; 36.501 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.822      ;
; 36.501 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.290      ; 3.828      ;
; 36.560 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.382      ;
; 36.560 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.382      ;
; 36.560 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.382      ;
; 36.560 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.382      ;
; 36.626 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.295      ;
; 36.626 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.295      ;
; 36.698 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.224      ;
; 36.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.222      ;
; 36.721 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.221      ;
; 36.721 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.221      ;
; 36.765 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.157      ;
; 36.766 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.156      ;
; 36.766 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.156      ;
; 36.784 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.158      ;
; 36.794 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.304      ; 3.549      ;
; 36.794 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.304      ; 3.549      ;
; 36.794 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.310      ; 3.555      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 3.133      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 3.133      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 3.133      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 3.133      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 3.133      ;
; 36.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.080      ;
; 36.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.080      ;
; 36.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.080      ;
; 36.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.080      ;
; 36.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.080      ;
; 36.946 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.976      ;
; 36.946 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.976      ;
; 36.946 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.976      ;
; 36.946 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.976      ;
; 36.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.963      ;
; 36.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.963      ;
; 36.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.963      ;
; 36.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.963      ;
; 36.991 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.931      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.930      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.930      ;
; 37.012 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.889      ;
; 37.012 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.889      ;
; 37.020 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.902      ;
; 37.020 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.902      ;
; 37.020 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.902      ;
; 37.020 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.902      ;
; 37.025 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.876      ;
; 37.025 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.876      ;
; 37.058 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 2.884      ;
; 37.059 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 2.883      ;
; 37.059 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 2.883      ;
; 37.070 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.852      ;
; 37.070 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.852      ;
; 37.070 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.852      ;
; 37.070 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.852      ;
; 37.078 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.844      ;
; 37.078 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.844      ;
; 37.078 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.844      ;
; 37.078 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.844      ;
; 37.086 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.815      ;
; 37.086 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.815      ;
; 37.134 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 2.807      ;
; 37.134 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 2.807      ;
; 37.134 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 2.807      ;
; 37.134 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 2.807      ;
; 37.134 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 2.807      ;
; 37.147 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.754      ;
; 37.147 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.754      ;
; 37.152 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.749      ;
; 37.152 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.097     ; 2.749      ;
; 37.170 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.752      ;
; 37.174 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 2.748      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.143      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.143      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.290      ; 3.149      ;
; 37.193 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.130      ;
; 37.193 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.130      ;
; 37.193 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.290      ; 3.136      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.329 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.473      ; 1.025      ;
; 0.350 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 1.026      ;
; 0.364 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.473      ; 1.060      ;
; 0.367 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 1.043      ;
; 0.410 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 1.086      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.432 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.695      ;
; 0.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.698      ;
; 0.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.698      ;
; 0.438 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.701      ;
; 0.442 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.705      ;
; 0.467 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.730      ;
; 0.595 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.858      ;
; 0.606 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.869      ;
; 0.606 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.869      ;
; 0.607 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.870      ;
; 0.630 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.893      ;
; 0.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.910      ;
; 0.650 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.076      ; 0.912      ;
; 0.669 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.932      ;
; 0.676 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.939      ;
; 0.691 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.954      ;
; 0.695 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.958      ;
; 0.696 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.959      ;
; 0.702 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.965      ;
; 0.703 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.966      ;
; 0.709 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.972      ;
; 0.741 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.004      ;
; 0.800 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.076      ; 1.062      ;
; 0.832 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.076      ; 1.094      ;
; 0.836 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.099      ;
; 0.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.081      ; 1.140      ;
; 0.918 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.061      ; 1.165      ;
; 0.948 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.061      ; 1.195      ;
; 0.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.061      ; 1.206      ;
; 1.011 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.274      ;
; 1.011 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.274      ;
; 1.012 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.275      ;
; 1.071 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 1.747      ;
; 1.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.081      ; 1.351      ;
; 1.107 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.370      ;
; 1.107 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.370      ;
; 1.108 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.371      ;
; 1.236 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 1.912      ;
; 1.251 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 1.927      ;
; 1.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.056      ; 1.579      ;
; 1.380 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.056      ; 1.622      ;
; 1.511 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.187      ;
; 1.514 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.190      ;
; 1.521 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.197      ;
; 1.528 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.204      ;
; 1.573 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.249      ;
; 1.657 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.921      ;
; 1.657 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.921      ;
; 1.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.922      ;
; 1.672 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.936      ;
; 1.672 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.936      ;
; 1.673 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.937      ;
; 1.711 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.387      ;
; 1.711 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.457      ; 2.391      ;
; 1.726 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.402      ;
; 1.726 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.457      ; 2.406      ;
; 1.729 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.992      ;
; 1.729 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.992      ;
; 1.729 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.992      ;
; 1.729 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.992      ;
; 1.729 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.992      ;
; 1.744 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.007      ;
; 1.744 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.007      ;
; 1.744 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.007      ;
; 1.744 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.007      ;
; 1.744 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.007      ;
; 1.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.152      ;
; 1.907 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.171      ;
; 1.932 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.196      ;
; 1.932 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.196      ;
; 1.933 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.197      ;
; 1.935 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.199      ;
; 1.935 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.199      ;
; 1.936 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.200      ;
; 1.936 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.200      ;
; 1.936 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.200      ;
; 1.937 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.201      ;
; 1.942 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.206      ;
; 1.942 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.206      ;
; 1.943 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.207      ;
; 1.949 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.213      ;
; 1.949 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.213      ;
; 1.950 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.214      ;
; 1.986 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.457      ; 2.666      ;
; 1.989 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.665      ;
; 1.989 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.457      ; 2.669      ;
; 1.996 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.672      ;
; 1.996 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.457      ; 2.676      ;
; 2.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.453      ; 2.679      ;
; 2.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.457      ; 2.683      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.351 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.012      ;
; 0.357 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.018      ;
; 0.358 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.019      ;
; 0.361 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.022      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.052      ;
; 0.395 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.056      ;
; 0.397 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.058      ;
; 0.406 ; Led_control:Control_LED0|LED                                                                                                                                                    ; Led_control:Control_LED0|LED                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; Led_flash:Flash_LED4|LED                                                                                                                                                        ; Led_flash:Flash_LED4|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Led_flash:Flash_LED2|LED                                                                                                                                                        ; Led_flash:Flash_LED2|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Led_flash:Flash_LED3|LED                                                                                                                                                        ; Led_flash:Flash_LED3|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Led_flash:Flash_LED1|LED                                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                  ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                             ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                               ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; shift_bytes                                                                                                                                                                     ; shift_bytes                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Led_flash:Flash_LED6|LED                                                                                                                                                        ; Led_flash:Flash_LED6|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|add_msb_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|add_msb_reg                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; write                                                                                                                                                                           ; write                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; write_enable                                                                                                                                                                    ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state[1]                                                                                                                                                                        ; state[1]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state[0]                                                                                                                                                                        ; state[0]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state[3]                                                                                                                                                                        ; state[3]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state[2]                                                                                                                                                                        ; state[2]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; send_more                                                                                                                                                                       ; send_more                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; sector_erase                                                                                                                                                                    ; sector_erase                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; erase_ACK                                                                                                                                                                       ; erase_ACK                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; rdreq                                                                                                                                                                           ; rdreq                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; erase_done                                                                                                                                                                      ; erase_done                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.073      ;
; 0.412 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.678      ;
; 0.412 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.678      ;
; 0.412 ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.678      ;
; 0.413 ; PHY_state.00001                                                                                                                                                                 ; PHY_state.00001                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.678      ;
; 0.413 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.678      ;
; 0.413 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.678      ;
; 0.422 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.689      ;
; 0.427 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.088      ;
; 0.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[10]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[11]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[4]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.700      ;
; 0.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[5]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[5]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.699      ;
; 0.442 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[0]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.707      ;
; 0.454 ; PHY_state.00001                                                                                                                                                                 ; sync_TD[1]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; PHY_state.00001                                                                                                                                                                 ; sync_TD[3]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.720      ;
; 0.457 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[18]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[19]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.723      ;
; 0.459 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.726      ;
; 0.461 ; state[1]                                                                                                                                                                        ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.726      ;
; 0.468 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.735      ;
; 0.470 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.737      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.360 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.438      ; 1.021      ;
; 0.363 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[4]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.438      ; 1.024      ;
; 0.388 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.438      ; 1.049      ;
; 0.389 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.438      ; 1.050      ;
; 0.397 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.444      ; 1.064      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.417 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.376      ; 1.016      ;
; 0.419 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.444      ; 1.086      ;
; 0.428 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.438      ; 1.089      ;
; 0.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.698      ;
; 0.436 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; PHY_output[17]                                                                                                                                                  ; PHY_output[25]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[63]                                                                                                                                                  ; PHY_output[71]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.707      ;
; 0.440 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.707      ;
; 0.441 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.376      ; 1.040      ;
; 0.442 ; PHY_output[39]                                                                                                                                                  ; PHY_output[47]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.710      ;
; 0.445 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.712      ;
; 0.447 ; PHY_output[51]                                                                                                                                                  ; PHY_output[59]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.714      ;
; 0.447 ; PHY_output[30]                                                                                                                                                  ; PHY_output[38]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.713      ;
; 0.451 ; PHY_output[37]                                                                                                                                                  ; PHY_output[45]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.717      ;
; 0.454 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; PHY_output[72]                                                                                                                                                  ; PHY_output[80]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; PHY_output[36]                                                                                                                                                  ; PHY_output[44]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.722      ;
; 0.456 ; PHY_output[78]                                                                                                                                                  ; PHY_output[86]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; PHY_output[69]                                                                                                                                                  ; PHY_output[77]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; PHY_output[84]                                                                                                                                                  ; PHY_output[92]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.722      ;
; 0.457 ; PHY_output[56]                                                                                                                                                  ; PHY_output[64]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.723      ;
; 0.459 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.726      ;
; 0.460 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.727      ;
; 0.461 ; PHY_output[20]                                                                                                                                                  ; PHY_output[28]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.728      ;
; 0.462 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.729      ;
; 0.462 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.729      ;
; 0.462 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.725      ;
; 0.463 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[9]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.730      ;
; 0.464 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.727      ;
; 0.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.728      ;
; 0.466 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.729      ;
; 0.467 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.735      ;
; 0.468 ; PHY_output[4]                                                                                                                                                   ; PHY_output[12]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.735      ;
; 0.472 ; PHY_output[32]                                                                                                                                                  ; PHY_output[40]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.739      ;
; 0.475 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.738      ;
; 0.546 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.813      ;
; 0.553 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.816      ;
; 0.586 ; PHY_output[4]                                                                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_datain_reg0                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.479      ; 1.288      ;
; 0.589 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.854      ;
; 0.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.858      ;
; 0.598 ; PHY_output[3]                                                                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_datain_reg0                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.479      ; 1.300      ;
; 0.600 ; PHY_output[70]                                                                                                                                                  ; PHY_output[78]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.866      ;
; 0.603 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.870      ;
; 0.604 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.871      ;
; 0.604 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.871      ;
; 0.604 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.871      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.407 ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; EEPROM:EEPROM_inst|SCK              ; EEPROM:EEPROM_inst|SCK              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; EEPROM:EEPROM_inst|MAC_ready        ; EEPROM:EEPROM_inst|MAC_ready        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; EEPROM:EEPROM_inst|IP_write_done    ; EEPROM:EEPROM_inst|IP_write_done    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; EEPROM:EEPROM_inst|IP_flag          ; EEPROM:EEPROM_inst|IP_flag          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; EEPROM:EEPROM_inst|EEPROM[3]        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; EEPROM:EEPROM_inst|IP_ready         ; EEPROM:EEPROM_inst|IP_ready         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|MDIO2                ; MDIO:MDIO_inst|MDIO2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|MDIO                 ; MDIO:MDIO_inst|MDIO                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|read_done            ; MDIO:MDIO_inst|read_done            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|read[1]              ; MDIO:MDIO_inst|read[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|address2[1]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|address2[2]          ; MDIO:MDIO_inst|address2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|read[2]              ; MDIO:MDIO_inst|read[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|write[3]             ; MDIO:MDIO_inst|write[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|write[2]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|address[2]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|address[1]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; MDIO:MDIO_inst|read[0]              ; MDIO:MDIO_inst|read[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.678      ;
; 0.429 ; EEPROM:EEPROM_inst|EEPROM_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EEPROM:EEPROM_inst|EEPROM_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; MDIO:MDIO_inst|preamble2[5]         ; MDIO:MDIO_inst|preamble2[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_write[32] ; EEPROM:EEPROM_inst|EEPROM_write[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_write[20] ; EEPROM:EEPROM_inst|EEPROM_write[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; MDIO:MDIO_inst|loop_count[4]        ; MDIO:MDIO_inst|loop_count[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; MDIO:MDIO_inst|preamble[6]          ; MDIO:MDIO_inst|preamble[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[37] ; EEPROM:EEPROM_inst|EEPROM_write[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[34] ; EEPROM:EEPROM_inst|EEPROM_write[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[31] ; EEPROM:EEPROM_inst|EEPROM_write[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[28] ; EEPROM:EEPROM_inst|EEPROM_write[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[23] ; EEPROM:EEPROM_inst|EEPROM_write[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[17] ; EEPROM:EEPROM_inst|EEPROM_write[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[12] ; EEPROM:EEPROM_inst|EEPROM_write[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[4]  ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[2]  ; EEPROM:EEPROM_inst|EEPROM_write[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[39] ; EEPROM:EEPROM_inst|EEPROM_write[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[36] ; EEPROM:EEPROM_inst|EEPROM_write[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[42] ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; MDIO:MDIO_inst|temp_reg_data[4]     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; MDIO:MDIO_inst|temp_reg_data[3]     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.700      ;
; 0.433 ; MDIO:MDIO_inst|temp_reg_data[2]     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; MDIO:MDIO_inst|temp_reg_data[0]     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.699      ;
; 0.434 ; EEPROM:EEPROM_inst|EEPROM_write[10] ; EEPROM:EEPROM_inst|EEPROM_write[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; MDIO:MDIO_inst|temp_address[3]      ; MDIO:MDIO_inst|temp_address[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.700      ;
; 0.434 ; MDIO:MDIO_inst|temp_reg_data[1]     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.700      ;
; 0.436 ; EEPROM:EEPROM_inst|This_MAC[15]     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; EEPROM:EEPROM_inst|This_MAC[8]      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; EEPROM:EEPROM_inst|This_MAC[2]      ; EEPROM:EEPROM_inst|This_MAC[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; EEPROM:EEPROM_inst|This_IP[6]       ; EEPROM:EEPROM_inst|This_IP[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; EEPROM:EEPROM_inst|This_MAC[31]     ; EEPROM:EEPROM_inst|This_MAC[32]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; EEPROM:EEPROM_inst|This_MAC[20]     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; EEPROM:EEPROM_inst|This_MAC[0]      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; MDIO:MDIO_inst|temp_reg_data[5]     ; MDIO:MDIO_inst|register_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[44]     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[43]     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_IP[19]      ; EEPROM:EEPROM_inst|This_IP[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[22]     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[19]     ; EEPROM:EEPROM_inst|This_MAC[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[11]     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; EEPROM:EEPROM_inst|This_IP[5]       ; EEPROM:EEPROM_inst|This_IP[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.707      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[34]     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; MDIO:MDIO_inst|temp_reg_data[5]     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; EEPROM:EEPROM_inst|This_IP[20]      ; EEPROM:EEPROM_inst|This_IP[21]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.708      ;
; 0.453 ; EEPROM:EEPROM_inst|This_MAC[32]     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; EEPROM:EEPROM_inst|This_MAC[6]      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; EEPROM:EEPROM_inst|This_MAC[5]      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; EEPROM:EEPROM_inst|This_MAC[4]      ; EEPROM:EEPROM_inst|This_MAC[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.721      ;
; 0.455 ; EEPROM:EEPROM_inst|This_MAC[46]     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; EEPROM:EEPROM_inst|This_MAC[41]     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.721      ;
; 0.456 ; EEPROM:EEPROM_inst|This_MAC[45]     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; EEPROM:EEPROM_inst|This_MAC[40]     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.722      ;
; 0.477 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.743      ;
; 0.480 ; EEPROM:EEPROM_inst|shift_count[5]   ; EEPROM:EEPROM_inst|shift_count[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.747      ;
; 0.556 ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.823      ;
; 0.556 ; EEPROM:EEPROM_inst|EEPROM_read[1]   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.823      ;
; 0.557 ; EEPROM:EEPROM_inst|EEPROM_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.824      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.408 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.SENDMAC         ; state_Tx.SENDMAC         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.678      ;
; 0.413 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.678      ;
; 0.427 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.694      ;
; 0.430 ; CRC32:CRC32_inst|crc[16] ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_IP[20]              ; temp_IP[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; CRC32:CRC32_inst|crc[17] ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.699      ;
; 0.434 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.700      ;
; 0.434 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.435 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; data_count[10]           ; data_count[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.703      ;
; 0.445 ; CRC32:CRC32_inst|crc[28] ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.712      ;
; 0.446 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.712      ;
; 0.447 ; CRC32:CRC32_inst|crc[4]  ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.713      ;
; 0.451 ; CRC32:CRC32_inst|crc[7]  ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; interframe[0]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; interframe[0]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.717      ;
; 0.455 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.720      ;
; 0.463 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.730      ;
; 0.466 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.731      ;
; 0.470 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.737      ;
; 0.473 ; start_up[1]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.739      ;
; 0.476 ; MAC_count[4]             ; MAC_count[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.741      ;
; 0.480 ; start_up[1]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.553 ; CRC32:CRC32_inst|crc[23] ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; CRC32:CRC32_inst|crc[21] ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; CRC32:CRC32_inst|crc[25] ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; CRC32:CRC32_inst|crc[10] ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.823      ;
; 0.558 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.824      ;
; 0.558 ; temp_MAC[3]              ; temp_MAC[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.823      ;
; 0.558 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.824      ;
; 0.558 ; temp_MAC[7]              ; temp_MAC[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.824      ;
; 0.559 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.824      ;
; 0.559 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.825      ;
; 0.559 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.825      ;
; 0.560 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.825      ;
; 0.560 ; temp_IP[15]              ; temp_IP[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.826      ;
; 0.561 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.827      ;
; 0.570 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
; 0.594 ; CRC32:CRC32_inst|crc[0]  ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.860      ;
; 0.594 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.860      ;
; 0.601 ; CRC32:CRC32_inst|crc[18] ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.612 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.879      ;
; 0.623 ; temp_MAC[31]             ; temp_MAC[39]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.888      ;
; 0.627 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.892      ;
; 0.643 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; temp_MAC[4]              ; temp_MAC[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; reset_count[3]           ; reset_count[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; reset_count[6]           ; reset_count[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; reset_count[8]           ; reset_count[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; temp_MAC[26]             ; temp_MAC[34]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.913      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.678      ;
; 0.445 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.713      ;
; 0.635 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.903      ;
; 0.636 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.637 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.905      ;
; 0.637 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.905      ;
; 0.637 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.905      ;
; 0.638 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.906      ;
; 0.638 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.906      ;
; 0.638 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.906      ;
; 0.639 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.907      ;
; 0.640 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.908      ;
; 0.641 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.643 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.911      ;
; 0.654 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.922      ;
; 0.815 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.083      ;
; 0.953 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.222      ;
; 0.955 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.955 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.955 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.955 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.956 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.956 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.956 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.957 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.225      ;
; 0.957 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.225      ;
; 0.958 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.226      ;
; 0.958 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.226      ;
; 0.968 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.236      ;
; 0.969 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.237      ;
; 0.971 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.239      ;
; 0.972 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.243      ;
; 0.975 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.243      ;
; 0.975 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.243      ;
; 0.976 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.978 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.246      ;
; 0.978 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.246      ;
; 1.077 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.346      ;
; 1.079 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.080 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.348      ;
; 1.080 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.348      ;
; 1.081 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.349      ;
; 1.081 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.349      ;
; 1.081 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.350      ;
; 1.082 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.350      ;
; 1.082 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.350      ;
; 1.082 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.351      ;
; 1.083 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.351      ;
; 1.083 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.351      ;
; 1.083 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.351      ;
; 1.084 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.352      ;
; 1.084 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.352      ;
; 1.085 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.353      ;
; 1.085 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.353      ;
; 1.086 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.354      ;
; 1.086 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.354      ;
; 1.096 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.364      ;
; 1.097 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.365      ;
; 1.098 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.367      ;
; 1.099 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.367      ;
; 1.099 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.367      ;
; 1.100 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.101 ; HB_counter[19] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.369      ;
; 1.102 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.371      ;
; 1.102 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.370      ;
; 1.103 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.372      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.704 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 5.335      ;
; 34.829 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.123      ; 5.333      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.841      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.841      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.990 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 4.842      ;
; 34.991 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.840      ;
; 34.991 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.840      ;
; 34.991 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.840      ;
; 34.991 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.840      ;
; 34.991 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.840      ;
; 34.991 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 4.840      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 4.827      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.828      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.993 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 4.826      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.184     ; 4.820      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.827      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 4.827      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 34.994 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.176     ; 4.828      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.558 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.360      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
; 36.969 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 2.947      ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.849 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.106      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 37.872 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.091      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.157 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.801      ;
; 38.158 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.799      ;
; 38.158 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.799      ;
; 38.158 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.799      ;
; 38.158 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.799      ;
; 38.158 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.799      ;
; 38.158 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.799      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.506 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.770      ;
; 1.506 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.770      ;
; 1.506 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.770      ;
; 1.506 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.770      ;
; 1.506 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.770      ;
; 1.725 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.992      ;
; 1.725 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.992      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.752 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.019      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.030      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.030      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.030      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.030      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.030      ;
; 1.821 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.086      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.965 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.614      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.544 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.809      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 2.923 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.191      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.170 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 4.608      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 4.598      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 4.597      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.596      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.596      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.596      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.596      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.596      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 4.590      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 4.597      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 4.597      ;
; 4.171 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 4.596      ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.352 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.677      ;
; 41.352 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.677      ;
; 41.352 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.677      ;
; 41.352 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.677      ;
; 41.352 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.677      ;
; 41.352 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.677      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.366 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.120      ; 1.692      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.645 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.126      ; 1.977      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
; 41.648 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.117      ; 1.971      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
Worst Case Available Settling Time: 74.384 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 64.12 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 82.3 MHz   ; 82.3 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 87.67 MHz  ; 87.67 MHz       ; PHY_RX_CLOCK_2                                       ;                                                               ;
; 210.57 MHz ; 210.57 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 301.11 MHz ; 250.0 MHz       ; PHY_RX_CLOCK                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 353.23 MHz ; 250.0 MHz       ; PHY_CLK125                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 5.169  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.202 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 15.043 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 34.297 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 36.407 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 36.679 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.323 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.334 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.335 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.335 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.336 ; 0.000         ;
; PHY_CLK125                                           ; 0.349 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.422 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.140 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.333  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.176 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.786   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.783   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.697  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.703  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.704  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.705 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PHY_CLK125'                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 5.169 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.761      ;
; 5.197 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.733      ;
; 5.249 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.681      ;
; 5.277 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.653      ;
; 5.305 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.625      ;
; 5.323 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.607      ;
; 5.328 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.602      ;
; 5.355 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.575      ;
; 5.357 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.573      ;
; 5.385 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.545      ;
; 5.390 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.540      ;
; 5.413 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.517      ;
; 5.426 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.504      ;
; 5.431 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.499      ;
; 5.436 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.494      ;
; 5.437 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.493      ;
; 5.462 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.468      ;
; 5.463 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.467      ;
; 5.465 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.465      ;
; 5.493 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.437      ;
; 5.496 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.434      ;
; 5.498 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.432      ;
; 5.521 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.409      ;
; 5.534 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.396      ;
; 5.539 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.391      ;
; 5.539 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.391      ;
; 5.542 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.388      ;
; 5.544 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.386      ;
; 5.545 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.385      ;
; 5.570 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.360      ;
; 5.571 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.359      ;
; 5.572 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.358      ;
; 5.573 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.357      ;
; 5.601 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.329      ;
; 5.603 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.327      ;
; 5.604 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.326      ;
; 5.606 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.324      ;
; 5.629 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.301      ;
; 5.642 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.288      ;
; 5.647 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.283      ;
; 5.647 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.283      ;
; 5.647 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.283      ;
; 5.650 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.280      ;
; 5.651 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.279      ;
; 5.652 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.278      ;
; 5.653 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.277      ;
; 5.678 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.252      ;
; 5.679 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.251      ;
; 5.680 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.250      ;
; 5.680 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.250      ;
; 5.681 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.249      ;
; 5.709 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.221      ;
; 5.711 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.219      ;
; 5.712 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.218      ;
; 5.713 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.217      ;
; 5.714 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.216      ;
; 5.737 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.193      ;
; 5.750 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.180      ;
; 5.755 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.755 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.755 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.755 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.758 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.172      ;
; 5.759 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.171      ;
; 5.759 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.171      ;
; 5.760 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.170      ;
; 5.761 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.169      ;
; 5.786 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.144      ;
; 5.787 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.143      ;
; 5.788 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.142      ;
; 5.788 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.142      ;
; 5.789 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.141      ;
; 5.789 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.141      ;
; 5.816 ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.071     ; 2.113      ;
; 5.819 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.111      ;
; 5.820 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.110      ;
; 5.821 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.109      ;
; 5.821 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.109      ;
; 5.822 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.108      ;
; 5.845 ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.085      ;
; 5.858 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.072      ;
; 5.863 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.866 ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.064      ;
; 5.867 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.063      ;
; 5.867 ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.063      ;
; 5.868 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.062      ;
; 5.868 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.062      ;
; 5.869 ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.061      ;
; 5.893 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.071     ; 2.036      ;
; 5.894 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.036      ;
; 5.895 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.035      ;
; 5.896 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.034      ;
; 5.896 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.034      ;
; 5.897 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.033      ;
; 5.897 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.033      ;
; 5.924 ; HB_counter[1]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.071     ; 2.005      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.202 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 5.222      ;
; 12.485 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 4.939      ;
; 12.543 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 4.881      ;
; 12.563 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 4.861      ;
; 12.596 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr6|cntr_msi:auto_generated|counter_reg_bit[4] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.197      ; 4.827      ;
; 12.612 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 4.812      ;
; 13.099 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.741      ;
; 13.099 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.741      ;
; 13.099 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.741      ;
; 13.099 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.741      ;
; 13.099 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.741      ;
; 13.099 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.741      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.120 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.717      ;
; 13.220 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 6.623      ;
; 13.226 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.614      ;
; 13.226 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.614      ;
; 13.226 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.614      ;
; 13.226 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.614      ;
; 13.226 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.614      ;
; 13.226 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.614      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.247 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.590      ;
; 13.249 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 6.594      ;
; 13.347 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 6.496      ;
; 13.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 6.467      ;
; 13.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.449      ;
; 13.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.449      ;
; 13.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.449      ;
; 13.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.449      ;
; 13.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.449      ;
; 13.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.449      ;
; 13.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.450      ;
; 13.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.450      ;
; 13.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.450      ;
; 13.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.450      ;
; 13.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.450      ;
; 13.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 6.450      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.398 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.425      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.426      ;
; 13.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.387      ;
; 13.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.387      ;
; 13.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.387      ;
; 13.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.387      ;
; 13.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.387      ;
; 13.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.387      ;
; 13.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.383      ;
; 13.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.383      ;
; 13.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.383      ;
; 13.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.383      ;
; 13.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.383      ;
; 13.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 6.383      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.363      ;
; 13.464 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.359      ;
; 13.464 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.359      ;
; 13.464 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.359      ;
; 13.464 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.359      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.043 ; erase_done ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.043 ; erase_done ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.795      ;
; 15.055 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.055 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.796      ;
; 15.075 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.075 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 4.764      ;
; 15.087 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.087 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 4.765      ;
; 15.281 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.281 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.281 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.281 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.281 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.281 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.281 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.556      ;
; 15.295 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.555      ;
; 15.295 ; erase_done ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.555      ;
; 15.295 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.555      ;
; 15.295 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.555      ;
; 15.295 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.555      ;
; 15.295 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.555      ;
; 15.297 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.297 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 4.552      ;
; 15.313 ; erase_done ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.524      ;
; 15.313 ; erase_done ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.524      ;
; 15.313 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.524      ;
; 15.313 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.524      ;
; 15.313 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 4.524      ;
; 15.313 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.313 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.313 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.313 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.313 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.313 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.313 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.525      ;
; 15.327 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.524      ;
; 15.327 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.524      ;
; 15.327 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.524      ;
; 15.327 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.524      ;
; 15.327 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.524      ;
; 15.327 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.149     ; 4.524      ;
; 15.329 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.329 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 4.521      ;
; 15.345 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.493      ;
; 15.345 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.493      ;
; 15.345 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.493      ;
; 15.345 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.493      ;
; 15.345 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 4.493      ;
; 16.319 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 3.524      ;
; 16.319 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 3.524      ;
; 16.319 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 3.524      ;
; 16.319 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 3.524      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'                                                                             ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; 34.297 ; PHY_output[40] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.150     ; 5.553      ;
; 34.323 ; PHY_output[45] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.556      ;
; 34.341 ; PHY_output[40] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.511      ;
; 34.341 ; PHY_output[40] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.511      ;
; 34.341 ; PHY_output[40] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.511      ;
; 34.367 ; PHY_output[45] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.514      ;
; 34.367 ; PHY_output[45] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.514      ;
; 34.367 ; PHY_output[45] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.514      ;
; 34.389 ; PHY_output[45] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.389 ; PHY_output[45] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.480      ;
; 34.403 ; PHY_output[40] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.403 ; PHY_output[40] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.477      ;
; 34.471 ; PHY_output[45] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.397      ;
; 34.471 ; PHY_output[45] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.397      ;
; 34.471 ; PHY_output[45] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.397      ;
; 34.471 ; PHY_output[45] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.397      ;
; 34.471 ; PHY_output[45] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.397      ;
; 34.485 ; PHY_output[40] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.394      ;
; 34.485 ; PHY_output[40] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.394      ;
; 34.485 ; PHY_output[40] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.394      ;
; 34.485 ; PHY_output[40] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.394      ;
; 34.485 ; PHY_output[40] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.394      ;
; 34.493 ; PHY_output[9]  ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 5.361      ;
; 34.504 ; PHY_output[9]  ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 5.350      ;
; 34.507 ; PHY_output[9]  ; PHY_Rx_state.GET_TYPE ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 5.347      ;
; 34.518 ; PHY_output[48] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.150     ; 5.332      ;
; 34.520 ; PHY_output[40] ; PC_MAC[2]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 5.322      ;
; 34.520 ; PHY_output[40] ; PC_MAC[10]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 5.322      ;
; 34.520 ; PHY_output[40] ; PC_MAC[26]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 5.322      ;
; 34.520 ; PHY_output[40] ; PC_MAC[42]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 5.322      ;
; 34.520 ; PHY_output[40] ; PC_MAC[18]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 5.322      ;
; 34.520 ; PHY_output[40] ; PC_MAC[34]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 5.322      ;
; 34.546 ; PHY_output[45] ; PC_MAC[42]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.129     ; 5.325      ;
; 34.546 ; PHY_output[45] ; PC_MAC[34]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.129     ; 5.325      ;
; 34.546 ; PHY_output[45] ; PC_MAC[26]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.129     ; 5.325      ;
; 34.546 ; PHY_output[45] ; PC_MAC[18]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.129     ; 5.325      ;
; 34.546 ; PHY_output[45] ; PC_MAC[10]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.129     ; 5.325      ;
; 34.546 ; PHY_output[45] ; PC_MAC[2]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.129     ; 5.325      ;
; 34.548 ; PHY_output[35] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.331      ;
; 34.558 ; PHY_output[47] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.321      ;
; 34.562 ; PHY_output[48] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.290      ;
; 34.562 ; PHY_output[48] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.290      ;
; 34.562 ; PHY_output[48] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.290      ;
; 34.586 ; PHY_output[49] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.150     ; 5.264      ;
; 34.592 ; PHY_output[35] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.289      ;
; 34.592 ; PHY_output[35] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.289      ;
; 34.592 ; PHY_output[35] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.289      ;
; 34.602 ; PHY_output[47] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.279      ;
; 34.602 ; PHY_output[47] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.279      ;
; 34.602 ; PHY_output[47] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.119     ; 5.279      ;
; 34.614 ; PHY_output[35] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.614 ; PHY_output[35] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.255      ;
; 34.624 ; PHY_output[48] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[48] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.256      ;
; 34.624 ; PHY_output[47] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.624 ; PHY_output[47] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.131     ; 5.245      ;
; 34.630 ; PHY_output[49] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.222      ;
; 34.630 ; PHY_output[49] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.222      ;
; 34.630 ; PHY_output[49] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 5.222      ;
; 34.692 ; PHY_output[49] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.692 ; PHY_output[49] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.120     ; 5.188      ;
; 34.694 ; PHY_output[39] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.121     ; 5.185      ;
; 34.696 ; PHY_output[35] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.172      ;
; 34.696 ; PHY_output[35] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 5.172      ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                   ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.407  ; read_PHY                          ; MDIO:MDIO_inst|address2[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.376      ;
; 36.409  ; read_PHY                          ; MDIO:MDIO_inst|address2[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.374      ;
; 36.410  ; read_PHY                          ; MDIO:MDIO_inst|address2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.373      ;
; 36.434  ; write_PHY                         ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 3.356      ;
; 36.434  ; write_PHY                         ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 3.356      ;
; 36.438  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.345      ;
; 36.438  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.345      ;
; 36.438  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.345      ;
; 36.438  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 3.345      ;
; 36.569  ; write_PHY                         ; MDIO:MDIO_inst|address[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 3.221      ;
; 36.573  ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.218     ; 3.209      ;
; 36.573  ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.218     ; 3.209      ;
; 36.573  ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.218     ; 3.209      ;
; 36.573  ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.218     ; 3.209      ;
; 36.573  ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.218     ; 3.209      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.580  ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.208      ;
; 36.649  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.203     ; 3.148      ;
; 36.649  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.203     ; 3.148      ;
; 36.649  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.203     ; 3.148      ;
; 36.649  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.203     ; 3.148      ;
; 36.649  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.203     ; 3.148      ;
; 36.781  ; write_PHY                         ; MDIO:MDIO_inst|MDIO               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 3.008      ;
; 36.901  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.220     ; 2.879      ;
; 36.901  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.220     ; 2.879      ;
; 36.901  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.220     ; 2.879      ;
; 36.901  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.220     ; 2.879      ;
; 36.901  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.220     ; 2.879      ;
; 36.901  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.220     ; 2.879      ;
; 37.080  ; read_PHY                          ; MDIO:MDIO_inst|read[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.215     ; 2.705      ;
; 37.189  ; write_PHY                         ; MDIO:MDIO_inst|write[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 2.600      ;
; 38.116  ; read_PHY                          ; MDIO:MDIO_inst|read_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.215     ; 1.669      ;
; 38.337  ; write_PHY                         ; MDIO:MDIO_inst|write_done         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 1.452      ;
; 38.433  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.217     ; 1.350      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.251 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.667      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[37]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[36]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[29]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[28]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[27]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[21]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[20]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[19]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.257 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.662      ;
; 395.408 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|SI             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.069     ; 4.523      ;
; 395.415 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.071     ; 4.514      ;
; 395.415 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.071     ; 4.514      ;
; 395.415 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.071     ; 4.514      ;
; 395.415 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.071     ; 4.514      ;
; 395.415 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.071     ; 4.514      ;
; 395.415 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.071     ; 4.514      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.420 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.082     ; 4.498      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[37]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[36]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[29]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[28]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[27]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[21]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[20]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[19]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.426 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.493      ;
; 395.525 ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 4.400      ;
; 395.525 ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 4.400      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[33]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[32]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[25]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[24]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[17]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[16]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[15]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.537 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[31]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 4.383      ;
; 395.541 ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 4.384      ;
; 395.541 ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 4.384      ;
; 395.543 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[47]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.376      ;
; 395.543 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[46]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 4.376      ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 36.679 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.276      ;
; 36.679 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.276      ;
; 36.679 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.276      ;
; 36.679 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.276      ;
; 36.709 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.226      ;
; 36.709 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.226      ;
; 36.709 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.226      ;
; 36.709 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.226      ;
; 36.735 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.200      ;
; 36.735 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.200      ;
; 36.765 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 3.150      ;
; 36.765 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 3.150      ;
; 36.886 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.049      ;
; 36.886 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.049      ;
; 36.886 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.049      ;
; 36.886 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.049      ;
; 36.901 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.054      ;
; 36.910 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.045      ;
; 36.910 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.045      ;
; 36.910 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.045      ;
; 36.910 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 3.045      ;
; 36.931 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 3.004      ;
; 36.936 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.376      ;
; 36.936 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.376      ;
; 36.937 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.289      ; 3.380      ;
; 36.966 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.969      ;
; 36.966 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.969      ;
; 36.966 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.264      ; 3.326      ;
; 36.966 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.264      ; 3.326      ;
; 36.967 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.269      ; 3.330      ;
; 37.108 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.827      ;
; 37.132 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.823      ;
; 37.132 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.823      ;
; 37.132 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.823      ;
; 37.133 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.822      ;
; 37.162 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.773      ;
; 37.162 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.773      ;
; 37.163 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.772      ;
; 37.167 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.145      ;
; 37.167 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.284      ; 3.145      ;
; 37.168 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.289      ; 3.149      ;
; 37.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.742      ;
; 37.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.742      ;
; 37.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.742      ;
; 37.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.742      ;
; 37.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.742      ;
; 37.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.066     ; 2.692      ;
; 37.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.066     ; 2.692      ;
; 37.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.066     ; 2.692      ;
; 37.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.066     ; 2.692      ;
; 37.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.066     ; 2.692      ;
; 37.281 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.654      ;
; 37.281 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.654      ;
; 37.281 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.654      ;
; 37.281 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.654      ;
; 37.292 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.643      ;
; 37.292 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.643      ;
; 37.292 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.643      ;
; 37.292 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.643      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.605      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.605      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.605      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.605      ;
; 37.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.578      ;
; 37.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.578      ;
; 37.348 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.567      ;
; 37.348 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.567      ;
; 37.363 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.592      ;
; 37.363 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.592      ;
; 37.364 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 2.591      ;
; 37.367 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.568      ;
; 37.367 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.568      ;
; 37.368 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.567      ;
; 37.386 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.529      ;
; 37.386 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.529      ;
; 37.389 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.546      ;
; 37.389 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.546      ;
; 37.389 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.546      ;
; 37.389 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.546      ;
; 37.391 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.544      ;
; 37.391 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.544      ;
; 37.391 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.544      ;
; 37.391 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.544      ;
; 37.443 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.511      ;
; 37.443 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.511      ;
; 37.443 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.511      ;
; 37.443 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.511      ;
; 37.443 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 2.511      ;
; 37.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.470      ;
; 37.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.470      ;
; 37.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.468      ;
; 37.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.085     ; 2.468      ;
; 37.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.432      ;
; 37.514 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.421      ;
; 37.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.264      ; 2.754      ;
; 37.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.264      ; 2.754      ;
; 37.539 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.269      ; 2.758      ;
; 37.549 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.264      ; 2.743      ;
; 37.549 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.264      ; 2.743      ;
; 37.550 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.269      ; 2.747      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.323 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.416      ; 0.934      ;
; 0.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.574      ;
; 0.350 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.416      ; 0.961      ;
; 0.351 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 0.943      ;
; 0.357 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 0.949      ;
; 0.375 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 0.967      ;
; 0.381 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.615      ;
; 0.386 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.620      ;
; 0.390 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.624      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.627      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.627      ;
; 0.409 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.643      ;
; 0.525 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.759      ;
; 0.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.774      ;
; 0.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.774      ;
; 0.541 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.775      ;
; 0.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.793      ;
; 0.572 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.805      ;
; 0.577 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.811      ;
; 0.593 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.827      ;
; 0.598 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.832      ;
; 0.616 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.850      ;
; 0.620 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.854      ;
; 0.621 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.855      ;
; 0.621 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.855      ;
; 0.626 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.860      ;
; 0.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.869      ;
; 0.666 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.900      ;
; 0.724 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.957      ;
; 0.737 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.069      ; 0.974      ;
; 0.755 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.988      ;
; 0.755 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.989      ;
; 0.798 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.050      ; 1.016      ;
; 0.831 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.050      ; 1.049      ;
; 0.832 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.050      ; 1.050      ;
; 0.897 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.131      ;
; 0.898 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.132      ;
; 0.898 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.132      ;
; 0.947 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.069      ; 1.184      ;
; 0.955 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.547      ;
; 0.975 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.209      ;
; 0.975 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.209      ;
; 0.976 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.210      ;
; 1.067 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.659      ;
; 1.101 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.693      ;
; 1.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 1.390      ;
; 1.213 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 1.426      ;
; 1.302 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.894      ;
; 1.307 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.899      ;
; 1.332 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.924      ;
; 1.336 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.928      ;
; 1.362 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 1.954      ;
; 1.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.628      ;
; 1.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.628      ;
; 1.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.629      ;
; 1.427 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.662      ;
; 1.427 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.662      ;
; 1.428 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.663      ;
; 1.484 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 2.076      ;
; 1.484 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.399      ; 2.078      ;
; 1.504 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.738      ;
; 1.504 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.738      ;
; 1.504 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.738      ;
; 1.504 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.738      ;
; 1.504 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.738      ;
; 1.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 2.110      ;
; 1.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.399      ; 2.112      ;
; 1.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.772      ;
; 1.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.772      ;
; 1.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.772      ;
; 1.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.772      ;
; 1.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.772      ;
; 1.606 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.841      ;
; 1.628 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.863      ;
; 1.628 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.863      ;
; 1.629 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.864      ;
; 1.633 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.868      ;
; 1.633 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.868      ;
; 1.634 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.869      ;
; 1.640 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.875      ;
; 1.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.893      ;
; 1.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.893      ;
; 1.659 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.894      ;
; 1.662 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.897      ;
; 1.662 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.897      ;
; 1.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.898      ;
; 1.688 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.923      ;
; 1.688 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.923      ;
; 1.689 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.924      ;
; 1.719 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 2.311      ;
; 1.719 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.399      ; 2.313      ;
; 1.724 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.397      ; 2.316      ;
; 1.724 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.399      ; 2.318      ;
; 1.739 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.973      ;
; 1.739 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.973      ;
; 1.739 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 1.973      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.334 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.574      ;
; 0.337 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.574      ;
; 0.338 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.366 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.375      ; 0.936      ;
; 0.370 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[4]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.375      ; 0.940      ;
; 0.386 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.626      ;
; 0.388 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.627      ;
; 0.389 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.628      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.375      ; 0.961      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.375      ; 0.961      ;
; 0.393 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.632      ;
; 0.394 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.632      ;
; 0.394 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.633      ;
; 0.395 ; PHY_output[17]                                                                                                                                                  ; PHY_output[25]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.634      ;
; 0.395 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.634      ;
; 0.395 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.396 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.635      ;
; 0.396 ; PHY_output[63]                                                                                                                                                  ; PHY_output[71]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.397 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.636      ;
; 0.397 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.636      ;
; 0.399 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.638      ;
; 0.399 ; PHY_output[39]                                                                                                                                                  ; PHY_output[47]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.638      ;
; 0.401 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.640      ;
; 0.401 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.641      ;
; 0.402 ; PHY_output[30]                                                                                                                                                  ; PHY_output[38]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.641      ;
; 0.402 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; PHY_output[51]                                                                                                                                                  ; PHY_output[59]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.638      ;
; 0.404 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.381      ; 0.980      ;
; 0.405 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.640      ;
; 0.406 ; PHY_output[37]                                                                                                                                                  ; PHY_output[45]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.645      ;
; 0.407 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; PHY_output[36]                                                                                                                                                  ; PHY_output[44]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; PHY_output[84]                                                                                                                                                  ; PHY_output[92]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; PHY_output[72]                                                                                                                                                  ; PHY_output[80]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.645      ;
; 0.408 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.643      ;
; 0.409 ; PHY_output[78]                                                                                                                                                  ; PHY_output[86]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; PHY_output[69]                                                                                                                                                  ; PHY_output[77]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; PHY_output[56]                                                                                                                                                  ; PHY_output[64]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.648      ;
; 0.409 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.644      ;
; 0.410 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.650      ;
; 0.411 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.647      ;
; 0.413 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.652      ;
; 0.414 ; PHY_output[20]                                                                                                                                                  ; PHY_output[28]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[9]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.654      ;
; 0.417 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.319      ; 0.931      ;
; 0.419 ; PHY_output[4]                                                                                                                                                   ; PHY_output[12]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.658      ;
; 0.421 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.375      ; 0.991      ;
; 0.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.381      ; 0.999      ;
; 0.424 ; PHY_output[32]                                                                                                                                                  ; PHY_output[40]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.663      ;
; 0.426 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.661      ;
; 0.436 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.319      ; 0.950      ;
; 0.478 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.718      ;
; 0.484 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.724      ;
; 0.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.721      ;
; 0.516 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.753      ;
; 0.519 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.072      ; 0.759      ;
; 0.528 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.767      ;
; 0.532 ; PHY_output[66]                                                                                                                                                  ; PHY_output[74]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.769      ;
; 0.533 ; PHY_output[70]                                                                                                                                                  ; PHY_output[78]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.771      ;
; 0.533 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.770      ;
; 0.535 ; PHY_output[35]                                                                                                                                                  ; PHY_output[43]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.773      ;
; 0.535 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.774      ;
; 0.536 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.772      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.335 ; Led_control:Control_LED0|LED                                                                                                                                                    ; Led_control:Control_LED0|LED                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Led_flash:Flash_LED4|LED                                                                                                                                                        ; Led_flash:Flash_LED4|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Led_flash:Flash_LED2|LED                                                                                                                                                        ; Led_flash:Flash_LED2|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Led_flash:Flash_LED3|LED                                                                                                                                                        ; Led_flash:Flash_LED3|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Led_flash:Flash_LED1|LED                                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                             ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                  ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                               ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.337 ; Led_flash:Flash_LED6|LED                                                                                                                                                        ; Led_flash:Flash_LED6|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; shift_bytes                                                                                                                                                                     ; shift_bytes                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|add_msb_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|add_msb_reg                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; write                                                                                                                                                                           ; write                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; write_enable                                                                                                                                                                    ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state[1]                                                                                                                                                                        ; state[1]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state[0]                                                                                                                                                                        ; state[0]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state[3]                                                                                                                                                                        ; state[3]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state[2]                                                                                                                                                                        ; state[2]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; send_more                                                                                                                                                                       ; send_more                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; sector_erase                                                                                                                                                                    ; sector_erase                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; erase_ACK                                                                                                                                                                       ; erase_ACK                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; rdreq                                                                                                                                                                           ; rdreq                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; erase_done                                                                                                                                                                      ; erase_done                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.339 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.574      ;
; 0.350 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.588      ;
; 0.350 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.588      ;
; 0.350 ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.588      ;
; 0.352 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.588      ;
; 0.353 ; PHY_state.00001                                                                                                                                                                 ; PHY_state.00001                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.588      ;
; 0.353 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.588      ;
; 0.357 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.926      ;
; 0.364 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.933      ;
; 0.364 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.933      ;
; 0.368 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.937      ;
; 0.370 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.609      ;
; 0.376 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.614      ;
; 0.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.618      ;
; 0.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.615      ;
; 0.381 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.617      ;
; 0.387 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.627      ;
; 0.387 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.626      ;
; 0.387 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[10]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[11]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.626      ;
; 0.388 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.626      ;
; 0.389 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.628      ;
; 0.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.630      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.960      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[4]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.626      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[5]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.627      ;
; 0.392 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.961      ;
; 0.392 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.627      ;
; 0.392 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.628      ;
; 0.393 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.962      ;
; 0.393 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[5]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.628      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.963      ;
; 0.399 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[0]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.635      ;
; 0.401 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.403 ; PHY_state.00001                                                                                                                                                                 ; sync_TD[1]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.638      ;
; 0.403 ; state[1]                                                                                                                                                                        ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.639      ;
; 0.404 ; PHY_state.00001                                                                                                                                                                 ; sync_TD[3]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.639      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.645      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[18]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[19]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.647      ;
; 0.409 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.648      ;
; 0.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.650      ;
; 0.417 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.986      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.335 ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; EEPROM:EEPROM_inst|SCK              ; EEPROM:EEPROM_inst|SCK              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; EEPROM:EEPROM_inst|MAC_ready        ; EEPROM:EEPROM_inst|MAC_ready        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; EEPROM:EEPROM_inst|IP_write_done    ; EEPROM:EEPROM_inst|IP_write_done    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; EEPROM:EEPROM_inst|IP_flag          ; EEPROM:EEPROM_inst|IP_flag          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; EEPROM:EEPROM_inst|EEPROM[3]        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; EEPROM:EEPROM_inst|IP_ready         ; EEPROM:EEPROM_inst|IP_ready         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|MDIO2                ; MDIO:MDIO_inst|MDIO2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|MDIO                 ; MDIO:MDIO_inst|MDIO                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|read_done            ; MDIO:MDIO_inst|read_done            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address2[1]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address2[2]          ; MDIO:MDIO_inst|address2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|read[2]              ; MDIO:MDIO_inst|read[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|write[3]             ; MDIO:MDIO_inst|write[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|write[2]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address[2]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address[1]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.339 ; MDIO:MDIO_inst|read[1]              ; MDIO:MDIO_inst|read[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.574      ;
; 0.352 ; MDIO:MDIO_inst|read[0]              ; MDIO:MDIO_inst|read[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.588      ;
; 0.377 ; MDIO:MDIO_inst|preamble2[5]         ; MDIO:MDIO_inst|preamble2[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.613      ;
; 0.379 ; MDIO:MDIO_inst|loop_count[4]        ; MDIO:MDIO_inst|loop_count[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.615      ;
; 0.379 ; MDIO:MDIO_inst|preamble[6]          ; MDIO:MDIO_inst|preamble[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.615      ;
; 0.385 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.621      ;
; 0.387 ; EEPROM:EEPROM_inst|EEPROM_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.626      ;
; 0.387 ; EEPROM:EEPROM_inst|EEPROM_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.626      ;
; 0.387 ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.626      ;
; 0.387 ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.626      ;
; 0.387 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.623      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[37] ; EEPROM:EEPROM_inst|EEPROM_write[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[34] ; EEPROM:EEPROM_inst|EEPROM_write[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[32] ; EEPROM:EEPROM_inst|EEPROM_write[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[28] ; EEPROM:EEPROM_inst|EEPROM_write[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[4]  ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[2]  ; EEPROM:EEPROM_inst|EEPROM_write[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[39] ; EEPROM:EEPROM_inst|EEPROM_write[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[36] ; EEPROM:EEPROM_inst|EEPROM_write[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[31] ; EEPROM:EEPROM_inst|EEPROM_write[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[20] ; EEPROM:EEPROM_inst|EEPROM_write[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[17] ; EEPROM:EEPROM_inst|EEPROM_write[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[12] ; EEPROM:EEPROM_inst|EEPROM_write[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[42] ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[23] ; EEPROM:EEPROM_inst|EEPROM_write[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.629      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.629      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write[10] ; EEPROM:EEPROM_inst|EEPROM_write[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.630      ;
; 0.392 ; MDIO:MDIO_inst|temp_reg_data[4]     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.627      ;
; 0.392 ; MDIO:MDIO_inst|temp_reg_data[3]     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.627      ;
; 0.393 ; MDIO:MDIO_inst|temp_address[3]      ; MDIO:MDIO_inst|temp_address[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.629      ;
; 0.393 ; MDIO:MDIO_inst|temp_reg_data[2]     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; MDIO:MDIO_inst|temp_reg_data[0]     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.628      ;
; 0.394 ; EEPROM:EEPROM_inst|This_IP[6]       ; EEPROM:EEPROM_inst|This_IP[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; EEPROM:EEPROM_inst|This_MAC[15]     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.632      ;
; 0.394 ; EEPROM:EEPROM_inst|This_MAC[8]      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; EEPROM:EEPROM_inst|This_MAC[2]      ; EEPROM:EEPROM_inst|This_MAC[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; MDIO:MDIO_inst|temp_reg_data[1]     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.629      ;
; 0.395 ; EEPROM:EEPROM_inst|This_MAC[44]     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; EEPROM:EEPROM_inst|This_IP[19]      ; EEPROM:EEPROM_inst|This_IP[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.634      ;
; 0.395 ; EEPROM:EEPROM_inst|This_MAC[20]     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.633      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[34]     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[22]     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[19]     ; EEPROM:EEPROM_inst|This_MAC[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[11]     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.635      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[0]      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.632      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[43]     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.635      ;
; 0.397 ; EEPROM:EEPROM_inst|This_IP[5]       ; EEPROM:EEPROM_inst|This_IP[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.636      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[31]     ; EEPROM:EEPROM_inst|This_MAC[32]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.635      ;
; 0.398 ; EEPROM:EEPROM_inst|This_IP[20]      ; EEPROM:EEPROM_inst|This_IP[21]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.637      ;
; 0.398 ; MDIO:MDIO_inst|temp_reg_data[5]     ; MDIO:MDIO_inst|register_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.633      ;
; 0.399 ; MDIO:MDIO_inst|temp_reg_data[5]     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 0.634      ;
; 0.407 ; EEPROM:EEPROM_inst|This_MAC[32]     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.645      ;
; 0.407 ; EEPROM:EEPROM_inst|This_MAC[6]      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; EEPROM:EEPROM_inst|This_MAC[5]      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; EEPROM:EEPROM_inst|This_MAC[4]      ; EEPROM:EEPROM_inst|This_MAC[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.646      ;
; 0.408 ; EEPROM:EEPROM_inst|This_MAC[46]     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; EEPROM:EEPROM_inst|This_MAC[41]     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; EEPROM:EEPROM_inst|This_MAC[40]     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_MAC[45]     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.647      ;
; 0.418 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.654      ;
; 0.421 ; EEPROM:EEPROM_inst|shift_count[5]   ; EEPROM:EEPROM_inst|shift_count[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.660      ;
; 0.496 ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.735      ;
; 0.496 ; EEPROM:EEPROM_inst|EEPROM_read[1]   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.735      ;
; 0.497 ; EEPROM:EEPROM_inst|EEPROM_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.736      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.336 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.574      ;
; 0.338 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.SENDMAC         ; state_Tx.SENDMAC         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.339 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.574      ;
; 0.350 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.588      ;
; 0.352 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.588      ;
; 0.375 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.613      ;
; 0.376 ; CRC32:CRC32_inst|crc[16] ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.614      ;
; 0.379 ; CRC32:CRC32_inst|crc[17] ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.617      ;
; 0.386 ; data_count[10]           ; data_count[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.622      ;
; 0.388 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.626      ;
; 0.389 ; CRC32:CRC32_inst|crc[28] ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.627      ;
; 0.390 ; CRC32:CRC32_inst|crc[4]  ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.626      ;
; 0.390 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.390 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.390 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.390 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.390 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.626      ;
; 0.390 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.390 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.390 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.391 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; temp_IP[20]              ; temp_IP[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.628      ;
; 0.391 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.628      ;
; 0.391 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.628      ;
; 0.392 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.628      ;
; 0.392 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.628      ;
; 0.392 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.628      ;
; 0.392 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.629      ;
; 0.393 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.629      ;
; 0.394 ; CRC32:CRC32_inst|crc[7]  ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.632      ;
; 0.394 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.630      ;
; 0.398 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.635      ;
; 0.406 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.644      ;
; 0.408 ; interframe[0]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.644      ;
; 0.408 ; interframe[0]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.644      ;
; 0.410 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.646      ;
; 0.413 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.651      ;
; 0.416 ; MAC_count[4]             ; MAC_count[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.652      ;
; 0.421 ; start_up[1]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.659      ;
; 0.438 ; start_up[1]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.676      ;
; 0.486 ; CRC32:CRC32_inst|crc[23] ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.724      ;
; 0.486 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.724      ;
; 0.487 ; CRC32:CRC32_inst|crc[25] ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.725      ;
; 0.487 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.725      ;
; 0.487 ; CRC32:CRC32_inst|crc[21] ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.725      ;
; 0.488 ; CRC32:CRC32_inst|crc[10] ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.726      ;
; 0.489 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.727      ;
; 0.498 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.735      ;
; 0.499 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.735      ;
; 0.499 ; temp_MAC[3]              ; temp_MAC[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.735      ;
; 0.499 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.736      ;
; 0.500 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.736      ;
; 0.500 ; temp_MAC[7]              ; temp_MAC[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.736      ;
; 0.500 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.737      ;
; 0.501 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.737      ;
; 0.501 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.738      ;
; 0.501 ; temp_IP[15]              ; temp_IP[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.738      ;
; 0.501 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.737      ;
; 0.502 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.738      ;
; 0.522 ; CRC32:CRC32_inst|crc[0]  ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.760      ;
; 0.523 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.760      ;
; 0.524 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.761      ;
; 0.535 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.772      ;
; 0.539 ; CRC32:CRC32_inst|crc[18] ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.776      ;
; 0.550 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.786      ;
; 0.550 ; temp_MAC[31]             ; temp_MAC[39]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.786      ;
; 0.570 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.806      ;
; 0.572 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.810      ;
; 0.572 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.809      ;
; 0.572 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.808      ;
; 0.574 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.810      ;
; 0.574 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.811      ;
; 0.574 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.811      ;
; 0.574 ; temp_MAC[4]              ; temp_MAC[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.811      ;
; 0.575 ; reset_count[6]           ; reset_count[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.813      ;
; 0.575 ; reset_count[8]           ; reset_count[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.813      ;
; 0.575 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.813      ;
; 0.575 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.811      ;
; 0.575 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.811      ;
; 0.575 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.811      ;
; 0.575 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.812      ;
; 0.575 ; temp_MAC[26]             ; temp_MAC[34]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.812      ;
; 0.575 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.811      ;
; 0.576 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.814      ;
; 0.576 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.812      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.588      ;
; 0.388 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.627      ;
; 0.563 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.802      ;
; 0.564 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.565 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.804      ;
; 0.565 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.804      ;
; 0.567 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.806      ;
; 0.567 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.806      ;
; 0.568 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.807      ;
; 0.569 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.570 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.571 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.810      ;
; 0.571 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.810      ;
; 0.584 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.823      ;
; 0.721 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.960      ;
; 0.839 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.079      ;
; 0.840 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.079      ;
; 0.841 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.842 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.081      ;
; 0.842 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.081      ;
; 0.845 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.846 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.847 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.847 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.847 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.847 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.854 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.093      ;
; 0.855 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.094      ;
; 0.858 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.098      ;
; 0.859 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.098      ;
; 0.859 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.098      ;
; 0.860 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.861 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.100      ;
; 0.861 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.100      ;
; 0.929 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.169      ;
; 0.931 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.931 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.931 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.931 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.932 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.171      ;
; 0.935 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.174      ;
; 0.936 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.175      ;
; 0.936 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.175      ;
; 0.937 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.176      ;
; 0.937 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.176      ;
; 0.943 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.183      ;
; 0.944 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.184      ;
; 0.944 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.183      ;
; 0.945 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.945 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.945 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.945 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.946 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.185      ;
; 0.948 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.188      ;
; 0.949 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.188      ;
; 0.949 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.188      ;
; 0.949 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.188      ;
; 0.950 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.951 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.190      ;
; 0.951 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.190      ;
; 0.951 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.190      ;
; 0.958 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.197      ;
; 0.959 ; HB_counter[19] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.198      ;
; 0.962 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.202      ;
; 0.963 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.203      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.422 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 4.619      ;
; 35.468 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.112      ; 4.672      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.197      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.662 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.211      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 4.190      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 4.198      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.210      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.127     ; 4.210      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.128     ; 4.209      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.128     ; 4.209      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.128     ; 4.209      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.128     ; 4.209      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 4.197      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.128     ; 4.209      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 4.196      ;
; 35.663 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.128     ; 4.209      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 36.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.016      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
; 37.281 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 2.648      ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.140 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.018     ; 1.842      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.144 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.010     ; 1.846      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.414 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 1.571      ;
; 38.421 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 1.563      ;
; 38.421 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 1.563      ;
; 38.421 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 1.563      ;
; 38.421 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 1.563      ;
; 38.421 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 1.563      ;
; 38.421 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 1.563      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.333 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.569      ;
; 1.333 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.569      ;
; 1.333 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.569      ;
; 1.333 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.569      ;
; 1.333 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.569      ;
; 1.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.753      ;
; 1.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.753      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.541 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.780      ;
; 1.562 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.792      ;
; 1.562 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.792      ;
; 1.562 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.792      ;
; 1.562 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.792      ;
; 1.562 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.792      ;
; 1.619 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.856      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 1.741 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.980      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.072 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.313      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.183 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.420      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 2.514 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.753      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.936      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.936      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.546 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.937      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.923      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.923      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.925      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 3.924      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.917      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.923      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.923      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 3.924      ;
; 3.547 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.923      ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.121      ; 1.485      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.121      ; 1.485      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.121      ; 1.485      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.121      ; 1.485      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.121      ; 1.485      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.121      ; 1.485      ;
; 41.176 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.122      ; 1.486      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.410 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.127      ; 1.725      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
; 41.423 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.119      ; 1.730      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
Worst Case Available Settling Time: 75.010 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 6.432  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.281 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.381 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 36.867 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 38.121 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 38.235 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.136 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.138 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.141 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.173 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.174 ; 0.000         ;
; PHY_CLK125                                           ; 0.177 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.337 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.911 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.684  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.628 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.448   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.897   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.396  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.707  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.779  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.778 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PHY_CLK125'                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 6.432 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.516      ;
; 6.463 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.485      ;
; 6.470 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.478      ;
; 6.496 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.452      ;
; 6.504 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.444      ;
; 6.523 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.425      ;
; 6.524 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.424      ;
; 6.527 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.421      ;
; 6.534 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.414      ;
; 6.536 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.412      ;
; 6.560 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.388      ;
; 6.568 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.380      ;
; 6.568 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.380      ;
; 6.584 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.364      ;
; 6.587 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.361      ;
; 6.588 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.360      ;
; 6.588 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.360      ;
; 6.591 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.357      ;
; 6.598 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.350      ;
; 6.600 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.348      ;
; 6.601 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.347      ;
; 6.624 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.324      ;
; 6.632 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.316      ;
; 6.632 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.316      ;
; 6.632 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.316      ;
; 6.648 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.300      ;
; 6.648 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.300      ;
; 6.651 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.297      ;
; 6.652 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.296      ;
; 6.652 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.296      ;
; 6.655 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.293      ;
; 6.655 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.293      ;
; 6.662 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.286      ;
; 6.664 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.284      ;
; 6.664 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.284      ;
; 6.665 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.283      ;
; 6.688 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.260      ;
; 6.696 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.252      ;
; 6.696 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.252      ;
; 6.696 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.252      ;
; 6.697 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.251      ;
; 6.712 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.236      ;
; 6.712 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.236      ;
; 6.715 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.233      ;
; 6.715 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.233      ;
; 6.716 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.232      ;
; 6.716 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.232      ;
; 6.719 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.229      ;
; 6.719 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.229      ;
; 6.719 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.229      ;
; 6.726 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.222      ;
; 6.728 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.220      ;
; 6.728 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.220      ;
; 6.728 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.220      ;
; 6.729 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.219      ;
; 6.752 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.196      ;
; 6.760 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.188      ;
; 6.760 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.188      ;
; 6.760 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.188      ;
; 6.761 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.187      ;
; 6.761 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.187      ;
; 6.776 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.172      ;
; 6.776 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.172      ;
; 6.779 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.169      ;
; 6.779 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.169      ;
; 6.779 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.169      ;
; 6.780 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.168      ;
; 6.780 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.168      ;
; 6.783 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.783 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.783 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.783 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.790 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.158      ;
; 6.792 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.792 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.792 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.792 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.793 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.155      ;
; 6.816 ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.132      ;
; 6.824 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.124      ;
; 6.824 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.124      ;
; 6.824 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.124      ;
; 6.825 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.123      ;
; 6.825 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.123      ;
; 6.825 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.123      ;
; 6.840 ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.108      ;
; 6.840 ; HB_counter[4]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.108      ;
; 6.843 ; HB_counter[12] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.843 ; HB_counter[10] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.843 ; HB_counter[8]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.843 ; HB_counter[2]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.844 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.103      ;
; 6.844 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.104      ;
; 6.844 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.104      ;
; 6.847 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.847 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.847 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.847 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.853 ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.094      ;
; 6.856 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.092      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.281 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.645      ;
; 16.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.627      ;
; 16.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.627      ;
; 16.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.627      ;
; 16.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.627      ;
; 16.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.627      ;
; 16.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.627      ;
; 16.333 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.105      ; 2.641      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.574      ;
; 16.373 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.556      ;
; 16.373 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.556      ;
; 16.373 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.556      ;
; 16.373 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.556      ;
; 16.373 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.556      ;
; 16.373 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.556      ;
; 16.379 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.553      ;
; 16.379 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.553      ;
; 16.411 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.105      ; 2.563      ;
; 16.446 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.105      ; 2.528      ;
; 16.450 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.482      ;
; 16.450 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.482      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.466      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.456 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.470      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.459      ;
; 16.472 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.448      ;
; 16.472 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.448      ;
; 16.472 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.448      ;
; 16.472 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.448      ;
; 16.472 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.448      ;
; 16.472 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.448      ;
; 16.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.452      ;
; 16.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.452      ;
; 16.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.452      ;
; 16.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.452      ;
; 16.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.452      ;
; 16.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 3.452      ;
; 16.479 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.441      ;
; 16.479 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.441      ;
; 16.479 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.441      ;
; 16.479 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.441      ;
; 16.479 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.441      ;
; 16.479 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.441      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.423      ;
; 16.497 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr6|cntr_msi:auto_generated|counter_reg_bit[4] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.104      ; 2.476      ;
; 16.505 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.105      ; 2.469      ;
; 16.515 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.405      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.381 ; erase_done ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.381 ; erase_done ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.512      ;
; 17.392 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.392 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.509      ;
; 17.399 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.399 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 2.494      ;
; 17.410 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.410 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.491      ;
; 17.510 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.510 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.510 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.510 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.510 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.510 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.510 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.382      ;
; 17.516 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.516 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.383      ;
; 17.519 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.381      ;
; 17.519 ; erase_done ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.381      ;
; 17.519 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.381      ;
; 17.519 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.381      ;
; 17.519 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.381      ;
; 17.519 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.381      ;
; 17.524 ; erase_done ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.367      ;
; 17.524 ; erase_done ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.367      ;
; 17.524 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.367      ;
; 17.524 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.367      ;
; 17.524 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.367      ;
; 17.528 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.528 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.528 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.528 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.528 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.528 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.528 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.364      ;
; 17.534 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.534 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.365      ;
; 17.537 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.363      ;
; 17.537 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.363      ;
; 17.537 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.363      ;
; 17.537 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.363      ;
; 17.537 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.363      ;
; 17.537 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.363      ;
; 17.542 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.349      ;
; 17.542 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.349      ;
; 17.542 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.349      ;
; 17.542 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.349      ;
; 17.542 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.349      ;
; 18.063 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.831      ;
; 18.063 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.831      ;
; 18.063 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.831      ;
; 18.063 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.831      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'                                                                             ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; 36.867 ; PHY_output[40] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 3.113      ;
; 36.948 ; PHY_output[40] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 3.032      ;
; 36.948 ; PHY_output[40] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 3.032      ;
; 36.948 ; PHY_output[40] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 3.032      ;
; 36.983 ; PHY_output[45] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.016      ;
; 36.984 ; PHY_output[40] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 36.984 ; PHY_output[40] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 3.015      ;
; 37.028 ; PHY_output[49] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.952      ;
; 37.050 ; PHY_output[48] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.930      ;
; 37.055 ; PHY_output[40] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.944      ;
; 37.055 ; PHY_output[40] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.944      ;
; 37.055 ; PHY_output[40] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.944      ;
; 37.055 ; PHY_output[40] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.944      ;
; 37.055 ; PHY_output[40] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.944      ;
; 37.064 ; PHY_output[45] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.935      ;
; 37.064 ; PHY_output[45] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.935      ;
; 37.064 ; PHY_output[45] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.935      ;
; 37.074 ; PHY_output[45] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.074 ; PHY_output[45] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.918      ;
; 37.083 ; PHY_output[47] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.916      ;
; 37.085 ; PHY_output[40] ; PC_MAC[2]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 2.890      ;
; 37.085 ; PHY_output[40] ; PC_MAC[10]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 2.890      ;
; 37.085 ; PHY_output[40] ; PC_MAC[26]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 2.890      ;
; 37.085 ; PHY_output[40] ; PC_MAC[42]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 2.890      ;
; 37.085 ; PHY_output[40] ; PC_MAC[18]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 2.890      ;
; 37.085 ; PHY_output[40] ; PC_MAC[34]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 2.890      ;
; 37.109 ; PHY_output[49] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.871      ;
; 37.109 ; PHY_output[49] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.871      ;
; 37.109 ; PHY_output[49] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.871      ;
; 37.131 ; PHY_output[48] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.849      ;
; 37.131 ; PHY_output[48] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.849      ;
; 37.131 ; PHY_output[48] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.849      ;
; 37.141 ; PHY_output[35] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.858      ;
; 37.145 ; PHY_output[45] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.847      ;
; 37.145 ; PHY_output[45] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.847      ;
; 37.145 ; PHY_output[45] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.847      ;
; 37.145 ; PHY_output[45] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.847      ;
; 37.145 ; PHY_output[45] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.847      ;
; 37.145 ; PHY_output[49] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.145 ; PHY_output[49] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.854      ;
; 37.155 ; PHY_output[56] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 2.847      ;
; 37.162 ; PHY_output[9]  ; PHY_Rx_state.GET_TYPE ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.006     ; 2.820      ;
; 37.164 ; PHY_output[47] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.835      ;
; 37.164 ; PHY_output[47] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.835      ;
; 37.164 ; PHY_output[47] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.835      ;
; 37.167 ; PHY_output[48] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.167 ; PHY_output[48] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.832      ;
; 37.168 ; PHY_output[9]  ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.006     ; 2.814      ;
; 37.174 ; PHY_output[47] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.174 ; PHY_output[47] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.818      ;
; 37.182 ; PHY_output[9]  ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.006     ; 2.800      ;
; 37.187 ; PHY_output[52] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.012      ; 2.813      ;
; 37.190 ; PHY_output[44] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.790      ;
; 37.194 ; PHY_output[41] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 2.786      ;
; 37.201 ; PHY_output[45] ; PC_MAC[42]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.793      ;
; 37.201 ; PHY_output[45] ; PC_MAC[34]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.793      ;
; 37.201 ; PHY_output[45] ; PC_MAC[26]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.793      ;
; 37.201 ; PHY_output[45] ; PC_MAC[18]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.793      ;
; 37.201 ; PHY_output[45] ; PC_MAC[10]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.793      ;
; 37.201 ; PHY_output[45] ; PC_MAC[2]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.793      ;
; 37.203 ; PHY_output[43] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.012      ; 2.797      ;
; 37.216 ; PHY_output[49] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.783      ;
; 37.216 ; PHY_output[49] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.783      ;
; 37.216 ; PHY_output[49] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.783      ;
; 37.216 ; PHY_output[49] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.783      ;
; 37.216 ; PHY_output[49] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.783      ;
; 37.220 ; PHY_output[39] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.779      ;
; 37.222 ; PHY_output[35] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.777      ;
; 37.222 ; PHY_output[35] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.777      ;
; 37.222 ; PHY_output[35] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.011      ; 2.777      ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                   ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.121  ; write_PHY                         ; MDIO:MDIO_inst|address[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.086     ; 1.781      ;
; 38.121  ; write_PHY                         ; MDIO:MDIO_inst|address[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.086     ; 1.781      ;
; 38.128  ; read_PHY                          ; MDIO:MDIO_inst|address2[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.770      ;
; 38.130  ; read_PHY                          ; MDIO:MDIO_inst|address2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.768      ;
; 38.130  ; read_PHY                          ; MDIO:MDIO_inst|address2[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.768      ;
; 38.154  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.744      ;
; 38.154  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.744      ;
; 38.154  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.744      ;
; 38.154  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.744      ;
; 38.190  ; write_PHY                         ; MDIO:MDIO_inst|address[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.086     ; 1.712      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.208  ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.088     ; 1.692      ;
; 38.245  ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.651      ;
; 38.245  ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.651      ;
; 38.245  ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.651      ;
; 38.245  ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.651      ;
; 38.245  ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.651      ;
; 38.269  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.079     ; 1.640      ;
; 38.269  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.079     ; 1.640      ;
; 38.269  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.079     ; 1.640      ;
; 38.269  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.079     ; 1.640      ;
; 38.269  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.079     ; 1.640      ;
; 38.289  ; write_PHY                         ; MDIO:MDIO_inst|MDIO               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 1.612      ;
; 38.365  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.093     ; 1.530      ;
; 38.365  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.093     ; 1.530      ;
; 38.365  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.093     ; 1.530      ;
; 38.365  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.093     ; 1.530      ;
; 38.365  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.093     ; 1.530      ;
; 38.365  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.093     ; 1.530      ;
; 38.439  ; read_PHY                          ; MDIO:MDIO_inst|read[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 1.462      ;
; 38.470  ; write_PHY                         ; MDIO:MDIO_inst|write[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 1.431      ;
; 38.997  ; read_PHY                          ; MDIO:MDIO_inst|read_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 0.904      ;
; 39.127  ; write_PHY                         ; MDIO:MDIO_inst|write_done         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 0.774      ;
; 39.165  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 0.733      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.489 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.452      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[37]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[36]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[29]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[28]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[27]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[21]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[20]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[19]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.492 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.450      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.557 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.384      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[37]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[36]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[29]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[28]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[27]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[21]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[20]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[19]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.560 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|This_MAC[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.382      ;
; 397.561 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|SI             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.387      ;
; 397.625 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.323      ;
; 397.625 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.323      ;
; 397.625 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.323      ;
; 397.625 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.323      ;
; 397.625 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.323      ;
; 397.625 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.323      ;
; 397.643 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[38]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.045     ; 2.300      ;
; 397.643 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[23]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.045     ; 2.300      ;
; 397.643 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[22]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.045     ; 2.300      ;
; 397.643 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[14]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.045     ; 2.300      ;
; 397.648 ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[30]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.050     ; 2.290      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[12]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[10]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
; 397.653 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.288      ;
+---------+-----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 38.235 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.737      ;
; 38.235 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.737      ;
; 38.235 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.737      ;
; 38.235 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.737      ;
; 38.235 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.717      ;
; 38.235 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.717      ;
; 38.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.656      ;
; 38.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.656      ;
; 38.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.656      ;
; 38.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.656      ;
; 38.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.636      ;
; 38.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.636      ;
; 38.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.151      ; 1.834      ;
; 38.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.151      ; 1.834      ;
; 38.326 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.153      ; 1.835      ;
; 38.333 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.639      ;
; 38.386 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.753      ;
; 38.386 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.753      ;
; 38.387 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.133      ; 1.754      ;
; 38.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.558      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.576      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.576      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.576      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.576      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.556      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.556      ;
; 38.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.517      ;
; 38.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.517      ;
; 38.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.517      ;
; 38.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.517      ;
; 38.459 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.513      ;
; 38.461 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.511      ;
; 38.462 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.510      ;
; 38.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.151      ; 1.673      ;
; 38.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.151      ; 1.673      ;
; 38.487 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.153      ; 1.674      ;
; 38.494 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.478      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.469      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.469      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.469      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.469      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.469      ;
; 38.520 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.432      ;
; 38.522 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.430      ;
; 38.523 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.429      ;
; 38.539 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.413      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.392      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.392      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.392      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.392      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.392      ;
; 38.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.358      ;
; 38.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.358      ;
; 38.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.358      ;
; 38.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.358      ;
; 38.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.338      ;
; 38.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.338      ;
; 38.620 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.352      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.350      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.330      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.330      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.330      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.330      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.310      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.310      ;
; 38.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.016     ; 1.349      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.317      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.317      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.317      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.317      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.297      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.297      ;
; 38.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.306      ;
; 38.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.306      ;
; 38.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.306      ;
; 38.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.306      ;
; 38.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.286      ;
; 38.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.286      ;
; 38.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.305      ;
; 38.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.305      ;
; 38.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.305      ;
; 38.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.305      ;
; 38.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.285      ;
; 38.647 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 1.285      ;
; 38.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.308      ;
; 38.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.308      ;
; 38.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.308      ;
; 38.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.308      ;
; 38.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.017     ; 1.308      ;
; 38.667 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.285      ;
; 38.667 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.285      ;
; 38.667 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.285      ;
; 38.684 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.455      ;
; 38.684 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.455      ;
; 38.685 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.133      ; 1.456      ;
; 38.692 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.260      ;
; 38.712 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.427      ;
; 38.712 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.427      ;
; 38.713 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.133      ; 1.428      ;
; 38.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.036     ; 1.232      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.136 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.227      ; 0.464      ;
; 0.148 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.227      ; 0.476      ;
; 0.155 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 0.464      ;
; 0.159 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 0.468      ;
; 0.170 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 0.479      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.301      ;
; 0.183 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.302      ;
; 0.188 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.307      ;
; 0.190 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.309      ;
; 0.192 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.311      ;
; 0.203 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.322      ;
; 0.248 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.367      ;
; 0.254 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.374      ;
; 0.266 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.385      ;
; 0.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.036      ; 0.388      ;
; 0.276 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.395      ;
; 0.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.406      ;
; 0.289 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.408      ;
; 0.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.418      ;
; 0.301 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.422      ;
; 0.306 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.425      ;
; 0.315 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.434      ;
; 0.334 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.036      ; 0.452      ;
; 0.344 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.036      ; 0.462      ;
; 0.355 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.474      ;
; 0.366 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.040      ; 0.488      ;
; 0.409 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.021      ; 0.512      ;
; 0.424 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.021      ; 0.527      ;
; 0.427 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.021      ; 0.530      ;
; 0.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.554      ;
; 0.435 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.554      ;
; 0.436 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.555      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 0.753      ;
; 0.449 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.040      ; 0.571      ;
; 0.483 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.602      ;
; 0.483 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.602      ;
; 0.485 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.604      ;
; 0.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.016      ; 0.689      ;
; 0.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 0.903      ;
; 0.601 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 0.910      ;
; 0.604 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.016      ; 0.702      ;
; 0.708 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.017      ;
; 0.710 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.830      ;
; 0.710 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.830      ;
; 0.711 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.831      ;
; 0.711 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.020      ;
; 0.714 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.023      ;
; 0.714 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.023      ;
; 0.717 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.837      ;
; 0.717 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.837      ;
; 0.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.838      ;
; 0.719 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.028      ;
; 0.767 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.886      ;
; 0.767 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.886      ;
; 0.767 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.886      ;
; 0.767 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.886      ;
; 0.767 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.886      ;
; 0.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.893      ;
; 0.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.893      ;
; 0.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.893      ;
; 0.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.893      ;
; 0.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.893      ;
; 0.802 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.922      ;
; 0.809 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.929      ;
; 0.820 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.129      ;
; 0.822 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.209      ; 1.132      ;
; 0.824 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.944      ;
; 0.824 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.944      ;
; 0.825 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.945      ;
; 0.827 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.947      ;
; 0.827 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.947      ;
; 0.827 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.208      ; 1.136      ;
; 0.828 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.948      ;
; 0.829 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.209      ; 1.139      ;
; 0.830 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.950      ;
; 0.830 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.950      ;
; 0.830 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.950      ;
; 0.830 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.950      ;
; 0.831 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.951      ;
; 0.831 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.951      ;
; 0.835 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.955      ;
; 0.835 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.955      ;
; 0.836 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.956      ;
; 0.881 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.000      ;
; 0.881 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.000      ;
; 0.881 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.000      ;
; 0.881 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.000      ;
; 0.881 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.000      ;
; 0.884 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.003      ;
; 0.884 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.003      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.138 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.456      ;
; 0.142 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.460      ;
; 0.142 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.460      ;
; 0.144 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.462      ;
; 0.155 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.473      ;
; 0.155 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.473      ;
; 0.155 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.473      ;
; 0.164 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.482      ;
; 0.166 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.484      ;
; 0.173 ; Led_control:Control_LED0|LED                                                                                                                                                         ; Led_control:Control_LED0|LED                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; Led_flash:Flash_LED2|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; Led_flash:Flash_LED3|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; Led_flash:Flash_LED4|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                  ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; Led_flash:Flash_LED1|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                         ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                       ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                      ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                    ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|add_msb_reg                                                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|add_msb_reg                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write                                                                                                                                                                                ; write                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write_enable                                                                                                                                                                         ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[1]                                                                                                                                                                             ; state[1]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[0]                                                                                                                                                                             ; state[0]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[3]                                                                                                                                                                             ; state[3]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[2]                                                                                                                                                                             ; state[2]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; send_more                                                                                                                                                                            ; send_more                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; shift_bytes                                                                                                                                                                          ; shift_bytes                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; sector_erase                                                                                                                                                                         ; sector_erase                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; erase_ACK                                                                                                                                                                            ; erase_ACK                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; rdreq                                                                                                                                                                                ; rdreq                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; erase_done                                                                                                                                                                           ; erase_done                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; Led_flash:Flash_LED6|LED                                                                                                                                                             ; Led_flash:Flash_LED6|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.177 ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.300      ;
; 0.178 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.300      ;
; 0.178 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.301      ;
; 0.179 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                         ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.300      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[10]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[11]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; PHY_state.00001                                                                                                                                                                      ; PHY_state.00001                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.300      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[4]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.300      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.300      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.300      ;
; 0.180 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.301      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.302      ;
; 0.182 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.303      ;
; 0.183 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.305      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.305      ;
; 0.186 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.308      ;
; 0.186 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[0]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.468      ;
; 0.189 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.469      ;
; 0.190 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.470      ;
; 0.190 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.192 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.472      ;
; 0.192 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[18]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[19]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.197 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[1]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.318      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.141 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.219      ; 0.461      ;
; 0.143 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[4]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.219      ; 0.463      ;
; 0.152 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.222      ; 0.475      ;
; 0.153 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.219      ; 0.473      ;
; 0.153 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.219      ; 0.473      ;
; 0.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.222      ; 0.487      ;
; 0.170 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.219      ; 0.490      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.185      ; 0.459      ;
; 0.174 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.178 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.301      ;
; 0.179 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.302      ;
; 0.180 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.303      ;
; 0.182 ; PHY_output[17]                                                                                                                                                  ; PHY_output[25]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.305      ;
; 0.183 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.306      ;
; 0.183 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.306      ;
; 0.183 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[63]                                                                                                                                                  ; PHY_output[71]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.306      ;
; 0.183 ; PHY_output[39]                                                                                                                                                  ; PHY_output[47]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.306      ;
; 0.184 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.308      ;
; 0.185 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.308      ;
; 0.186 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.309      ;
; 0.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.185      ; 0.472      ;
; 0.187 ; PHY_output[51]                                                                                                                                                  ; PHY_output[59]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.310      ;
; 0.188 ; PHY_output[30]                                                                                                                                                  ; PHY_output[38]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.311      ;
; 0.189 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.312      ;
; 0.189 ; PHY_output[72]                                                                                                                                                  ; PHY_output[80]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.312      ;
; 0.189 ; PHY_output[37]                                                                                                                                                  ; PHY_output[45]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.312      ;
; 0.190 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.313      ;
; 0.190 ; PHY_output[84]                                                                                                                                                  ; PHY_output[92]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.313      ;
; 0.191 ; PHY_output[36]                                                                                                                                                  ; PHY_output[44]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; PHY_output[78]                                                                                                                                                  ; PHY_output[86]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; PHY_output[69]                                                                                                                                                  ; PHY_output[77]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; PHY_output[56]                                                                                                                                                  ; PHY_output[64]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; PHY_output[20]                                                                                                                                                  ; PHY_output[28]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.317      ;
; 0.195 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[9]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.319      ;
; 0.197 ; PHY_output[4]                                                                                                                                                   ; PHY_output[12]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; PHY_output[32]                                                                                                                                                  ; PHY_output[40]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.318      ;
; 0.201 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.322      ;
; 0.207 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.329      ;
; 0.208 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.327      ;
; 0.233 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.356      ;
; 0.235 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.358      ;
; 0.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.358      ;
; 0.242 ; PHY_output[4]                                                                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_datain_reg0                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.242      ; 0.585      ;
; 0.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.363      ;
; 0.248 ; PHY_output[0]                                                                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_datain_reg0                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.241      ; 0.590      ;
; 0.248 ; PHY_output[3]                                                                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_datain_reg0                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.242      ; 0.591      ;
; 0.248 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.371      ;
; 0.248 ; PHY_output[66]                                                                                                                                                  ; PHY_output[74]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.370      ;
; 0.250 ; PHY_output[70]                                                                                                                                                  ; PHY_output[78]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.372      ;
; 0.250 ; PHY_output[35]                                                                                                                                                  ; PHY_output[43]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.372      ;
; 0.250 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.371      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.173 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.177 ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.300      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_write[32]       ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; EEPROM:EEPROM_inst|EEPROM_read[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; EEPROM:EEPROM_inst|EEPROM_write[18]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.300      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; EEPROM:EEPROM_inst|EEPROM_write[32]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; EEPROM:EEPROM_inst|EEPROM_write[24]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; EEPROM:EEPROM_inst|EEPROM_read[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.301      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; EEPROM:EEPROM_inst|This_IP[6]             ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; EEPROM:EEPROM_inst|This_MAC[20]           ; EEPROM:EEPROM_inst|This_MAC[21]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.305      ;
; 0.182 ; EEPROM:EEPROM_inst|This_MAC[8]            ; EEPROM:EEPROM_inst|This_MAC[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; EEPROM:EEPROM_inst|This_MAC[2]            ; EEPROM:EEPROM_inst|This_MAC[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.303      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[44]           ; EEPROM:EEPROM_inst|This_MAC[45]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; EEPROM:EEPROM_inst|This_IP[19]            ; EEPROM:EEPROM_inst|This_IP[20]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.306      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.306      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[19]           ; EEPROM:EEPROM_inst|This_MAC[20]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.306      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[0]            ; EEPROM:EEPROM_inst|This_MAC[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; MDIO:MDIO_inst|temp_address[3]            ; MDIO:MDIO_inst|temp_address[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.304      ;
; 0.183 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.304      ;
; 0.183 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.304      ;
; 0.183 ; MDIO:MDIO_inst|loop_count[4]              ; MDIO:MDIO_inst|loop_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[34]           ; EEPROM:EEPROM_inst|This_MAC[35]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[31]           ; EEPROM:EEPROM_inst|This_MAC[32]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.184 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.305      ;
; 0.184 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.305      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[43]           ; EEPROM:EEPROM_inst|This_MAC[44]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.308      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[5]             ; EEPROM:EEPROM_inst|This_IP[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.308      ;
; 0.185 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.306      ;
; 0.187 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.309      ;
; 0.189 ; EEPROM:EEPROM_inst|This_MAC[32]           ; EEPROM:EEPROM_inst|This_MAC[33]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.312      ;
; 0.189 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.311      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[5]            ; EEPROM:EEPROM_inst|This_MAC[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.191 ; EEPROM:EEPROM_inst|This_MAC[40]           ; EEPROM:EEPROM_inst|This_MAC[41]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.313      ;
; 0.192 ; EEPROM:EEPROM_inst|This_MAC[45]           ; EEPROM:EEPROM_inst|This_MAC[46]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.206 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.328      ;
; 0.207 ; EEPROM:EEPROM_inst|shift_count[5]         ; EEPROM:EEPROM_inst|shift_count[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.329      ;
; 0.233 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.356      ;
; 0.233 ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.356      ;
; 0.233 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.356      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.174 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state_Tx.SENDMAC         ; state_Tx.SENDMAC         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.178 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.300      ;
; 0.178 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.300      ;
; 0.179 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; temp_IP[20]              ; temp_IP[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.302      ;
; 0.180 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.181 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; CRC32:CRC32_inst|crc[16] ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.303      ;
; 0.182 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.304      ;
; 0.186 ; CRC32:CRC32_inst|crc[17] ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.308      ;
; 0.187 ; data_count[10]           ; data_count[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.309      ;
; 0.188 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.311      ;
; 0.189 ; interframe[0]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.311      ;
; 0.189 ; interframe[0]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.311      ;
; 0.190 ; CRC32:CRC32_inst|crc[28] ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; CRC32:CRC32_inst|crc[4]  ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.312      ;
; 0.193 ; CRC32:CRC32_inst|crc[7]  ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.194 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.200 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.322      ;
; 0.201 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.322      ;
; 0.205 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; MAC_count[4]             ; MAC_count[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.326      ;
; 0.206 ; start_up[1]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.328      ;
; 0.211 ; start_up[1]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.333      ;
; 0.234 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; temp_MAC[3]              ; temp_MAC[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; temp_MAC[7]              ; temp_MAC[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.235 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.357      ;
; 0.236 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.359      ;
; 0.236 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.358      ;
; 0.236 ; temp_IP[15]              ; temp_IP[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.358      ;
; 0.236 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.358      ;
; 0.237 ; CRC32:CRC32_inst|crc[23] ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.237 ; CRC32:CRC32_inst|crc[25] ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.237 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.237 ; CRC32:CRC32_inst|crc[21] ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.237 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.238 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.361      ;
; 0.238 ; CRC32:CRC32_inst|crc[10] ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.360      ;
; 0.243 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.365      ;
; 0.245 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.367      ;
; 0.246 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.368      ;
; 0.249 ; CRC32:CRC32_inst|crc[18] ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.371      ;
; 0.250 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.255 ; temp_MAC[31]             ; temp_MAC[39]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.376      ;
; 0.256 ; CRC32:CRC32_inst|crc[0]  ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.378      ;
; 0.256 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.377      ;
; 0.272 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.395      ;
; 0.273 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.395      ;
; 0.273 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.395      ;
; 0.273 ; temp_MAC[4]              ; temp_MAC[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.395      ;
; 0.273 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.395      ;
; 0.274 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; temp_MAC[26]             ; temp_MAC[34]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.275 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.397      ;
; 0.275 ; CRC32:CRC32_inst|crc[30] ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.397      ;
; 0.275 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.397      ;
; 0.275 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.397      ;
; 0.276 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.398      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.300      ;
; 0.189 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.312      ;
; 0.269 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.271 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.276 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.399      ;
; 0.341 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.464      ;
; 0.412 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.536      ;
; 0.414 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.415 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.415 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.415 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.415 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.423 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.546      ;
; 0.423 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.546      ;
; 0.424 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.425 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.549      ;
; 0.425 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.426 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.427 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.470 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.594      ;
; 0.472 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.596      ;
; 0.473 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.597      ;
; 0.474 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.475 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.598      ;
; 0.483 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.607      ;
; 0.483 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.606      ;
; 0.483 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.606      ;
; 0.484 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.485 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.609      ;
; 0.485 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.609      ;
; 0.485 ; HB_counter[13] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.337 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.685      ;
; 37.397 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.066      ; 2.677      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 2.453      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 2.465      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.464      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.464      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.464      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.464      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 2.457      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.464      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.456      ;
; 37.455 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.464      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.271 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.676      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
; 38.489 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.458      ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.911 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 1.026      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 38.917 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.025      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.074 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.865      ;
; 39.079 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.860      ;
; 39.079 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.860      ;
; 39.079 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.860      ;
; 39.079 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.860      ;
; 39.079 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.860      ;
; 39.079 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 0.860      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.684 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.684 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.684 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.684 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.684 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.783 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.905      ;
; 0.783 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.905      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.793 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.915      ;
; 0.825 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.937      ;
; 0.825 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.937      ;
; 0.825 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.937      ;
; 0.825 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.937      ;
; 0.825 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.937      ;
; 0.850 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.971      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 0.880 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.003      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.050 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.174      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.154 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.275      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.324 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.446      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 2.223      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 2.219      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.131      ; 2.231      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.131      ; 2.231      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.131      ; 2.231      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.131      ; 2.231      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
; 1.998 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.222      ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 40.628 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.030      ; 0.760      ;
; 40.628 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.030      ; 0.760      ;
; 40.628 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.030      ; 0.760      ;
; 40.628 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.030      ; 0.760      ;
; 40.628 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.030      ; 0.760      ;
; 40.628 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.030      ; 0.760      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.630 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.763      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.902      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
; 40.767 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.028      ; 0.897      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
Worst Case Available Settling Time: 77.343 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.640  ; 0.136 ; 34.704   ; 0.684   ; 3.448               ;
;  PHY_CLK125                                           ; 4.640  ; 0.177 ; N/A      ; N/A     ; 3.448               ;
;  PHY_RX_CLOCK                                         ; 36.241 ; 0.136 ; N/A      ; N/A     ; 19.396              ;
;  PHY_RX_CLOCK_2                                       ; 33.689 ; 0.141 ; N/A      ; N/A     ; 39.703              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11.699 ; 0.138 ; 34.704   ; 0.684   ; 9.671               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.509 ; 0.174 ; 37.849   ; 40.628  ; 39.704              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.896 ; 0.173 ; N/A      ; N/A     ; 199.704             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PHY_CLK125                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK_2                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NCONFIG                                                                            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SI                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PTT_OFF1                                                                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PTT_OFF2                                                                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                ;
+------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; PHY_MDIO                                                                           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                                                                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE1                                                                              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                                                                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; NCONFIG                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; SCK                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PTT_OFF1                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PTT_OFF2                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0797 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0797 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.36e-09 V                   ; 2.36 V              ; -0.00896 V          ; 0.142 V                              ; 0.034 V                              ; 8.71e-10 s                  ; 8.58e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.36e-09 V                  ; 2.36 V             ; -0.00896 V         ; 0.142 V                             ; 0.034 V                             ; 8.71e-10 s                 ; 8.58e-10 s                 ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.36e-09 V                   ; 2.36 V              ; -0.00896 V          ; 0.142 V                              ; 0.034 V                              ; 8.71e-10 s                  ; 8.58e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.36e-09 V                  ; 2.36 V             ; -0.00896 V         ; 0.142 V                             ; 0.034 V                             ; 8.71e-10 s                 ; 8.58e-10 s                 ; No                        ; Yes                       ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SCK                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PTT_OFF1                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PTT_OFF2                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.85e-06 V                   ; 2.34 V              ; -0.00337 V          ; 0.186 V                              ; 0.025 V                              ; 1.13e-09 s                  ; 1.18e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.85e-06 V                  ; 2.34 V             ; -0.00337 V         ; 0.186 V                             ; 0.025 V                             ; 1.13e-09 s                 ; 1.18e-09 s                 ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.85e-06 V                   ; 2.34 V              ; -0.00337 V          ; 0.186 V                              ; 0.025 V                              ; 1.13e-09 s                  ; 1.18e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.85e-06 V                  ; 2.34 V             ; -0.00337 V         ; 0.186 V                             ; 0.025 V                             ; 1.13e-09 s                 ; 1.18e-09 s                 ; Yes                       ; Yes                       ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; NCONFIG                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; SCK                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PTT_OFF1                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PTT_OFF2                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.36e-09 V                   ; 2.69 V              ; -0.0276 V           ; 0.182 V                              ; 0.145 V                              ; 6.7e-10 s                   ; 6.81e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.36e-09 V                  ; 2.69 V             ; -0.0276 V          ; 0.182 V                             ; 0.145 V                             ; 6.7e-10 s                  ; 6.81e-10 s                 ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.36e-09 V                   ; 2.69 V              ; -0.0276 V           ; 0.182 V                              ; 0.145 V                              ; 6.7e-10 s                   ; 6.81e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.36e-09 V                  ; 2.69 V             ; -0.0276 V          ; 0.182 V                             ; 0.145 V                             ; 6.7e-10 s                  ; 6.81e-10 s                 ; No                        ; Yes                       ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 351        ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0          ; 0          ; 0          ; 247        ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK                                         ; false path ; false path ; false path ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK_2                                       ; 0          ; false path ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; 1183       ; 30         ; 2888       ; 1422       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                       ; false path ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; false path ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8569       ; 723        ; 2610       ; 846        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 50         ; 0          ; 16         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49         ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; 177        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 416        ; 136        ; 121        ; 7368       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 25         ; 80         ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0          ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; 0          ; 42         ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1921       ; 0          ; 0          ; 1159       ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 351        ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0          ; 0          ; 0          ; 247        ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK                                         ; false path ; false path ; false path ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK_2                                       ; 0          ; false path ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; 1183       ; 30         ; 2888       ; 1422       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                       ; false path ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; false path ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8569       ; 723        ; 2610       ; 846        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 50         ; 0          ; 16         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49         ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; 177        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 416        ; 136        ; 121        ; 7368       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 25         ; 80         ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0          ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; 0          ; 42         ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1921       ; 0          ; 0          ; 1159       ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0          ; 0        ; false path ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; false path ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 80         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 32       ; 0          ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0          ; 0        ; false path ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; false path ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 80         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 32       ; 0          ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 70    ; 70   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; Base      ; Constrained ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; Base      ; Constrained ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; Base      ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                      ; Comment                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CONFIG                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MODE1                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_DV                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[0]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[1]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[2]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[3]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                    ; Comment                                                                               ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED1                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED2                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED3                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED4                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED5                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED6                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED7                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED8                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED9                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED10                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NODE_ADDR_CS                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDC                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[0]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[1]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[2]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[3]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_CLOCK                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_EN                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCK                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SI                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STATUS_LED                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                      ; Comment                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CONFIG                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MODE1                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_DV                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[0]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[1]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[2]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[3]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                    ; Comment                                                                               ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED1                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED2                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED3                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED4                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED5                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED6                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED7                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED8                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED9                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED10                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NODE_ADDR_CS                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDC                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[0]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[1]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[2]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[3]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_CLOCK                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_EN                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCK                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SI                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STATUS_LED                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Feb 13 11:37:44 2025
Info: Command: quartus_sta Bootloader -c Bootloader
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 27 assignments for entity "Angelia" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Angelia -section_id Top was ignored
Warning (20013): Ignored 3 assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Mercury -section_id "Root Region" was ignored
Warning (20013): Ignored 28 assignments for entity "OzyII" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS IF_clk -to IF_clk -entity OzyII was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS Tx_clock_2 -to Tx_clock_2 -entity OzyII was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity OzyII -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ucj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'Bootloader.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 4.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.640               0.000 PHY_CLK125 
    Info (332119):    11.699               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.509               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    33.689               0.000 PHY_RX_CLOCK_2 
    Info (332119):    35.896               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    36.241               0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 PHY_RX_CLOCK 
    Info (332119):     0.351               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.360               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.407               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.408               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.410               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 34.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.704               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.849               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.506               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.352               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.753               0.000 PHY_CLK125 
    Info (332119):     9.671               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.669               0.000 PHY_RX_CLOCK 
    Info (332119):    39.706               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.716               0.000 PHY_RX_CLOCK_2 
    Info (332119):   199.704               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
    Info (332114): Worst Case Available Settling Time: 74.384 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.169               0.000 PHY_CLK125 
    Info (332119):    12.202               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.043               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    34.297               0.000 PHY_RX_CLOCK_2 
    Info (332119):    36.407               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    36.679               0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 PHY_RX_CLOCK 
    Info (332119):     0.334               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.335               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.335               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.336               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.349               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 35.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.422               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.140               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.333               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.176               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.786               0.000 PHY_CLK125 
    Info (332119):     9.783               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.697               0.000 PHY_RX_CLOCK 
    Info (332119):    39.703               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.704               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
    Info (332114): Worst Case Available Settling Time: 75.010 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.432               0.000 PHY_CLK125 
    Info (332119):    16.281               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.381               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.867               0.000 PHY_RX_CLOCK_2 
    Info (332119):    38.121               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    38.235               0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 PHY_RX_CLOCK 
    Info (332119):     0.138               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.141               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.173               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.174               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.177               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 37.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.337               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.911               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.684               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    40.628               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.448               0.000 PHY_CLK125 
    Info (332119):     9.897               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.396               0.000 PHY_RX_CLOCK 
    Info (332119):    39.707               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.779               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.778               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
    Info (332114): Worst Case Available Settling Time: 77.343 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 707 megabytes
    Info: Processing ended: Thu Feb 13 11:37:47 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


