v 20081231 1
L 300 200 300 800 3 0 0 0 -1 -1
L 300 800 700 800 3 0 0 0 -1 -1
T 100 1500 5 10 0 0 0 0 1
device=SPICE
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1100 500 1300 500 1 0 1
{
T 1300 350 5 8 0 1 0 6 1
pinnumber=4
T 1600 650 5 8 0 0 180 8 1
pinseq=4
T 1300 550 9 8 0 1 0 6 1
pinlabel=Y
T 950 500 5 8 0 1 0 8 1
pintype=io
}
P 300 100 0 100 1 0 1
{
T 0 -50 5 8 0 1 0 0 1
pinnumber=3
T 1600 800 5 8 0 0 180 8 1
pinseq=3
T 0 150 9 8 0 1 0 0 1
pinlabel=C
T 350 100 5 8 0 1 0 2 1
pintype=in
}
P 300 900 0 900 1 0 1
{
T 0 750 5 8 0 1 0 0 1
pinnumber=1
T 1600 1100 5 8 0 0 180 8 1
pinseq=1
T 0 950 9 8 0 1 0 0 1
pinlabel=A
T 350 900 5 8 0 1 0 2 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 0 350 5 8 0 1 0 0 1
pinnumber=2
T 1600 950 5 8 0 0 180 8 1
pinseq=2
T 0 550 9 8 0 1 0 0 1
pinlabel=B
T 350 500 5 8 0 1 0 2 1
pintype=in
}
L 300 200 300 0 3 0 0 0 -1 -1
L 300 1000 300 800 3 0 0 0 -1 -1
T 400 900 8 10 1 1 0 0 1
refdes=A?
T 100 1700 5 10 0 0 0 0 1
description=XSPICE digital NAND gate with 3 inputs
T 100 1900 5 10 0 0 0 0 1
value=D_NAND_3
T 100 2200 5 10 0 0 0 0 1
input_load=1.0e-12
T 100 2400 5 10 0 0 0 0 1
fall_delay=1.0e-9
T 100 2600 5 10 0 0 0 0 1
rise_delay=1.0e-9
