<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'clahe_top/src_TLAST' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:38.494+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'calc_lut_body_stream' (Loop: resdistribute2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('tileHist_V_addr_6_write_ln354', clahe_fpga/.settings/clahe.cpp:354) of variable 'add_ln214', clahe_fpga/.settings/clahe.cpp:354 on array 'tileHist.V', clahe_fpga/.settings/clahe.cpp:296 and 'load' operation ('oldval.V', clahe_fpga/.settings/clahe.cpp:356) on array 'tileHist.V', clahe_fpga/.settings/clahe.cpp:296." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:12.366+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'calc_lut_body_stream' (Loop: make_histogram): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('tileHist_V_addr_2_write_ln320', clahe_fpga/.settings/clahe.cpp:320) of constant 210 on array 'tileHist.V', clahe_fpga/.settings/clahe.cpp:296 and 'load' operation ('tileHist_V_load', clahe_fpga/.settings/clahe.cpp:325) on array 'tileHist.V', clahe_fpga/.settings/clahe.cpp:296." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:12.348+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'tileHist.V' (clahe_fpga/.settings/clahe.cpp:296)." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:10.467+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_outer' to 'dataflow_in_loop_out' (clahe_fpga/.settings/clahe.cpp:267:3)" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:09.013+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'interpolation_stream_2buf' to 'interpolation_stream' (clahe_fpga/.settings/clahe.cpp:15:43)" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:08.704+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'body' (clahe_fpga/.settings/clahe.cpp:594:55) in function 'interpolation_stream_2buf' : &#xA;&#xA;&#xA;more than one sub loop." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:08.205+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (clahe_fpga/.settings/clahe.cpp:678)." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:04.732+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (clahe_fpga/.settings/clahe.cpp:678)." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:33:04.099+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file clahe_fpga/.settings/clahe.cpp" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:30:03.684+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: clahe_fpga/.settings/clahe.cpp:688:29" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:29:37.402+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:29:13.573+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement." projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:29:13.562+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1767125 ns  Iteration: 11  Process: /apatb_clahe_top_top/AESL_inst_clahe_top/interpolation_stream_U0/clahe_top_fadd_32ns_32ns_32_5_full_dsp_1_U98/clahe_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/cad/xilinx/Vivado-2019.1/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:43:25.842+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/ip/xil_defaultlib/clahe_top_ap_sitofp_4_no_dsp_32.vhd:196]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package floating_point_v7_1_8.vt2mutils&#xA;Compiling package floating_point_v7_1_8.vt2mcomps&#xA;Compiling module xil_defaultlib.clahe_top_AXILiteS_s_axi&#xA;Compiling module xil_defaultlib.axis2streams&#xA;Compiling module xil_defaultlib.calc_lut_body_stream_mask_table3...&#xA;Compiling module xil_defaultlib.calc_lut_body_stream_mask_table3...&#xA;Compiling module xil_defaultlib.calc_lut_body_stream_one_half_ta...&#xA;Compiling module xil_defaultlib.calc_lut_body_stream_one_half_ta...&#xA;Compiling module xil_defaultlib.calc_lut_body_stream_tileHist_V_...&#xA;Compiling module xil_defaultlib.calc_lut_body_stream_tileHist_V(...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture clahe_top_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.clahe_top_ap_fmul_2_max_dsp_32 [clahe_top_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.clahe_top_fmul_32ns_32ns_32_4_ma...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=39,nor...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=64,resu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture clahe_top_ap_uitofp_4_no_dsp_32_arch of entity xil_defaultlib.clahe_top_ap_uitofp_4_no_dsp_32 [clahe_top_ap_uitofp_4_no_dsp_32_...]&#xA;Compiling module xil_defaultlib.clahe_top_uitofp_32ns_32_6_1(ID=...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture clahe_top_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.clahe_top_ap_fpext_0_no_dsp_32 [clahe_top_ap_fpext_0_no_dsp_32_d...]&#xA;Compiling module xil_defaultlib.clahe_top_fpext_32ns_64_2_1(ID=1...&#xA;Compiling module xil_defaultlib.clahe_top_sdiv_11ns_17s_16_15_se...&#xA;Compiling module xil_defaultlib.clahe_top_sdiv_11ns_17s_16_15_se...&#xA;Compiling module xil_defaultlib.clahe_top_sdiv_11ns_17s_16_15_se...&#xA;Compiling module xil_defaultlib.calc_lut_body_stream&#xA;Compiling module xil_defaultlib.dataflow_in_loop_out&#xA;Compiling module xil_defaultlib.calc_lut_stream&#xA;Compiling module xil_defaultlib.interpolation_stream_ind1_p_rom&#xA;Compiling module xil_defaultlib.interpolation_stream_ind1_p(Data...&#xA;Compiling module xil_defaultlib.interpolation_stream_ind2_p_rom&#xA;Compiling module xil_defaultlib.interpolation_stream_ind2_p(Data...&#xA;Compiling module xil_defaultlib.interpolation_stream_xa1_p_rom&#xA;Compiling module xil_defaultlib.interpolation_stream_xa1_p(DataW...&#xA;Compiling module xil_defaultlib.interpolation_stream_xa_p_rom&#xA;Compiling module xil_defaultlib.interpolation_stream_xa_p(DataWi...&#xA;Compiling module xil_defaultlib.interpolation_stream_buf_0_0_ram&#xA;Compiling module xil_defaultlib.interpolation_stream_buf_0_0(Dat...&#xA;Compiling module xil_defaultlib.saturate_cast&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture clahe_top_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.clahe_top_ap_fadd_3_full_dsp_32 [clahe_top_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.clahe_top_fadd_32ns_32ns_32_5_fu...&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture clahe_top_ap_fsub_3_full_dsp_32_arch of entity xil_defaultlib.clahe_top_ap_fsub_3_full_dsp_32 [clahe_top_ap_fsub_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.clahe_top_fsub_32ns_32ns_32_5_fu...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=31,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture clahe_top_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.clahe_top_ap_sitofp_4_no_dsp_32 [clahe_top_ap_sitofp_4_no_dsp_32_...]&#xA;Compiling module xil_defaultlib.clahe_top_sitofp_32ns_32_6_1(ID=...&#xA;Compiling module xil_defaultlib.clahe_top_mux_164_8_1_1(ID=1,din...&#xA;Compiling module xil_defaultlib.interpolation_stream&#xA;Compiling module xil_defaultlib.stream2axis&#xA;Compiling module xil_defaultlib.fifo_w8_d180_A&#xA;Compiling module xil_defaultlib.fifo_w8_d259200_A&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A&#xA;Compiling module xil_defaultlib.start_for_calc_lut_stream_U0_shi...&#xA;Compiling module xil_defaultlib.start_for_calc_lut_stream_U0&#xA;Compiling module xil_defaultlib.start_for_interpolation_stream_U...&#xA;Compiling module xil_defaultlib.start_for_interpolation_stream_U...&#xA;Compiling module xil_defaultlib.start_for_stream2axis_U0_shiftRe...&#xA;Compiling module xil_defaultlib.start_for_stream2axis_U0&#xA;Compiling module xil_defaultlib.clahe_top&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2073600)&#xA;Compiling module xil_defaultlib.AESL_axi_s_src&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.apatb_clahe_top_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot clahe_top&#xA;&#xA;&#xA;****** Webtalk v2019.1.3 (64-bit)&#xA;  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019&#xA;  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/xsim.dir/clahe_top/webtalk/xsim_webtalk.tcl -notrace&#xA;webtalk_transmit: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:06 . Memory (MB): peak = 489.559 ; gain = 0.000 ; free physical = 132626 ; free virtual = 164099" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:39:05.373+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/ip/xil_defaultlib/clahe_top_ap_fsub_3_full_dsp_32.vhd:201]" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:38:45.408+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/ip/xil_defaultlib/clahe_top_ap_fadd_3_full_dsp_32.vhd:201]" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:38:44.505+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/ip/xil_defaultlib/clahe_top_ap_fpext_0_no_dsp_32.vhd:190]" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:38:42.378+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/ip/xil_defaultlib/clahe_top_ap_uitofp_4_no_dsp_32.vhd:196]" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:38:39.131+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/hlab/kokihonda/clahe_fpga/solution1/sim/verilog/ip/xil_defaultlib/clahe_top_ap_fmul_2_max_dsp_32.vhd:201]" projectName="clahe_fpga" solutionName="solution1" date="2020-11-28T16:38:38.288+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
