// Seed: 3799038091
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1
);
  buf primCall (id_0, id_1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_12, id_13, id_14, id_15, id_16;
  always id_10 <= -1;
  assign id_12 = -1'h0;
  always
    if (-1'h0) assign id_12 = 1;
    else $display(id_13);
  assign id_12 = id_13;
  wire id_17, id_18, id_19;
  module_0 modCall_1 ();
  wire id_20;
  wire id_21;
  assign id_2 = id_16;
endmodule
