# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/numarator_59.v" \
"../../../../Lab2.srcs/sources_1/new/PoartaOr.v" \
"../../../../Lab2.srcs/sources_1/new/PoartaAnd.v" \
"../../../../Lab2.srcs/sources_1/new/bin2bcd.v" \
"../../../../Lab2.ip_user_files/bd/schema/ip/schema_numarator_59_0_2/sim/schema_numarator_59_0_2.v" \
"../../../../Lab2.ip_user_files/bd/schema/ip/schema_PoartaOr_0_2/sim/schema_PoartaOr_0_2.v" \
"../../../../Lab2.ip_user_files/bd/schema/ip/schema_PoartaAnd_0_2/sim/schema_PoartaAnd_0_2.v" \
"../../../../Lab2.ip_user_files/bd/schema/ip/schema_numarator_59_1_1/sim/schema_numarator_59_1_1.v" \
"../../../../Lab2.ip_user_files/bd/schema/ip/schema_bin2bcd_0_1/sim/schema_bin2bcd_0_1.v" \
"../../../../Lab2.ip_user_files/bd/schema/ip/schema_bin2bcd_1_1/sim/schema_bin2bcd_1_1.v" \
"../../../../Lab2.ip_user_files/bd/schema/sim/schema.v" \
"../../../../Lab2.gen/sources_1/bd/schema/hdl/schema_wrapper.v" \
"../../../../Lab2.srcs/sim_1/new/verif.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
