

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Wed Aug  1 04:33:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.89|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      -|       0|   1033|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     182|    206|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     94|
|Register         |        -|      -|     869|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      6|    1051|   1333|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +------------------+----------------+---------+-------+-----+-----+
    |pwm_ctrl_s_axi_U  |pwm_ctrl_s_axi  |        2|      0|  182|  206|
    +------------------+----------------+---------+-------+-----+-----+
    |Total             |                |        2|      0|  182|  206|
    +------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_16s_1bkb_U1  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U2  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U3  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U4  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U5  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U6  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |accumulator_V_load_o_fu_330_p2  |     +    |      0|  0|  23|           1|          16|
    |r_V_1_1_fu_304_p2               |     +    |      0|  0|  40|          33|          33|
    |r_V_1_2_fu_372_p2               |     +    |      0|  0|  40|          33|          33|
    |r_V_1_3_fu_427_p2               |     +    |      0|  0|  40|          33|          33|
    |r_V_1_4_fu_478_p2               |     +    |      0|  0|  40|          33|          33|
    |r_V_1_5_fu_529_p2               |     +    |      0|  0|  40|          33|          33|
    |r_V_1_fu_259_p2                 |     +    |      0|  0|  40|          33|          33|
    |tmp_14_fu_367_p2                |     +    |      0|  0|  23|           1|          16|
    |tmp_18_fu_422_p2                |     +    |      0|  0|  23|           1|          16|
    |tmp_22_fu_473_p2                |     +    |      0|  0|  23|           1|          16|
    |tmp_26_fu_524_p2                |     +    |      0|  0|  23|           1|          16|
    |tmp_30_fu_572_p2                |     +    |      0|  0|  23|           1|          16|
    |tmp_8_fu_299_p2                 |     +    |      0|  0|  23|           1|          16|
    |r_V_fu_187_p2                   |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_11001       |    and   |      0|  0|   8|           1|           1|
    |or_cond1_fu_228_p2              |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_294_p2               |    and   |      0|  0|   8|           1|           1|
    |tmp7_fu_681_p2                  |    and   |      0|  0|  13|           6|           6|
    |tmp8_fu_662_p2                  |    and   |      0|  0|  13|           6|           6|
    |tmp_15_5_fu_687_p2              |    and   |      0|  0|  13|           6|           6|
    |tmp_10_1_fu_449_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_10_2_fu_500_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_10_3_fu_548_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_10_4_fu_577_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_10_5_fu_612_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_10_fu_398_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_1_fu_203_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_2_fu_209_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_3_fu_215_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_4_fu_290_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_5_1_fu_308_p2               |   icmp   |      0|  0|  13|          15|           1|
    |tmp_5_2_fu_376_p2               |   icmp   |      0|  0|  13|          15|           1|
    |tmp_5_3_fu_431_p2               |   icmp   |      0|  0|  13|          15|           1|
    |tmp_5_4_fu_482_p2               |   icmp   |      0|  0|  13|          15|           1|
    |tmp_5_5_fu_533_p2               |   icmp   |      0|  0|  13|          15|           1|
    |tmp_5_fu_264_p2                 |   icmp   |      0|  0|  13|          15|           1|
    |tmp_6_fu_197_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_fu_286_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |p_out_p_V_flag_1_fu_621_p2      |    or    |      0|  0|   8|           1|           1|
    |tmp1_fu_617_p2                  |    or    |      0|  0|   8|           1|           1|
    |tmp2_fu_232_p2                  |    or    |      0|  0|   8|           1|           1|
    |out_V                           |  select  |      0|  0|   6|           1|           6|
    |out_p_V_loc_1_fu_700_p3         |  select  |      0|  0|   6|           1|           6|
    |out_p_V_new_1_fu_693_p3         |  select  |      0|  0|   6|           1|           6|
    |p_out_p_V_load_fu_605_p3        |  select  |      0|  0|   6|           1|           2|
    |p_out_p_V_new_1_4_fu_713_p3     |  select  |      0|  0|   6|           1|           6|
    |p_out_p_V_new_1_fu_706_p3       |  select  |      0|  0|   2|           1|           2|
    |tmp_11_fu_355_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_12_fu_360_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_15_fu_410_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_16_fu_415_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_19_fu_461_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_20_fu_466_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_23_fu_512_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_24_fu_517_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_27_fu_560_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_28_fu_565_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_31_fu_589_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_32_fu_594_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_7_fu_335_p3                 |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   8|           1|           2|
    |tmp5_fu_656_p2                  |    xor   |      0|  0|  13|           6|           2|
    |tmp9_fu_675_p2                  |    xor   |      0|  0|  13|           6|           2|
    |tmp_14_1_fu_637_p2              |    xor   |      0|  0|  13|           6|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1033|         566|         778|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |m_V_address0             |  38|          7|    3|         21|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  94|         18|    6|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |OP1_V_reg_828                                |  33|   0|   33|          0|
    |accumulator_V                                |  16|   0|   16|          0|
    |accumulator_V_load_reg_793                   |  16|   0|   16|          0|
    |ap_CS_fsm                                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_accumulator_V_load_reg_793  |  16|   0|   16|          0|
    |ap_reg_pp0_iter1_or_cond_reg_937             |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp2_reg_848                |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_3_reg_821               |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_931                 |   1|   0|    1|          0|
    |min_duty_V_read_reg_776                      |  16|   0|   16|          0|
    |or_cond_reg_937                              |   1|   0|    1|          0|
    |out_p_V                                      |   6|   0|    6|          0|
    |p_Val2_1_reg_911                             |  33|   0|   33|          0|
    |p_Val2_2_reg_966                             |  33|   0|   33|          0|
    |p_Val2_3_reg_1003                            |  33|   0|   33|          0|
    |p_Val2_4_reg_1045                            |  33|   0|   33|          0|
    |p_Val2_5_reg_1082                            |  33|   0|   33|          0|
    |p_Val2_s_reg_865                             |  33|   0|   33|          0|
    |p_out_p_V_flag_1_reg_1145                    |   1|   0|    1|          0|
    |p_out_p_V_load_reg_1134                      |   6|   0|    6|          0|
    |r_V_1_1_reg_949                              |  33|   0|   33|          0|
    |r_V_1_2_reg_986                              |  33|   0|   33|          0|
    |r_V_1_3_reg_1028                             |  33|   0|   33|          0|
    |r_V_1_4_reg_1065                             |  33|   0|   33|          0|
    |r_V_1_5_reg_1102                             |  33|   0|   33|          0|
    |r_V_1_reg_894                                |  33|   0|   33|          0|
    |r_V_reg_783                                  |  17|   0|   17|          0|
    |reg_175                                      |  16|   0|   16|          0|
    |tmp2_reg_848                                 |   1|   0|    1|          0|
    |tmp_10_1_reg_1055                            |   1|   0|    1|          0|
    |tmp_10_2_reg_1092                            |   1|   0|    1|          0|
    |tmp_10_3_reg_1119                            |   1|   0|    1|          0|
    |tmp_10_4_reg_1129                            |   1|   0|    1|          0|
    |tmp_10_5_reg_1140                            |   1|   0|    1|          0|
    |tmp_10_reg_1018                              |   1|   0|    1|          0|
    |tmp_13_reg_959                               |  16|   0|   16|          0|
    |tmp_14_reg_981                               |  16|   0|   16|          0|
    |tmp_17_reg_996                               |  16|   0|   16|          0|
    |tmp_18_reg_1023                              |  16|   0|   16|          0|
    |tmp_1_reg_811                                |   1|   0|    1|          0|
    |tmp_21_reg_1038                              |  16|   0|   16|          0|
    |tmp_22_reg_1060                              |  16|   0|   16|          0|
    |tmp_25_reg_1075                              |  16|   0|   16|          0|
    |tmp_26_reg_1097                              |  16|   0|   16|          0|
    |tmp_29_reg_1112                              |  16|   0|   16|          0|
    |tmp_2_reg_816                                |   1|   0|    1|          0|
    |tmp_30_reg_1124                              |  16|   0|   16|          0|
    |tmp_34_reg_870                               |  15|   0|   15|          0|
    |tmp_36_reg_916                               |  15|   0|   15|          0|
    |tmp_38_reg_971                               |  15|   0|   15|          0|
    |tmp_3_reg_821                                |   1|   0|    1|          0|
    |tmp_40_reg_1008                              |  15|   0|   15|          0|
    |tmp_42_reg_1050                              |  15|   0|   15|          0|
    |tmp_44_reg_1087                              |  15|   0|   15|          0|
    |tmp_5_1_reg_954                              |   1|   0|    1|          0|
    |tmp_5_2_reg_991                              |   1|   0|    1|          0|
    |tmp_5_3_reg_1033                             |   1|   0|    1|          0|
    |tmp_5_4_reg_1070                             |   1|   0|    1|          0|
    |tmp_5_5_reg_1107                             |   1|   0|    1|          0|
    |tmp_5_reg_899                                |   1|   0|    1|          0|
    |tmp_6_reg_806                                |   1|   0|    1|          0|
    |tmp_8_reg_944                                |  16|   0|   16|          0|
    |tmp_9_reg_904                                |  16|   0|   16|          0|
    |tmp_cast_reg_885                             |  16|   0|   33|         17|
    |tmp_reg_931                                  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 869|   0|  886|         17|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |     ctrl     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V               | out |    6|   ap_none  |     out_V    |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

