I 000056 55 2089          1519516247783 absminmaxsomsub
(_unit VHDL (absminmaxsomsub 0 26(absminmaxsomsub 0 42))
	(_version vd0)
	(_time 1519516247784 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/absminmaxsomsub.vhd\))
	(_parameters tan)
	(_code 5d09545e0b0b0a4b0a584407595b095b5c5a555a5e)
	(_ent
		(_time 1519516247780)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsom -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tabs -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tsub -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tmm -2 0 32 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -3 ((_dto i 2 i 0)))))
		(_port (_int C 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3 ((_dto c 5 i 0)))))
		(_port (_int a 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3 ((_dto c 6 i 0)))))
		(_port (_int b 2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3 ((_dto c 7 i 0)))))
		(_port (_int f 3 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3 ((_dto c 8 i 0)))))
		(_sig (_int min 4 0 45(_arch(_uni))))
		(_sig (_int max 4 0 45(_arch(_uni))))
		(_sig (_int absa 4 0 45(_arch(_uni))))
		(_sig (_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(4))(_sens(1)(2)))))
			(line__53(_arch 1 0 53(_assignment (_trgt(5))(_sens(1)(2)))))
			(line__55(_arch 2 0 55(_assignment (_trgt(6))(_sens(1)))))
			(line__57(_arch 3 0 57(_assignment (_trgt(7))(_sens(2)))))
			(unidade_funcional(_arch 4 0 59(_assignment (_trgt(3))(_sens(4)(5)(6)(7)(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . absminmaxsomsub 9 -1)
)
I 000047 55 813           1519516247835 And_NE
(_unit VHDL (and_ne 0 25(and_ne 0 35))
	(_version vd0)
	(_time 1519516247836 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/And_NE.vhd\))
	(_parameters tan)
	(_code 8cd885828adbdc99d889c9d6d88a8d8ad98a8889da)
	(_ent
		(_time 1519516247833)
	)
	(_object
		(_gen (_int NE -1 0 27 \4\ (_ent gms((i 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{NE-1~downto~0}~12 0 30(_array -2 ((_dto c 1 i 0)))))
		(_port (_int Sp 0 0 30(_ent(_in))))
		(_port (_int P -2 0 31(_ent(_out))))
		(_var (_int temp -2 0 46(_prcs 0((i 3)))))
		(_prcs
			(And_NE(_arch 0 0 41(_prcs (_simple)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . And_NE 2 -1)
)
I 000055 55 1147          1519516247748 bufferTristate
(_unit VHDL (buffertristate 0 25(buffertristate 0 38))
	(_version vd0)
	(_time 1519516247749 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/buffertristate.vhd\))
	(_parameters tan)
	(_code 2e7a242b7e797c3829213b757d292a292c2827292d)
	(_ent
		(_time 1519516247743)
	)
	(_object
		(_gen (_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tenable -2 0 28 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tdisable -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port (_int Oe -3 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 33(_array -3 ((_dto c 1 i 0)))))
		(_port (_int I 0 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 34(_array -3 ((_dto c 2 i 0)))))
		(_port (_int O 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . bufferTristate 3 -1)
)
I 000049 55 2073          1519516247769 contador
(_unit VHDL (contador 0 26(contador 0 45))
	(_version vd0)
	(_time 1519516247770 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/contador.vhd\))
	(_parameters tan)
	(_code 4d19464f4f1a4c5a4d1e5c17184b1b4a4f4b4e4b1b)
	(_ent
		(_time 1519516247764)
	)
	(_object
		(_gen (_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tcarga -2 0 30 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen (_int Tcount -2 0 31 \3 ns\ (_ent gms((ns 4613937818241073152)))))
		(_port (_int C -3 0 34(_ent(_in)(_event))))
		(_port (_int LC -3 0 35(_ent(_in))))
		(_port (_int R -3 0 36(_ent(_in)(_event))))
		(_port (_int UD -3 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 38(_array -3 ((_dto c 4 i 0)))))
		(_port (_int D 0 0 38(_ent(_in)(_lastevent))))
		(_port (_int U -3 0 39(_ent(_out))))
		(_port (_int Z -3 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 41(_array -3 ((_dto c 5 i 0)))))
		(_port (_int Q 1 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 48(_array -3 ((_dto c 6 i 0)))))
		(_cnst (_int Zero 2 0 48(_arch((_others(i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 49(_array -3 ((_dto c 7 i 0)))))
		(_cnst (_int TudoUm 3 0 49(_arch((_others(i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 54(_array -3 ((_dto c 8 i 0)))))
		(_sig (_int Qi 4 0 54(_arch(_uni))))
		(_prcs
			(count(_arch 0 0 60(_prcs (_trgt(8))(_sens(0)(2)(8)(1)(3)(4))(_dssslsensitivity 2))))
			(line__92(_arch 1 0 92(_assignment (_trgt(7))(_sens(8)))))
			(line__93(_arch 2 0 93(_assignment (_trgt(6))(_sens(8)))))
			(line__95(_arch 3 0 95(_assignment (_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contador 9 -1)
)
I 000044 55 2128          1519823154684 CSA
(_unit VHDL (csa 0 25(csa 0 40))
	(_version vd0)
	(_time 1519823154685 2018.02.28 10:05:54)
	(_source (\./compile/CSA.vhd\))
	(_parameters tan)
	(_code b6b0e0e3b3e1e3a0b6e0a5ece6b0b5b1b5b0b7b0b5)
	(_ent
		(_time 1519516247857)
	)
	(_comp
		(FA
			(_object
				(_port (_int ci -2 0 45(_ent (_in))))
				(_port (_int x -2 0 46(_ent (_in))))
				(_port (_int y -2 0 47(_ent (_in))))
				(_port (_int co -2 0 48(_ent (_out))))
				(_port (_int s -2 0 49(_ent (_out))))
			)
		)
	)
	(_generate CSA 0 57(_for 5 )
		(_inst FAx 0 58(_comp FA)
			(_port
				((ci)(Z(_object 1)))
				((x)(X(_object 1)))
				((y)(Y(_object 1)))
				((co)(C(_index 1)))
				((s)(S(_object 1)))
			)
			(_use (_ent . FA)
			)
		)
		(_object
			(_cnst (_int I 5 0 57(_arch)))
		)
	)
	(_inst FA_NB 0 68(_comp FA)
		(_port
			((ci)(Z(_index 2)))
			((x)(X(_index 3)))
			((y)(Y(_index 4)))
			((co)(Cout))
			((s)(S(_index 5)))
		)
		(_use (_ent . FA)
		)
	)
	(_object
		(_gen (_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_port (_int Cin -2 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 31(_array -2 ((_dto c 6 i 0)))))
		(_port (_int X 0 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 32(_array -2 ((_dto c 7 i 0)))))
		(_port (_int Y 1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 33(_array -2 ((_dto c 8 i 0)))))
		(_port (_int Z 2 0 33(_ent(_in))))
		(_port (_int Cout -2 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -2 ((_dto c 9 i 0)))))
		(_port (_int C 3 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 36(_array -2 ((_dto c 10 i 0)))))
		(_port (_int S 4 0 36(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~{NB-2}~13 0 57(_scalar (_to i 0 c 11))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment (_alias((c(0))(Cin)))(_trgt(5(0)))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CSA 12 -1)
)
I 000054 55 994           1519516247757 Decodificador
(_unit VHDL (decodificador 0 24(decodificador 0 31))
	(_version vd0)
	(_time 1519516247758 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Decodificador.vhd\))
	(_parameters tan)
	(_code 3e6a323b6e69692869692a646638383837383d383f)
	(_ent
		(_time 1519516247755)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1 ((_dto i 2 i 0)))))
		(_port (_int In0 0 0 26(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Sai 1 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 33686274)
		(33686018 33686019)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686019 33686018)
		(16843009 16843009)
	)
	(_model . Decodificador 1 -1)
)
I 000050 55 1091          1519516247642 DeslocaD1
(_unit VHDL (deslocad1 0 26(deslocad1 0 37))
	(_version vd0)
	(_time 1519516247643 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/deslocad1.vhd\))
	(_parameters tan)
	(_code d084d382d58687c682d1968a82d6d1d6d4d3d1d6d4)
	(_ent
		(_time 1519516247637)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tdesl1 -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int In1 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(1))(_sens(0(_range 3)))(_read(0(_range 4))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . DeslocaD1 5 -1)
)
I 000050 55 1118          1519516247736 DeslocaD3
(_unit VHDL (deslocad3 0 26(deslocad3 0 37))
	(_version vd0)
	(_time 1519516247737 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/deslocad3.vhd\))
	(_parameters tan)
	(_code 2e7a222a7e7879387c2f68747c282f282a2d2d282a)
	(_ent
		(_time 1519516247732)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tdesl3 -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int In1 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(1))(_sens(0(_range 3)))(_read(0(_range 4))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
	)
	(_model . DeslocaD3 5 -1)
)
I 000051 55 1667          1519516247721 deslocador
(_unit VHDL (deslocador 0 25(deslocador 0 42))
	(_version vd0)
	(_time 1519516247722 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/deslocador.vhd\))
	(_parameters tan)
	(_code 1e4a12194e4849084f1d58444c181f181a1848191c)
	(_ent
		(_time 1519516247715)
	)
	(_block deslocador 0 47
		(_object
			(_sig (_int GUARD -4 0 47(_arch(_uni(_code 3)))))
			(_prcs
				(line__47(_arch 0 0 47(_prcs (_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
				(line__49(_arch 1 0 49(_assignment (_trgt(6))(_sens(7)(1)(2)(3)(4)))))
				(line__53(_arch 2 0 53(_assignment (_trgt(5))(_sens(7)(1)(3)(4(0))(4(_index 4)))(_read(4(_index 5))))))
			)
		)
	)
	(_object
		(_gen (_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tcarga -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen (_int Tdesl -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port (_int Clk -3 0 32(_ent(_in)(_event))))
		(_port (_int D_E -3 0 33(_ent(_in))))
		(_port (_int InBit -3 0 34(_ent(_in))))
		(_port (_int T_D -3 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3 ((_dto c 6 i 0)))))
		(_port (_int InA 0 0 36(_ent(_in))))
		(_port (_int SaiBit -3 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 38(_array -3 ((_dto c 7 i 0)))))
		(_port (_int OutA 1 0 38(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . deslocador 8 -1)
)
I 000064 55 1273          1519516247690 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 38))
	(_version vd0)
	(_time 1519516247691 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code ffabfcafaca9a8e9adafb9a5adf9fef9fbf9a9f8fd)
	(_ent
		(_time 1519516247684)
	)
	(_object
		(_gen (_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int NBD -1 0 28 \1\ (_ent gms((i 1)))))
		(_gen (_int Tprop -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port (_int DE -3 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 33(_array -3 ((_dto c 1 i 0)))))
		(_port (_int I 0 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 34(_array -3 ((_dto c 2 i 0)))))
		(_port (_int O 1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 41(_array -3 ((_dto c 3 i 0)))))
		(_cnst (_int Zer 2 0 41(_arch((_others(i 2))))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . deslocador_combinatorio 4 -1)
)
I 000052 55 2293          1519516247705 DualRegFile
(_unit VHDL (dualregfile 0 25(dualregfile 0 43))
	(_version vd0)
	(_time 1519516247706 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/DualRegFile.vhd\))
	(_parameters tan)
	(_code 0f5b03085c585a195f5c1d555b090809090906095c)
	(_ent
		(_time 1519516247702)
	)
	(_object
		(_gen (_int NBend -1 0 27 \4\ (_ent gms((i 4)))))
		(_gen (_int NBdado -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tread -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int clk -3 0 33(_ent(_in)(_event))))
		(_port (_int we -3 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 35(_array -3 ((_dto c 3 i 0)))))
		(_port (_int dadoina 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~12 0 36(_array -3 ((_dto c 4 i 0)))))
		(_port (_int enda 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~122 0 37(_array -3 ((_dto c 5 i 0)))))
		(_port (_int endb 2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~124 0 38(_array -3 ((_dto c 6 i 0)))))
		(_port (_int dadoouta 3 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~126 0 39(_array -3 ((_dto c 7 i 0)))))
		(_port (_int dadooutb 4 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 47(_array -3 ((_dto c 8 i 0)))))
		(_type (_int ram_type 0 46(_array 5 ((_to i 0 c 9)))))
		(_sig (_int ram 6 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 54(_array -3 ((_dto c 10 i 0)))))
		(_sig (_int enda_reg 7 0 54(_arch(_uni))))
		(_sig (_int endb_reg 7 0 55(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 61(_prcs (_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__77(_arch 1 0 77(_assignment (_trgt(5))(_sens(7)(8))(_mon))))
			(line__79(_arch 2 0 79(_assignment (_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 11 -1)
)
I 000043 55 1408          1519516247848 FA
(_unit VHDL (fa 0 28(fa 0 38))
	(_version vd0)
	(_time 1519516247849 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/FA.vhd\))
	(_parameters tan)
	(_code 9bcf9594c8ccc98d99c88dc1cb9d9d9d9a9d9d9d9a)
	(_ent
		(_time 1519516247844)
	)
	(_comp
		(HA
			(_object
				(_gen (_int Tgate -2 0 44(_ent((ns 4607182418800017408)))))
				(_port (_int x -1 0 47(_ent (_in))))
				(_port (_int y -1 0 48(_ent (_in))))
				(_port (_int g -1 0 49(_ent (_out))))
				(_port (_int p -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 64(_comp HA)
		(_port
			((x)(x))
			((y)(y))
			((g)(NET95))
			((p)(NET83))
		)
		(_use (_ent . HA)
		)
	)
	(_inst U2 0 72(_comp HA)
		(_port
			((x)(NET83))
			((y)(ci))
			((g)(NET103))
			((p)(s))
		)
		(_use (_ent . HA)
		)
	)
	(_object
		(_port (_int ci -1 0 30(_ent(_in))))
		(_port (_int x -1 0 31(_ent(_in))))
		(_port (_int y -1 0 32(_ent(_in))))
		(_port (_int co -1 0 33(_ent(_out))))
		(_port (_int s -1 0 34(_ent(_out))))
		(_sig (_int NET103 -1 0 56(_arch(_uni))))
		(_sig (_int NET83 -1 0 57(_arch(_uni))))
		(_sig (_int NET95 -1 0 58(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(3))(_sens(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FA 1 -1)
)
I 000044 55 998           1519823414467 FFD
(_unit VHDL (ffd 0 25(ffd 0 39))
	(_version vd0)
	(_time 1519823414468 2018.02.28 10:10:14)
	(_source (\./compile/FFD.vhd\))
	(_parameters tan)
	(_code 7b7d787a2f2c2b6d7f296d212e7d7d7d7d7d7f7d7d)
	(_ent
		(_time 1519823414462)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tsetup -1 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port (_int C -2 0 31(_ent(_in)(_event))))
		(_port (_int D -2 0 32(_ent(_in)(_event))))
		(_port (_int R -2 0 33(_ent(_in)(_event))))
		(_port (_int S -2 0 34(_ent(_in)(_event))))
		(_port (_int Q -2 0 35(_ent(_out))))
		(_sig (_int qi -2 0 43(_arch(_uni))))
		(_prcs
			(FlipFlopD(_arch 0 0 49(_prcs (_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . FFD 2 -1)
)
I 000045 55 780           1519516247656 Fuse
(_unit VHDL (fuse 0 25(fuse 0 34))
	(_version vd0)
	(_time 1519516247657 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Fuse_and.vhd\))
	(_parameters tan)
	(_code e0b4e1b2e5b6b7f6e7e4f6bbb4e7e3e6e5e6e6e7e5)
	(_ent
		(_time 1519516247652)
	)
	(_object
		(_port (_int FI -1 0 27(_ent(_in))))
		(_port (_int FIL -1 0 28(_ent(_in))))
		(_port (_int I -1 0 29(_ent(_in))))
		(_port (_int S -1 0 30(_ent(_out))))
		(_sig (_int IL -1 0 38(_int(_uni))))
		(_sig (_int IL_F -1 0 39(_int(_uni))))
		(_sig (_int I_F -1 0 40(_int(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Fuse 1 -1)
)
I 000048 55 622           1519516247828 fuse_ou
(_unit VHDL (fuse_ou 0 25(fuse_ou 0 33))
	(_version vd0)
	(_time 1519516247829 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/fuse_ou.vhd\))
	(_parameters tan)
	(_code 8cd88283dadadb9a888acad68b8b898a8a8b898b8f)
	(_ent
		(_time 1519516247825)
	)
	(_object
		(_port (_int Fp -1 0 27(_ent(_in))))
		(_port (_int P -1 0 28(_ent(_in))))
		(_port (_int Ss -1 0 29(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . fuse_ou 1 -1)
)
I 000043 55 826           1519516247820 HA
(_unit VHDL (ha 0 25(ha 0 37))
	(_version vd0)
	(_time 1519516247821 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/HA.vhd\))
	(_parameters tan)
	(_code 7c287c7d2e2b206a7c7264262c7a747a7d7a747a7d)
	(_ent
		(_time 1519516247815)
	)
	(_object
		(_gen (_int Tgate -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port (_int x -2 0 30(_ent(_in))))
		(_port (_int y -2 0 31(_ent(_in))))
		(_port (_int g -2 0 32(_ent(_out))))
		(_port (_int p -2 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(0)(1)))))
			(line__43(_arch 1 0 43(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . HA 2 -1)
)
I 000049 55 1038          1519516247665 Log_Sinc
(_unit VHDL (log_sinc 0 25(log_sinc 0 37))
	(_version vd0)
	(_time 1519516247666 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Log_Sinc.vhd\))
	(_parameters tan)
	(_code e0b4b4b3b6b7b3f5b7eff3bab8e6b5e6e3e6b3e6b6)
	(_ent
		(_time 1519516247663)
	)
	(_object
		(_gen (_int NSb -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tprop -2 0 28 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port (_int clk -3 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NSb-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int PCborda 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NSb-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int Sborda 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Log_Sinc 3 -1)
)
I 000047 55 1019          1519516247677 maisum
(_unit VHDL (maisum 0 26(maisum 0 37))
	(_version vd0)
	(_time 1519516247678 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/maisum.vhd\))
	(_parameters tan)
	(_code f0a4a3a0f1a7ade7f2f0e5aaf5f6a4f6f1f6f9f7f3)
	(_ent
		(_time 1519516247672)
	)
	(_object
		(_gen (_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tprop -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int I 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . maisum 3 -1)
)
I 000047 55 1186          1519516247390 maximo
(_unit VHDL (maximo 0 26(maximo 0 38))
	(_version vd0)
	(_time 1519516247391 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/maximo.vhd\))
	(_parameters tan)
	(_code d6828484d1808ac0ded9928cd1d082d0d7d1ded0df)
	(_ent
		(_time 1519516247387)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tmax -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int In1 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int In2 1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 34(_array -3 ((_dto c 3 i 0)))))
		(_port (_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . maximo 4 -1)
)
I 000047 55 1186          1519516247630 minimo
(_unit VHDL (minimo 0 26(minimo 0 38))
	(_version vd0)
	(_time 1519516247631 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/minimo.vhd\))
	(_parameters tan)
	(_code c1959294c996c0d7c9ce859bc6c795c7c8c794c7c8)
	(_ent
		(_time 1519516247628)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tmin -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int In1 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int In2 1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 34(_array -3 ((_dto c 3 i 0)))))
		(_port (_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . minimo 4 -1)
)
I 000054 55 1308          1521410186811 multiplexador
(_unit VHDL (multiplexador 0 25(multiplexador 0 39))
	(_version vd0)
	(_time 1521410186812 2018.03.18 18:56:26)
	(_source (\./compile/multiplexador.vhd\))
	(_parameters tan)
	(_code efefe9bdbcb8e8f8e9bbf6b4bee9bce9eae8e7e9ee)
	(_ent
		(_time 1519516247618)
	)
	(_object
		(_gen (_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsel -2 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tdata -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port (_int S -3 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 33(_array -3 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 34(_array -3 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -3 ((_dto c 3 i 0)))))
		(_port (_int O 2 0 35(_ent(_out))))
		(_var (_int Delay -2 0 49(_prcs 0((ns 0)))))
		(_prcs
			(Mux(_arch 0 0 45(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
I 000047 55 1088          1519823420653 Mux2x1
(_unit VHDL (mux2x1 0 27(mux2x1 0 39))
	(_version vd0)
	(_time 1519823420654 2018.02.28 10:10:20)
	(_source (\./compile/Mux2x1.vhd\))
	(_parameters tan)
	(_code a7a0a7f1a5f1fbb4a7a7bff8f7a1f3a0a2a0afa4a5)
	(_ent
		(_time 1519823420647)
	)
	(_object
		(_gen (_int NB -1 0 29 \8\ (_ent gms((i 8)))))
		(_port (_int Sel -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 33(_array -2 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 34(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 35(_array -2 ((_dto c 3 i 0)))))
		(_port (_int O 2 0 35(_ent(_out))))
		(_prcs
			(Mux2x1(_arch 0 0 45(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux2x1 4 -1)
)
I 000047 55 1668          1519516247592 Mux4x1
(_unit VHDL (mux4x1 0 25(mux4x1 0 41))
	(_version vd0)
	(_time 1519516247593 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Mux4x1.vhd\))
	(_parameters tan)
	(_code 92c6c19c95c4ce8194c08acdc294c69597959a9196)
	(_ent
		(_time 1519516247587)
	)
	(_object
		(_gen (_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsel -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen (_int Tdata -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 34(_array -3 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -3 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -3 ((_dto i 1 i 0)))))
		(_port (_int Sel 4 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 37(_array -3 ((_dto c 5 i 0)))))
		(_port (_int O 5 0 37(_ent(_out))))
		(_var (_int Delay -2 0 51(_prcs 0((ns 0)))))
		(_prcs
			(Mux4x1(_arch 0 0 47(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mux4x1 6 -1)
)
I 000047 55 2142          1519516247610 Mux8x1
(_unit VHDL (mux8x1 0 25(mux8x1 0 45))
	(_version vd0)
	(_time 1519516247611 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Mux8x1.vhd\))
	(_parameters tan)
	(_code b1e5e2e4b5e7eda2bab0a9eee1b7e5b6b4b6b9b2b9)
	(_ent
		(_time 1519516247607)
	)
	(_object
		(_gen (_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsel -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen (_int Tdata -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int I0 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int I1 1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 34(_array -3 ((_dto c 3 i 0)))))
		(_port (_int I2 2 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -3 ((_dto c 4 i 0)))))
		(_port (_int I3 3 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 36(_array -3 ((_dto c 5 i 0)))))
		(_port (_int I4 4 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1210 0 37(_array -3 ((_dto c 6 i 0)))))
		(_port (_int I5 5 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1212 0 38(_array -3 ((_dto c 7 i 0)))))
		(_port (_int I6 6 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1214 0 39(_array -3 ((_dto c 8 i 0)))))
		(_port (_int I7 7 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -3 ((_dto i 2 i 0)))))
		(_port (_int Sel 8 0 40(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1216 0 41(_array -3 ((_dto c 9 i 0)))))
		(_port (_int O 9 0 41(_ent(_out))))
		(_var (_int Delay -2 0 55(_prcs 0((ns 0)))))
		(_prcs
			(Mux8x1(_arch 0 0 51(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Mux8x1 10 -1)
)
I 000049 55 1203          1519823425070 Mux8x1_1
(_unit VHDL (mux8x1_1 0 27(mux8x1_1 0 45))
	(_version vd0)
	(_time 1519823425071 2018.02.28 10:10:25)
	(_source (\./compile/Mux8x1_1.vhd\))
	(_parameters tan)
	(_code ede9ecbfbcbbb1fee6e9f5b2bde8bbeeecebb9eae8)
	(_ent
		(_time 1519823425064)
	)
	(_object
		(_gen (_int Tsel -1 0 29 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_port (_int I0 -2 0 32(_ent(_in))))
		(_port (_int I1 -2 0 33(_ent(_in))))
		(_port (_int I2 -2 0 34(_ent(_in))))
		(_port (_int I3 -2 0 35(_ent(_in))))
		(_port (_int I4 -2 0 36(_ent(_in))))
		(_port (_int I5 -2 0 37(_ent(_in))))
		(_port (_int I6 -2 0 38(_ent(_in))))
		(_port (_int I7 -2 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -2 ((_dto i 2 i 0)))))
		(_port (_int S 0 0 40(_ent(_in))))
		(_port (_int O -2 0 41(_ent(_out))))
		(_prcs
			(Multiplexador8x1(_arch 0 0 51(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux8x1_1 1 -1)
)
I 000045 55 2351          1519823871914 NROM
(_unit VHDL (nrom 0 30(nrom 0 43))
	(_version vd0)
	(_time 1519823871915 2018.02.28 10:17:51)
	(_source (\./compile/NROM.vhd\))
	(_parameters tan)
	(_code 787e2d78722f7a6e29773d232b7e2e7e2c7e2d7f7a)
	(_ent
		(_time 1519783030987)
	)
	(_object
		(_gen (_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen (_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen (_int Tacesso -2 0 34 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type (_int ~STRING~12 0 35(_array -3 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 35(_ent(_string \"mrom.txt"\))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 38(_array -4 ((_dto c 3 i 0)))))
		(_port (_int ender 1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 39(_array -4 ((_dto c 4 i 0)))))
		(_port (_int dado 2 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 46(_array -4 ((_dto c 5 i 0)))))
		(_type (_int tipo_memoria 0 46(_array 3 ((_to i 0 c 6)))))
		(_sig (_int mrom 4 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int endereco -1 0 48(_arch(_uni((i 0))))))
		(_type (_int HexTable 0 57(_array -1 ((_uto i 0 i 255(_enum -3))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 59(_array -1 ((_to i 48 i 70(_enum -3))))))
		(_cnst (_int lookup 6 0 59(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_inicial(_arch 0 0 55(_prcs (_trgt(2))(_mon))))
			(line__108(_arch 1 0 108(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_subprogram
			(_int fill_memory 2 0 56(_arch(_func)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL))(ieee(std_logic_arith)))
	(_model . NROM 7 -1)
)
I 000046 55 808           1519516247601 Ou_NP
(_unit VHDL (ou_np 0 25(ou_np 0 35))
	(_version vd0)
	(_time 1519516247602 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Ou_NP.vhd\))
	(_parameters tan)
	(_code a1f5f0f7a5f5a3b7f6a5b1fba6a6a4a4f7a7f4a6a1)
	(_ent
		(_time 1519516247599)
	)
	(_object
		(_gen (_int NP -1 0 27 \4\ (_ent gms((i 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{NP-1~downto~0}~12 0 30(_array -2 ((_dto c 1 i 0)))))
		(_port (_int Ss 0 0 30(_ent(_in))))
		(_port (_int S -2 0 31(_ent(_out))))
		(_var (_int temp -2 0 46(_prcs 0((i 2)))))
		(_prcs
			(Ou_NP(_arch 0 0 41(_prcs (_simple)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Ou_NP 2 -1)
)
I 000044 55 2958          1520348555939 Ram
(_unit VHDL (ram 0 30(ram 0 50))
	(_version vd0)
	(_time 1520348555940 2018.03.06 12:02:35)
	(_source (\./compile/Ram.vhd\))
	(_parameters tan)
	(_code ebe9efb8b8bcebfceebbfab1eeece9edeaedbfece9)
	(_ent
		(_time 1520342066572)
	)
	(_object
		(_gen (_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen (_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type (_int ~STRING~12 0 34(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 34(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen (_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen (_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int Clock -4 0 41(_ent(_in))))
		(_port (_int enable -4 0 42(_ent(_in))))
		(_port (_int rw -4 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 44(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 44(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 46(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 46(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 53(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 62(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 62(_prcs 0)))
		(_var (_int inicio -4 0 63(_prcs 0((i 3)))))
		(_type (_int HexTable 0 65(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 67(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 7 0 67(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 61(_prcs (_simple)(_trgt(6)(4)(5))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_subprogram
			(_int fill_memory 1 0 64(_arch(_func)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
			(_ext CEIL (3 1))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.REAL (0 REAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . Ram 7 -1)
)
I 000054 55 2270          1521402774920 RAM_sem_carga
(_unit VHDL (ram_sem_carga 0 29(ram_sem_carga 0 49))
	(_version vd0)
	(_time 1521402774921 2018.03.18 16:52:54)
	(_source (\./compile/Ram_sem_carga.vhd\))
	(_parameters tan)
	(_code 2a7c7c2e7a7d2a3f7b7b39707e2c7e2f7c2c292c2b)
	(_ent
		(_time 1520342131775)
	)
	(_object
		(_gen (_int BE -1 0 31 \8\ (_ent gms((i 8)))))
		(_gen (_int BP -1 0 32 \16\ (_ent gms((i 16)))))
		(_type (_int ~STRING~12 0 33(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 33(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 34 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Twrite -3 0 35 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen (_int Tsetup -3 0 36 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen (_int Tread -3 0 37 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int Clock -4 0 40(_ent(_in))))
		(_port (_int enable -4 0 41(_ent(_in))))
		(_port (_int rw -4 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 43(_array -4 ((_dto c 1 i 0)))))
		(_port (_int ender 1 0 43(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 45(_array -4 ((_dto c 2 i 0)))))
		(_port (_int dado 2 0 45(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 52(_array -4 ((_dto c 3 i 0)))))
		(_type (_int tipo_memoria 0 52(_array 3 ((_to i 0 c 4)))))
		(_sig (_int Mram 4 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 61(_scalar (_to i 0 c 5))))
		(_var (_int endereco 5 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 2)))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 60(_prcs (_simple)(_trgt(6)(4)(5))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(MATH_REAL)))
	(_model . RAM_sem_carga 6 -1)
)
I 000054 55 1497          1519823428897 Reg_ClkEnable
(_unit VHDL (reg_clkenable 0 24(reg_clkenable 0 40))
	(_version vd0)
	(_time 1519823428898 2018.02.28 10:10:28)
	(_source (\./compile/Reg_ClkEnable.vhd\))
	(_parameters tan)
	(_code e1e5b7b2e5b6b2f4b4e4f2bbe3e7b3e7e4e7b4e7e0)
	(_ent
		(_time 1519823428893)
	)
	(_object
		(_gen (_int NumeroBits -1 0 26 \8\ (_ent gms((i 8)))))
		(_gen (_int Tprop -2 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tsetup -2 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port (_int C -3 0 31(_ent(_in)(_event))))
		(_port (_int CE -3 0 32(_ent(_in))))
		(_port (_int R -3 0 33(_ent(_in))))
		(_port (_int S -3 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3 ((_dto c 2 i 0)))))
		(_port (_int D 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3 ((_dto c 3 i 0)))))
		(_port (_int Q 1 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(Registrador(_arch 0 0 50(_prcs (_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2)(3))(_read(4)))))
			(line__70(_arch 1 0 70(_assignment (_trgt(5))(_sens(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Reg_ClkEnable 7 -1)
)
I 000048 55 1868          1519822925322 RegFile
(_unit VHDL (regfile 0 25(regfile 0 41))
	(_version vd0)
	(_time 1519822925323 2018.02.28 10:02:05)
	(_source (\./compile/RegFile.vhd\))
	(_parameters tan)
	(_code d6d98184d58185c0d3d8cf8cd4d0d3d1d4d0d3d0d1)
	(_ent
		(_time 1519516247570)
	)
	(_object
		(_gen (_int NBend -1 0 27 \4\ (_ent gms((i 4)))))
		(_gen (_int NBdado -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tread -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int clk -3 0 33(_ent(_in)(_event))))
		(_port (_int we -3 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 35(_array -3 ((_dto c 2 i 0)))))
		(_port (_int dadoina 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~12 0 36(_array -3 ((_dto c 3 i 0)))))
		(_port (_int enda 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~122 0 37(_array -3 ((_dto c 4 i 0)))))
		(_port (_int dadoouta 2 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 45(_array -3 ((_dto c 5 i 0)))))
		(_type (_int ram_type 0 44(_array 3 ((_to i 0 c 6)))))
		(_sig (_int ram 4 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 52(_array -3 ((_dto c 7 i 0)))))
		(_sig (_int enda_reg 5 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__73(_arch 1 0 73(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . RegFile 8 -1)
)
I 000052 55 1685          1519516247810 registrador
(_unit VHDL (registrador 0 25(registrador 0 40))
	(_version vd0)
	(_time 1519516247811 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/registrador.vhd\))
	(_parameters tan)
	(_code 6d38676d3c3a3e7b67697e36386a6f6b6c6b696b3b)
	(_ent
		(_time 1519516247805)
	)
	(_object
		(_gen (_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int Tprop -2 0 28 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port (_int C -3 0 32(_ent(_in)(_event))))
		(_port (_int R -3 0 33(_ent(_in))))
		(_port (_int S -3 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3 ((_dto c 2 i 0)))))
		(_port (_int D 0 0 35(_ent(_in)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3 ((_dto c 3 i 0)))))
		(_port (_int Q 1 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(Registrador(_arch 0 0 50(_prcs (_simple)(_trgt(5)(5(_range 5))(5(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)))))
			(line__70(_arch 1 0 70(_assignment (_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . registrador 7 -1)
)
I 000052 55 4042          1519516247854 RingCounter
(_unit VHDL (ringcounter 0 28(ringcounter 0 40))
	(_version vd0)
	(_time 1519516247855 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/RingCounter.vhd\))
	(_parameters tan)
	(_code 9bce9194c0cc9a8d9b9588c19c9c9e9dce9c9f9d9e)
	(_ent
		(_time 1519516247375)
	)
	(_comp
		(registrador
			(_object
				(_gen (_int NumeroBits -1 0 46(_ent((i 8)))))
				(_gen (_int Tprop -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen (_int Tsetup -3 0 48(_ent((ns 4611686018427387904)))))
				(_port (_int C -2 0 51(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int D 1 0 52(_ent (_in))))
				(_port (_int R -2 0 53(_ent (_in))))
				(_port (_int S -2 0 54(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 55(_array -2 ((_dto c 4 i 0)))))
				(_port (_int Q 2 0 55(_ent (_out))))
			)
		)
	)
	(_inst Q1 0 74(_comp registrador)
		(_gen
			((NumeroBits)(_code 5))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ4(_range 6)))
			((R)(GND))
			((S)(R))
			((Q)(sQ1(_range 7)))
		)
		(_use (_ent . registrador)
			(_gen
				((NumeroBits)(_code 8))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q2 0 88(_comp registrador)
		(_gen
			((NumeroBits)(_code 9))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ1(_range 10)))
			((R)(GND))
			((S)(R))
			((Q)(sQ2(_range 11)))
		)
		(_use (_ent . registrador)
			(_gen
				((NumeroBits)(_code 12))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q3 0 102(_comp registrador)
		(_gen
			((NumeroBits)(_code 13))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ2(_range 14)))
			((R)(R))
			((S)(GND))
			((Q)(sQ3(_range 15)))
		)
		(_use (_ent . registrador)
			(_gen
				((NumeroBits)(_code 16))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q4 0 116(_comp registrador)
		(_gen
			((NumeroBits)(_code 17))
			((Tprop)((ns 4613937818241073152)))
		)
		(_port
			((C)(Clk))
			((D)(sQ3(_range 18)))
			((R)(R))
			((S)(GND))
			((Q)(sQ4(_range 19)))
		)
		(_use (_ent . registrador)
			(_gen
				((NumeroBits)(_code 20))
				((Tprop)((ns 4613937818241073152)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_gen (_int NB -1 0 30 \1\ (_ent gms((i 1)))))
		(_port (_int Clk -2 0 33(_ent(_in))))
		(_port (_int R -2 0 34(_ent(_in))))
		(_port (_int T0 -2 0 35(_ent(_out))))
		(_port (_int T1 -2 0 36(_ent(_out))))
		(_cnst (_int GND_CONSTANT -2 0 60(_arch((i 2)))))
		(_sig (_int GND -2 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 65(_array -2 ((_dto c 21 i 0)))))
		(_sig (_int sQ1 0 0 65(_arch(_uni))))
		(_sig (_int sQ2 0 0 66(_arch(_uni))))
		(_sig (_int sQ3 0 0 67(_arch(_uni))))
		(_sig (_int sQ4 0 0 68(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment (_trgt(4)))))
			(line__137(_arch 1 0 137(_assignment (_alias((T0)(sQ2(0))))(_simpleassign BUF)(_trgt(2))(_sens(6(0))))))
			(line__138(_arch 2 0 138(_assignment (_alias((T1)(sQ3(0))))(_simpleassign BUF)(_trgt(3))(_sens(7(0))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RingCounter 22 -1)
)
I 000044 55 2418          1520348576888 ROM
(_unit VHDL (rom 0 30(rom 0 43))
	(_version vd0)
	(_time 1520348576889 2018.03.06 12:02:56)
	(_source (\./compile/ROM.vhd\))
	(_parameters tan)
	(_code c492ce919693c4d3c0c3829ec1c3c6c292c290c3c6)
	(_ent
		(_time 1520256397614)
	)
	(_object
		(_gen (_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen (_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen (_int Tacesso -2 0 34 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type (_int ~STRING~12 0 35(_array -3 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 35(_ent(_string \"mrom.txt"\))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 38(_array -4 ((_dto c 3 i 0)))))
		(_port (_int ender 1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 39(_array -4 ((_dto c 4 i 0)))))
		(_port (_int dado 2 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 46(_array -4 ((_dto c 5 i 0)))))
		(_type (_int tipo_memoria 0 46(_array 3 ((_to i 0 c 6)))))
		(_sig (_int mrom 4 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int endereco -1 0 48(_arch(_uni((i 0))))))
		(_type (_int HexTable 0 57(_array -1 ((_uto i 0 i 255(_enum -3))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 59(_array -1 ((_to i 48 i 70(_enum -3))))))
		(_cnst (_int lookup 6 0 59(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_inicial(_arch 0 0 55(_prcs (_trgt(2))(_mon))))
			(line__116(_arch 1 0 116(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_subprogram
			(_int fill_memory 2 0 56(_arch(_func)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
			(_ext CEIL (3 1))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.REAL (0 REAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . ROM 7 -1)
)
I 000054 55 1670          1521410767007 ROM_sem_carga
(_unit VHDL (rom_sem_carga 0 31(rom_sem_carga 0 44))
	(_version vd0)
	(_time 1521410767008 2018.03.18 19:06:07)
	(_source (\./compile/ROM_sem_carga.vhd\))
	(_parameters tan)
	(_code 5b585f585f0c5b4e0f5848010f5d0f5e0d5d585d5a)
	(_ent
		(_time 1520347984735)
	)
	(_object
		(_gen (_int BE -1 0 33 \8\ (_ent gms((i 8)))))
		(_gen (_int BP -1 0 34 \16\ (_ent gms((i 16)))))
		(_gen (_int Tacesso -2 0 35 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type (_int ~STRING~12 0 36(_array -3 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 36(_ent(_string \"mrom.txt"\))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 39(_array -4 ((_dto c 1 i 0)))))
		(_port (_int ender 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int dado 2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 47(_array -4 ((_dto c 3 i 0)))))
		(_type (_int tipo_memoria 0 47(_array 3 ((_to i 0 c 4)))))
		(_sig (_int mrom 4 0 48(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int endereco -1 0 49(_arch(_uni((i 0))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL))(ieee(std_logic_arith)))
	(_model . ROM_sem_carga 5 -1)
)
I 000048 55 1327          1519823550535 Somador
(_unit VHDL (somador 0 26(somador 0 41))
	(_version vd0)
	(_time 1519823550536 2018.02.28 10:12:30)
	(_source (\./compile/somador.vhd\))
	(_parameters tan)
	(_code fafcf1aafdadfaecfaafeea0fdfdf8fdf9fcacfcae)
	(_ent
		(_time 1519516247399)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen (_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port (_int S -3 0 33(_ent(_in))))
		(_port (_int Vum -3 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3 ((_dto c 1 i 0)))))
		(_port (_int A 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3 ((_dto c 2 i 0)))))
		(_port (_int B 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3 ((_dto c 3 i 0)))))
		(_port (_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000051 55 1770          1522006380842 somasubabs
(_unit VHDL (somasubabs 0 26(somasubabs 0 42))
	(_version vd0)
	(_time 1522006380843 2018.03.25 16:33:00)
	(_source (\./compile/somasubabs.vhd\))
	(_parameters tan)
	(_code 7a2e2c7b7d2d7a6c792969212e7c787c7b7c787d79)
	(_ent
		(_time 1522006305000)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsom -2 0 29 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen (_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen (_int Tsub -2 0 31 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen (_int Tmm -2 0 32 \6 ns\ (_ent((ns 4618441417868443648)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3 ((_dto i 1 i 0)))))
		(_port (_int C 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3 ((_dto c 2 i 0)))))
		(_port (_int a 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3 ((_dto c 3 i 0)))))
		(_port (_int b 2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3 ((_dto c 4 i 0)))))
		(_port (_int f 3 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3 ((_dto c 5 i 0)))))
		(_sig (_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment (_trgt(4))(_sens(2)))))
			(unidade_funcional(_arch 1 0 56(_assignment (_trgt(3))(_sens(4)(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(515)
		(771)
		(770)
	)
	(_model . somasubabs 6 -1)
)
I 000054 55 1901          1522005948387 somasubabsmax
(_unit VHDL (somasubabsmax 0 26(somasubabsmax 0 42))
	(_version vd0)
	(_time 1522005948388 2018.03.25 16:25:48)
	(_source (\./compile/somasubabsmax.vhd\))
	(_parameters tan)
	(_code 35313330666235233664266e613337333433373236)
	(_ent
		(_time 1522005948383)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsom -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen (_int Tsub -2 0 31 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tmm -2 0 32 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3 ((_dto i 1 i 0)))))
		(_port (_int C 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3 ((_dto c 3 i 0)))))
		(_port (_int a 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3 ((_dto c 4 i 0)))))
		(_port (_int b 2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3 ((_dto c 5 i 0)))))
		(_port (_int f 3 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3 ((_dto c 6 i 0)))))
		(_sig (_int max 4 0 45(_arch(_uni))))
		(_sig (_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(4))(_sens(1)(2)))))
			(line__54(_arch 1 0 54(_assignment (_trgt(5))(_sens(2)))))
			(unidade_funcional(_arch 2 0 57(_assignment (_trgt(3))(_sens(4)(5)(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . somasubabsmax 7 -1)
)
I 000047 55 2252          1519823656791 SomSub
(_unit VHDL (somsub 0 27(somsub 0 46))
	(_version vd0)
	(_time 1519823656792 2018.02.28 10:14:16)
	(_source (\./compile/SomSub.vhd\))
	(_parameters tan)
	(_code 04510f02565304130404115e570307025202500307)
	(_ent
		(_time 1519516247512)
	)
	(_object
		(_gen (_int NB -1 0 29 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsom -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tsub -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Ttrans -2 0 32 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Veum -3 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 36(_array -3 ((_dto c 5 i 0)))))
		(_port (_int A 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 37(_array -3 ((_dto c 6 i 0)))))
		(_port (_int B 1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -3 ((_dto i 1 i 0)))))
		(_port (_int cUla 2 0 38(_ent(_in))))
		(_port (_int Sinal -3 0 39(_ent(_out))))
		(_port (_int Vaum -3 0 40(_ent(_out))))
		(_port (_int Zero -3 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 42(_array -3 ((_dto c 7 i 0)))))
		(_port (_int C 3 0 42(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB~downto~0}~13 0 49(_array -3 ((_dto c 8 i 0)))))
		(_sig (_int S_NB 4 0 49(_arch(_uni))))
		(_sig (_int Zer 4 0 50(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(8))(_sens(0)(1)(2)(3)))))
			(line__63(_arch 1 0 63(_assignment (_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__65(_arch 2 0 65(_assignment (_trgt(7))(_sens(8(_range 9))(8(_range 10))(8(_range 11))(8(_range 12))(3))(_read(8(_range 13))(8(_range 14))(8(_range 15))(8(_range 16))))))
			(line__70(_arch 3 0 70(_assignment (_trgt(4))(_sens(8(_index 17)))(_read(8(_index 18))))))
			(line__72(_arch 4 0 72(_assignment (_trgt(6))(_sens(8)(9)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . SomSub 19 -1)
)
I 000046 55 1816          1519516247531 Stack
(_unit VHDL (stack 0 25(stack 0 41))
	(_version vd0)
	(_time 1519516247532 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/Stack.vhd\))
	(_parameters tan)
	(_code 6336676264343675636d2138316467656265606531)
	(_ent
		(_time 1519516247528)
	)
	(_object
		(_gen (_int NBdado -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int NBend -1 0 28 \4\ (_ent gms((i 4)))))
		(_gen (_int Tpush -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tpop -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Reset -3 0 33(_ent(_in)(_event))))
		(_port (_int clk -3 0 34(_ent(_in)(_event))))
		(_port (_int push_pop -3 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 36(_array -3 ((_dto c 1 i 0)))))
		(_port (_int din 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~122 0 37(_array -3 ((_dto c 2 i 0)))))
		(_port (_int dout 1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 45(_array -3 ((_dto c 3 i 0)))))
		(_type (_int ram_type 0 44(_array 2 ((_to i 0 c 4)))))
		(_sig (_int stack 3 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 47(_array -3 ((_dto c 5 i 0)))))
		(_sig (_int tos 4 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(StackMemory(_arch 0 0 55(_prcs (_trgt(5)(6)(4))(_sens(0)(1)(5)(6)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Stack 6 -1)
)
I 000050 55 1185          1519823573638 subtrator
(_unit VHDL (subtrator 0 26(subtrator 0 38))
	(_version vd0)
	(_time 1519823573639 2018.02.28 10:12:53)
	(_source (\./compile/subtrator.vhd\))
	(_parameters tan)
	(_code 3f3f3f3b6c6869283a302d656f383b3969383d383c)
	(_ent
		(_time 1519516247479)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsub -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int In1 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int In2 1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~124 0 34(_array -3 ((_dto c 3 i 0)))))
		(_port (_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . subtrator 4 -1)
)
I 000049 55 4041          1520347775947 TesteMem
(_unit VHDL (testemem 0 28(testemem 0 41))
	(_version vd0)
	(_time 1520347775948 2018.03.06 11:49:35)
	(_source (\./compile/TesteMem.vhd\))
	(_parameters tan)
	(_code 1a1a1e1d4e4c4d0d1b490f401f1c1f1c4e1d1e1c1f)
	(_ent
		(_time 1520342923156)
	)
	(_comp
		(Ram
			(_object
				(_gen (_int BP -2 0 47(_ent((i 16)))))
				(_gen (_int BE -2 0 48(_ent((i 8)))))
				(_gen (_int Tread -3 0 49(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -3 0 50(_ent((ns 4617315517961601024)))))
				(_gen (_int Tsetup -3 0 51(_ent((ns 4611686018427387904)))))
				(_type (_int ~STRING~13 0 52(_array -4 ((_uto i 1 i 2147483647)))))
				(_gen (_int NA 4 0 52(_ent(_string \"mram.txt"\))))
				(_gen (_int Tz -3 0 53(_ent((ns 4611686018427387904)))))
				(_port (_int Clock -1 0 56(_ent (_in))))
				(_port (_int enable -1 0 57(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 58(_array -1 ((_dto c 1 i 0)))))
				(_port (_int ender 5 0 58(_ent (_in))))
				(_port (_int rw -1 0 59(_ent (_in))))
				(_port (_int pronto -1 0 60(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1 ((_dto c 2 i 0)))))
				(_port (_int dado 6 0 61(_ent (_inout))))
			)
		)
		(ROM
			(_object
				(_gen (_int BE -2 0 66(_ent((i 8)))))
				(_gen (_int BP -2 0 67(_ent((i 16)))))
				(_gen (_int Tacesso -3 0 68(_ent((ns 4617315517961601024)))))
				(_type (_int ~STRING~131 0 69(_array -4 ((_uto i 1 i 2147483647)))))
				(_gen (_int NA 4 0 69(_ent(_string \"mrom.txt"\))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~133 0 72(_array -1 ((_dto c 3 i 0)))))
				(_port (_int ender 5 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~135 0 73(_array -1 ((_dto c 4 i 0)))))
				(_port (_int dado 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 84(_comp Ram)
		(_gen
			((BP)((i 16)))
			((BE)((i 8)))
			((Tread)((ns 0)))
			((Twrite)((ns 0)))
			((Tsetup)((ns 0)))
			((Tz)((ns 0)))
		)
		(_port
			((Clock)(clock))
			((enable)(enable))
			((ender)(Ender(d_7_0)))
			((rw)(RW))
			((pronto)(Pronto))
			((dado)(Dado(d_15_0)))
		)
		(_use (_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 0)))
				((Twrite)((ns 0)))
				((Tsetup)((ns 0)))
				((Tread)((ns 0)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U2 0 102(_comp ROM)
		(_gen
			((BE)((i 3)))
			((BP)((i 8)))
			((Tacesso)((ns 0)))
			((NA)(_string \"mrom1.txt"\))
		)
		(_port
			((ender)(Endereco(d_2_0)))
			((dado)(dado(d_7_0)))
		)
		(_use (_ent . ROM)
			(_gen
				((BE)((i 3)))
				((BP)((i 8)))
				((Tacesso)((ns 0)))
				((NA)(_string \"mrom1.txt"\))
			)
			(_port
				((ender)(ender))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port (_int RW -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int enable -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Ender 0 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Endereco 1 0 34(_ent(_in))))
		(_port (_int Pronto -1 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DadoRom 2 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Dado 3 0 37(_ent(_inout))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_alias((DadoRom(d_4_0))(dado(d_4_0))))(_trgt(6(d_4_0)))(_sens(7(d_4_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . TesteMem 5 -1)
)
I 000048 55 1972          1519516247453 fillmem
(_unit VHDL (testfill 0 8(fillmem 0 13))
	(_version vd0)
	(_time 1519516247454 refresh time 2018.02.24 20:50:47)
	(_source (\./src/fill_memory.vhd\))
	(_parameters tan)
	(_code 15401612154342021211034f4d1346134612111310)
	(_ent
		(_time 1519516247449)
	)
	(_object
		(_gen (_int NP_Mem -1 0 9 \256\ (_ent((i 256)))))
		(_gen (_int NBP_Mem -1 0 10 \16\ (_ent((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{NBP_Mem-1~downto~0}~13 0 15(_array -2 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 15(_array 0 ((_to i 0 c 3)))))
		(_sig (_int Mem 1 0 16(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int HexTable 0 19(_array -1 ((_uto i 0 i 255(_enum -3))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 21(_array -1 ((_to i 48 i 70(_enum -3))))))
		(_cnst (_int lookup 3 0 21(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_type (_int ~STRING{4~downto~1}~13 0 25(_array -3 ((_dto i 4 i 1)))))
		(_type (_int ~STRING{3~downto~1}~13 0 26(_array -3 ((_dto i 3 i 1)))))
		(_type (_int ~INTEGER~range~256~downto~0~13 0 28(_scalar (_dto i 256 i 0))))
		(_prcs
			(testbench(_arch 0 0 45(_prcs (_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_int fill_memory 1 0 18(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
	)
	(_split (0)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(synopsys(STD_LOGIC_SIGNED))(synopsys(std_logic_arith)))
	(_static
		(778921325 7633012)
	)
	(_model . fillmem 4 -1)
)
I 000044 55 2682          1519516247496 ULA
(_unit VHDL (ula 0 26(ula 0 46))
	(_version vd0)
	(_time 1519516247497 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/ULA.vhd\))
	(_parameters tan)
	(_code 34613631636361233532776e643331326732353331)
	(_ent
		(_time 1519516247493)
	)
	(_object
		(_gen (_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsom -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tsub -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Ttrans -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Tgate -2 0 32 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port (_int Veum -3 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 36(_array -3 ((_dto c 5 i 0)))))
		(_port (_int A 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 37(_array -3 ((_dto c 6 i 0)))))
		(_port (_int B 1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -3 ((_dto i 2 i 0)))))
		(_port (_int cUla 2 0 38(_ent(_in))))
		(_port (_int Sinal -3 0 39(_ent(_out))))
		(_port (_int Vaum -3 0 40(_ent(_out))))
		(_port (_int Zero -3 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 42(_array -3 ((_dto c 7 i 0)))))
		(_port (_int C 3 0 42(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NB~downto~0}~13 0 49(_array -3 ((_dto c 8 i 0)))))
		(_sig (_int S_NB 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 50(_array -3 ((_dto c 9 i 0)))))
		(_sig (_int Zer 5 0 50(_arch(_uni((_others(i 2)))))))
		(_sig (_int Upper 4 0 51(_arch(_uni(((i 3))(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(8))(_sens(0)(1)(2)(3)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__70(_arch 2 0 70(_assignment (_trgt(7))(_sens(8(_range 10))(8(_range 11))(8(_range 12))(8(_range 13))(8(_range 14))(8(_range 15))(8(_range 16))(8(_range 17))(3))(_read(8(_range 18))(8(_range 19))(8(_range 20))(8(_range 21))(8(_range 22))(8(_range 23))(8(_range 24))(8(_range 25))))))
			(line__79(_arch 3 0 79(_assignment (_trgt(4))(_sens(8(_index 26)))(_read(8(_index 27))))))
			(line__81(_arch 4 0 81(_assignment (_trgt(6))(_sens(8(_range 28))(9))(_read(8(_range 29))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ULA 30 -1)
)
I 000055 55 1079          1519516247416 valor_absoluto
(_unit VHDL (valor_absoluto 0 26(valor_absoluto 0 37))
	(_version vd0)
	(_time 1519516247417 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/valor_absoluto.vhd\))
	(_parameters tan)
	(_code e6b3e6b5e1b1e1f0b1e9f4bfe1e0e7e0e4e1e5e0b0)
	(_ent
		(_time 1519516247411)
	)
	(_object
		(_gen (_int numeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tabs -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3 ((_dto c 1 i 0)))))
		(_port (_int In1 0 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3 ((_dto c 2 i 0)))))
		(_port (_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . valor_absoluto 3 -1)
)
I 000046 55 1003          1519823600828 xsign
(_unit VHDL (xsign 0 25(xsign 0 36))
	(_version vd0)
	(_time 1519823600829 2018.02.28 10:13:20)
	(_source (\./compile/xsign.vhd\))
	(_parameters tan)
	(_code 73202f7373242e65757236282a7470757a75747526)
	(_ent
		(_time 1519516247469)
	)
	(_object
		(_gen (_int NBE -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int NBS -1 0 28 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~12 0 31(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I 0 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~12 0 32(_array -2 ((_dto c 3 i 0)))))
		(_port (_int O 1 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment (_trgt(1(_range 4)))(_sens(0)))))
			(line__42(_arch 1 0 42(_assignment (_trgt(1(_range 5)))(_sens(0(_index 6)))(_read(0(_index 7))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . xsign 8 -1)
)
I 000046 55 1006          1519516247427 xzero
(_unit VHDL (xzero 0 25(xzero 0 36))
	(_version vd0)
	(_time 1519516247428 refresh time 2018.02.24 20:50:47)
	(_source (\./compile/xzero.vhd\))
	(_parameters tan)
	(_code f6a3f8a7a1a1a7e1f5f7b0adaff1a7f0f3f1f4f0a0)
	(_ent
		(_time 1519516247424)
	)
	(_object
		(_gen (_int NBE -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen (_int NBS -1 0 28 \16\ (_ent gms((i 16)))))
		(_type (_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~12 0 31(_array -2 ((_dto c 2 i 0)))))
		(_port (_int I 0 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~12 0 32(_array -2 ((_dto c 3 i 0)))))
		(_port (_int O 1 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment (_trgt(1(_range 4)))(_sens(0(_range 5)))(_read(0(_range 6))))))
			(line__42(_arch 1 0 42(_assignment (_trgt(1(_range 7))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . xzero 8 -1)
)
I 000054 55 1901          1522006712904 somasubabsmax
(_unit VHDL (somasubabsmax 0 26(somasubabsmax 0 42))
	(_version vd0)
	(_time 1522006712905 2018.03.25 16:38:32)
	(_source (\./compile/somasubabsmax.vhd\))
	(_parameters tan)
	(_code 98cbcd97c6cf988e9bc98bc3cc9e9a9e999e9a9f9b)
	(_ent
		(_time 1522005948382)
	)
	(_object
		(_gen (_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen (_int Tsom -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen (_int Tsub -2 0 31 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen (_int Tmm -2 0 32 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3 ((_dto i 1 i 0)))))
		(_port (_int C 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3 ((_dto c 3 i 0)))))
		(_port (_int a 1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3 ((_dto c 4 i 0)))))
		(_port (_int b 2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3 ((_dto c 5 i 0)))))
		(_port (_int f 3 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3 ((_dto c 6 i 0)))))
		(_sig (_int max 4 0 45(_arch(_uni))))
		(_sig (_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(4))(_sens(1)(2)))))
			(line__54(_arch 1 0 54(_assignment (_trgt(5))(_sens(2)))))
			(unidade_funcional(_arch 2 0 57(_assignment (_trgt(3))(_sens(4)(5)(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . somasubabsmax 7 -1)
)
I 000047 55 1165          1523212518952 maximo
(_unit VHDL(maximo 0 26(maximo 0 38))
	(_version vde)
	(_time 1523212518953 refresh time 2018.04.08 15:35:18)
	(_source(\./compile/maximo.vhd\))
	(_parameters tan)
	(_code 3d3e6a38686b612b353279673a3b693b3c3a353b34)
	(_ent
		(_time 1523212518946)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tmax -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int In2 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . maximo 4 -1)
)
I 000055 55 1061          1523212518976 valor_absoluto
(_unit VHDL(valor_absoluto 0 26(valor_absoluto 0 37))
	(_version vde)
	(_time 1523212518977 refresh time 2018.04.08 15:35:18)
	(_source(\./compile/valor_absoluto.vhd\))
	(_parameters tan)
	(_code 5c5e595f0e0b5b4a0b534e055b5a5d5a5e5b5f5a0a)
	(_ent
		(_time 1523212518970)
	)
	(_object
		(_gen(_int numeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tabs -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . valor_absoluto 3 -1)
)
I 000046 55 989           1523212518994 xzero
(_unit VHDL(xzero 0 25(xzero 0 36))
	(_version vde)
	(_time 1523212518995 refresh time 2018.04.08 15:35:18)
	(_source(\./compile/xzero.vhd\))
	(_parameters tan)
	(_code 6c6e676d6e3b3d7b6f6d2a37356b3d6a696b6e6a3a)
	(_ent
		(_time 1523212518988)
	)
	(_object
		(_gen(_int NBE -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBS -1 0 28 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~12 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int I 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~12 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int O 1 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1(_range 4)))(_sens(0(_range 5)))(_read(0(_range 6))))))
			(line__42(_arch 1 0 42(_assignment(_trgt(1(_range 7))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xzero 8 -1)
)
I 000048 55 1936          1523212519020 fillmem
(_unit VHDL(testfill 0 8(fillmem 0 13))
	(_version vde)
	(_time 1523212519021 refresh time 2018.04.08 15:35:19)
	(_source(\./src/fill_memory.vhd\))
	(_parameters tan)
	(_code 7c7e7b7d2a2a2b6b7b786a26247a2f7a2f7b787a79)
	(_ent
		(_time 1523212519015)
	)
	(_object
		(_gen(_int NP_Mem -1 0 9 \256\ (_ent((i 256)))))
		(_gen(_int NBP_Mem -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{NBP_Mem-1~downto~0}~13 0 15(_array -2((_dto c 2 i 0)))))
		(_type(_int tipo_memoria 0 15(_array 0((_to i 0 c 3)))))
		(_sig(_int Mem 1 0 16(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type(_int HexTable 0 19(_array -1((_uto i 0 i 255(_enum -3))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 21(_array -1((_to i 48 i 70(_enum -3))))))
		(_cnst(_int lookup 3 0 21(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_type(_int ~STRING{4~downto~1}~13 0 25(_array -3((_dto i 4 i 1)))))
		(_type(_int ~STRING{3~downto~1}~13 0 26(_array -3((_dto i 3 i 1)))))
		(_type(_int ~INTEGER~range~256~downto~0~13 0 28(_scalar (_dto i 256 i 0))))
		(_prcs
			(testbench(_arch 0 0 45(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_int fill_memory 1 0 18(_arch(_proc)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_split (0)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(synopsys(STD_LOGIC_SIGNED))(synopsys(std_logic_arith)))
	(_static
		(778921325 7633012)
	)
	(_model . fillmem 4 -1)
)
I 000044 55 2640          1523212519046 ULA
(_unit VHDL(ula 0 26(ula 0 46))
	(_version vde)
	(_time 1523212519047 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/ULA.vhd\))
	(_parameters tan)
	(_code 9b999d949accce8c9a9dd8c1cb9c9e9dc89d9a9c9e)
	(_ent
		(_time 1523212519040)
	)
	(_object
		(_gen(_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsub -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Ttrans -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tgate -2 0 32 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int Veum -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int A 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int B 1 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -3((_dto i 2 i 0)))))
		(_port(_int cUla 2 0 38(_ent(_in))))
		(_port(_int Sinal -3 0 39(_ent(_out))))
		(_port(_int Vaum -3 0 40(_ent(_out))))
		(_port(_int Zero -3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 42(_array -3((_dto c 7 i 0)))))
		(_port(_int C 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB~downto~0}~13 0 49(_array -3((_dto c 8 i 0)))))
		(_sig(_int S_NB 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 50(_array -3((_dto c 9 i 0)))))
		(_sig(_int Zer 5 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Upper 4 0 51(_arch(_uni(((i 3))(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(8))(_sens(0)(1)(2)(3)))))
			(line__68(_arch 1 0 68(_assignment(_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__70(_arch 2 0 70(_assignment(_trgt(7))(_sens(8(_range 10))(8(_range 11))(8(_range 12))(8(_range 13))(8(_range 14))(8(_range 15))(8(_range 16))(8(_range 17))(3))(_read(8(_range 18))(8(_range 19))(8(_range 20))(8(_range 21))(8(_range 22))(8(_range 23))(8(_range 24))(8(_range 25))))))
			(line__79(_arch 3 0 79(_assignment(_trgt(4))(_sens(8(_index 26)))(_read(8(_index 27))))))
			(line__81(_arch 4 0 81(_assignment(_trgt(6))(_sens(8(_range 28))(9))(_read(8(_range 29))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ULA 30 -1)
)
I 000046 55 1781          1523212519073 Stack
(_unit VHDL(stack 0 25(stack 0 41))
	(_version vde)
	(_time 1523212519074 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Stack.vhd\))
	(_parameters tan)
	(_code bab8baefefedefacbab4f8e1e8bdbebcbbbcb9bce8)
	(_ent
		(_time 1523212519068)
	)
	(_object
		(_gen(_int NBdado -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBend -1 0 28 \4\ (_ent gms((i 4)))))
		(_gen(_int Tpush -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tpop -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int Reset -3 0 33(_ent(_in)(_event))))
		(_port(_int clk -3 0 34(_ent(_in)(_event))))
		(_port(_int push_pop -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 36(_array -3((_dto c 1 i 0)))))
		(_port(_int din 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~122 0 37(_array -3((_dto c 2 i 0)))))
		(_port(_int dout 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 45(_array -3((_dto c 3 i 0)))))
		(_type(_int ram_type 0 44(_array 2((_to i 0 c 4)))))
		(_sig(_int stack 3 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 47(_array -3((_dto c 5 i 0)))))
		(_sig(_int tos 4 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(StackMemory(_arch 0 0 55(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Stack 6 -1)
)
I 000047 55 1636          1523212519093 Mux4x1
(_unit VHDL(mux4x1 0 25(mux4x1 0 41))
	(_version vde)
	(_time 1523212519094 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Mux4x1.vhd\))
	(_parameters tan)
	(_code cac99d9e9e9c96d9cc98d2959acc9ecdcfcdc2c9ce)
	(_ent
		(_time 1523212519088)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsel -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tdata -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int I0 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int I1 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int I2 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -3((_dto c 4 i 0)))))
		(_port(_int I3 3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -3((_dto i 1 i 0)))))
		(_port(_int Sel 4 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 37(_array -3((_dto c 5 i 0)))))
		(_port(_int O 5 0 37(_ent(_out))))
		(_var(_int Delay -2 0 51(_prcs 0((ns 0)))))
		(_prcs
			(Mux4x1(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mux4x1 6 -1)
)
I 000046 55 794           1523212519107 Ou_NP
(_unit VHDL(ou_np 0 25(ou_np 0 35))
	(_version vde)
	(_time 1523212519108 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Ou_NP.vhd\))
	(_parameters tan)
	(_code d9da8c8ad58ddbcf8eddc983dededcdc8fdf8cded9)
	(_ent
		(_time 1523212519103)
	)
	(_object
		(_gen(_int NP -1 0 27 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{NP-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int Ss 0 0 30(_ent(_in))))
		(_port(_int S -2 0 31(_ent(_out))))
		(_var(_int temp -2 0 46(_prcs 0((i 2)))))
		(_prcs
			(Ou_NP(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Ou_NP 2 -1)
)
I 000047 55 2098          1523212519125 Mux8x1
(_unit VHDL(mux8x1 0 25(mux8x1 0 45))
	(_version vde)
	(_time 1523212519126 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Mux8x1.vhd\))
	(_parameters tan)
	(_code e9eabebbe5bfb5fae2e8f1b6b9efbdeeeceee1eae1)
	(_ent
		(_time 1523212519119)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsel -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tdata -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int I0 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int I1 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int I2 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -3((_dto c 4 i 0)))))
		(_port(_int I3 3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int I4 4 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1210 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int I5 5 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1212 0 38(_array -3((_dto c 7 i 0)))))
		(_port(_int I6 6 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1214 0 39(_array -3((_dto c 8 i 0)))))
		(_port(_int I7 7 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -3((_dto i 2 i 0)))))
		(_port(_int Sel 8 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1216 0 41(_array -3((_dto c 9 i 0)))))
		(_port(_int O 9 0 41(_ent(_out))))
		(_var(_int Delay -2 0 55(_prcs 0((ns 0)))))
		(_prcs
			(Mux8x1(_arch 0 0 51(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Mux8x1 10 -1)
)
I 000047 55 1165          1523212519145 minimo
(_unit VHDL(minimo 0 26(minimo 0 38))
	(_version vde)
	(_time 1523212519146 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/minimo.vhd\))
	(_parameters tan)
	(_code f9faaea9f9aef8eff1f6bda3feffadfff0ffacfff0)
	(_ent
		(_time 1523212519140)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tmin -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int In2 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . minimo 4 -1)
)
I 000050 55 1073          1523212519159 DeslocaD1
(_unit VHDL(deslocad1 0 26(deslocad1 0 37))
	(_version vde)
	(_time 1523212519160 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/deslocad1.vhd\))
	(_parameters tan)
	(_code 080b080e055e5f1e5a094e525a0e090e0c0b090e0c)
	(_ent
		(_time 1523212519155)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tdesl1 -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0(_range 3)))(_read(0(_range 4))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . DeslocaD1 5 -1)
)
I 000045 55 767           1523212519173 Fuse
(_unit VHDL(fuse 0 25(fuse 0 34))
	(_version vde)
	(_time 1523212519174 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Fuse_and.vhd\))
	(_parameters tan)
	(_code 181b1a1e154e4f0e1f1c0e434c1f1b1e1d1e1e1f1d)
	(_ent
		(_time 1523212519168)
	)
	(_object
		(_port(_int FI -1 0 27(_ent(_in))))
		(_port(_int FIL -1 0 28(_ent(_in))))
		(_port(_int I -1 0 29(_ent(_in))))
		(_port(_int S -1 0 30(_ent(_out))))
		(_sig(_int IL -1 0 38(_int(_uni))))
		(_sig(_int IL_F -1 0 39(_int(_uni))))
		(_sig(_int I_F -1 0 40(_int(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Fuse 1 -1)
)
I 000049 55 1019          1523212519186 Log_Sinc
(_unit VHDL(log_sinc 0 25(log_sinc 0 37))
	(_version vde)
	(_time 1523212519187 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Log_Sinc.vhd\))
	(_parameters tan)
	(_code 27247023767074327028347d7f2172212421742171)
	(_ent
		(_time 1523212519181)
	)
	(_object
		(_gen(_int NSb -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 28 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int clk -3 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NSb-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int PCborda 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NSb-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Sborda 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Log_Sinc 3 -1)
)
I 000047 55 1001          1523212519200 maisum
(_unit VHDL(maisum 0 26(maisum 0 37))
	(_version vde)
	(_time 1523212519201 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/maisum.vhd\))
	(_parameters tan)
	(_code 3734673231606a203537226d3231633136313e3034)
	(_ent
		(_time 1523212519196)
	)
	(_object
		(_gen(_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int I 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int O 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . maisum 3 -1)
)
I 000064 55 1250          1523212519214 deslocador_combinatorio
(_unit VHDL(deslocador_combinatorio 0 25(deslocador_combinatorio 0 38))
	(_version vde)
	(_time 1523212519215 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 47444745451110511517011d154146414341114045)
	(_ent
		(_time 1523212519209)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBD -1 0 28 \1\ (_ent gms((i 1)))))
		(_gen(_int Tprop -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int DE -3 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 33(_array -3((_dto c 1 i 0)))))
		(_port(_int I 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int O 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 41(_array -3((_dto c 3 i 0)))))
		(_cnst(_int Zer 2 0 41(_arch((_others(i 2))))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . deslocador_combinatorio 4 -1)
)
I 000052 55 2249          1523212519231 DualRegFile
(_unit VHDL(dualregfile 0 25(dualregfile 0 43))
	(_version vde)
	(_time 1523212519232 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/DualRegFile.vhd\))
	(_parameters tan)
	(_code 56555654550103400605440c0250515050505f5005)
	(_ent
		(_time 1523212519226)
	)
	(_object
		(_gen(_int NBend -1 0 27 \4\ (_ent gms((i 4)))))
		(_gen(_int NBdado -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tread -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Twrite -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int clk -3 0 33(_ent(_in)(_event))))
		(_port(_int we -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int dadoina 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~12 0 36(_array -3((_dto c 4 i 0)))))
		(_port(_int enda 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~122 0 37(_array -3((_dto c 5 i 0)))))
		(_port(_int endb 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~124 0 38(_array -3((_dto c 6 i 0)))))
		(_port(_int dadoouta 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~126 0 39(_array -3((_dto c 7 i 0)))))
		(_port(_int dadooutb 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 47(_array -3((_dto c 8 i 0)))))
		(_type(_int ram_type 0 46(_array 5((_to i 0 c 9)))))
		(_sig(_int ram 6 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 54(_array -3((_dto c 10 i 0)))))
		(_sig(_int enda_reg 7 0 54(_arch(_uni))))
		(_sig(_int endb_reg 7 0 55(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 61(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__77(_arch 1 0 77(_assignment(_trgt(5))(_sens(7)(8))(_mon))))
			(line__79(_arch 2 0 79(_assignment(_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 11 -1)
)
I 000051 55 1638          1523212519246 deslocador
(_unit VHDL(deslocador 0 25(deslocador 0 42))
	(_version vde)
	(_time 1523212519247 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/deslocador.vhd\))
	(_parameters tan)
	(_code 66656666653031703765203c346067606260306164)
	(_ent
		(_time 1523212519242)
	)
	(_block deslocador 0 47
		(_object
			(_sig(_int GUARD -4 0 47(_arch(_uni(_code 3)))))
			(_prcs
				(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
				(line__49(_arch 1 0 49(_assignment(_trgt(6))(_sens(1)(2)(3)(4)(7)))))
				(line__53(_arch 2 0 53(_assignment(_trgt(5))(_sens(1)(3)(4(0))(4(_index 4))(7))(_read(4(_index 5))))))
			)
		)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tcarga -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tdesl -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int Clk -3 0 32(_ent(_in)(_event))))
		(_port(_int D_E -3 0 33(_ent(_in))))
		(_port(_int InBit -3 0 34(_ent(_in))))
		(_port(_int T_D -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 6 i 0)))))
		(_port(_int InA 0 0 36(_ent(_in))))
		(_port(_int SaiBit -3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 38(_array -3((_dto c 7 i 0)))))
		(_port(_int OutA 1 0 38(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . deslocador 8 -1)
)
I 000050 55 1100          1523212519262 DeslocaD3
(_unit VHDL(deslocad3 0 26(deslocad3 0 37))
	(_version vde)
	(_time 1523212519263 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/deslocad3.vhd\))
	(_parameters tan)
	(_code 76757677752021602477302c247077707275757072)
	(_ent
		(_time 1523212519258)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tdesl3 -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0(_range 3)))(_read(0(_range 4))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
	)
	(_model . DeslocaD3 5 -1)
)
I 000055 55 1127          1523212519276 bufferTristate
(_unit VHDL(buffertristate 0 25(buffertristate 0 38))
	(_version vde)
	(_time 1523212519277 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/buffertristate.vhd\))
	(_parameters tan)
	(_code 8586838a85d2d793828a90ded682818287838c8286)
	(_ent
		(_time 1523212519272)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tenable -2 0 28 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen(_int Tdisable -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int Oe -3 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 33(_array -3((_dto c 1 i 0)))))
		(_port(_int I 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int O 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bufferTristate 3 -1)
)
I 000054 55 982           1523212519289 Decodificador
(_unit VHDL(decodificador 0 24(decodificador 0 31))
	(_version vde)
	(_time 1523212519290 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Decodificador.vhd\))
	(_parameters tan)
	(_code 9596959a95c2c283c2c281cfcd9393939c93969394)
	(_ent
		(_time 1523212519285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int In0 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Sai 1 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 33686274)
		(33686018 33686019)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686019 33686018)
		(16843009 16843009)
	)
	(_model . Decodificador 1 -1)
)
I 000049 55 2035          1523212519302 contador
(_unit VHDL(contador 0 26(contador 0 45))
	(_version vde)
	(_time 1523212519303 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/contador.vhd\))
	(_parameters tan)
	(_code 9596929ac6c2948295c684cfc093c39297939693c3)
	(_ent
		(_time 1523212519298)
	)
	(_object
		(_gen(_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tcarga -2 0 30 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tcount -2 0 31 \3 ns\ (_ent gms((ns 4613937818241073152)))))
		(_port(_int C -3 0 34(_ent(_in)(_event))))
		(_port(_int LC -3 0 35(_ent(_in))))
		(_port(_int R -3 0 36(_ent(_in)(_event))))
		(_port(_int UD -3 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 38(_array -3((_dto c 4 i 0)))))
		(_port(_int D 0 0 38(_ent(_in)(_lastevent))))
		(_port(_int U -3 0 39(_ent(_out))))
		(_port(_int Z -3 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 41(_array -3((_dto c 5 i 0)))))
		(_port(_int Q 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 48(_array -3((_dto c 6 i 0)))))
		(_cnst(_int Zero 2 0 48(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 49(_array -3((_dto c 7 i 0)))))
		(_cnst(_int TudoUm 3 0 49(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 54(_array -3((_dto c 8 i 0)))))
		(_sig(_int Qi 4 0 54(_arch(_uni))))
		(_prcs
			(count(_arch 0 0 60(_prcs(_trgt(8))(_sens(0)(2)(1)(3)(4)(8))(_dssslsensitivity 2))))
			(line__92(_arch 1 0 92(_assignment(_trgt(7))(_sens(8)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(6))(_sens(8)))))
			(line__95(_arch 3 0 95(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contador 9 -1)
)
I 000056 55 2052          1523212519318 absminmaxsomsub
(_unit VHDL(absminmaxsomsub 0 26(absminmaxsomsub 0 42))
	(_version vde)
	(_time 1523212519319 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/absminmaxsomsub.vhd\))
	(_parameters tan)
	(_code a4a7a1f3a2f2f3b2f3a1bdfea0a2f0a2a5a3aca3a7)
	(_ent
		(_time 1523212519313)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tabs -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tsub -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tmm -2 0 32 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -3((_dto i 2 i 0)))))
		(_port(_int C 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int a 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int b 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3((_dto c 7 i 0)))))
		(_port(_int f 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3((_dto c 8 i 0)))))
		(_sig(_int min 4 0 45(_arch(_uni))))
		(_sig(_int max 4 0 45(_arch(_uni))))
		(_sig(_int absa 4 0 45(_arch(_uni))))
		(_sig(_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(4))(_sens(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(5))(_sens(1)(2)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(6))(_sens(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(7))(_sens(2)))))
			(unidade_funcional(_arch 4 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . absminmaxsomsub 9 -1)
)
I 000052 55 1659          1523212519334 registrador
(_unit VHDL(registrador 0 25(registrador 0 40))
	(_version vde)
	(_time 1523212519335 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/registrador.vhd\))
	(_parameters tan)
	(_code c4c6c291c59397d2cec0d79f91c3c6c2c5c2c0c292)
	(_ent
		(_time 1523212519329)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 28 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 32(_ent(_in)(_event))))
		(_port(_int R -3 0 33(_ent(_in))))
		(_port(_int S -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 35(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(Registrador(_arch 0 0 50(_prcs(_simple)(_trgt(5)(5(_range 5))(5(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . registrador 7 -1)
)
I 000043 55 812           1523212519348 HA
(_unit VHDL(ha 0 25(ha 0 37))
	(_version vde)
	(_time 1523212519349 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/HA.vhd\))
	(_parameters tan)
	(_code c4c7c891c19398d2c4cadc9e94c2ccc2c5c2ccc2c5)
	(_ent
		(_time 1523212519344)
	)
	(_object
		(_gen(_int Tgate -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int x -2 0 30(_ent(_in))))
		(_port(_int y -2 0 31(_ent(_in))))
		(_port(_int g -2 0 32(_ent(_out))))
		(_port(_int p -2 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . HA 2 -1)
)
I 000048 55 613           1523212519363 fuse_ou
(_unit VHDL(fuse_ou 0 25(fuse_ou 0 33))
	(_version vde)
	(_time 1523212519364 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/fuse_ou.vhd\))
	(_parameters tan)
	(_code d3d0d180d58584c5d7d59589d4d4d6d5d5d4d6d4d0)
	(_ent
		(_time 1523212519357)
	)
	(_object
		(_port(_int Fp -1 0 27(_ent(_in))))
		(_port(_int P -1 0 28(_ent(_in))))
		(_port(_int Ss -1 0 29(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fuse_ou 1 -1)
)
I 000047 55 799           1523212519377 And_NE
(_unit VHDL(and_ne 0 25(and_ne 0 35))
	(_version vde)
	(_time 1523212519378 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/And_NE.vhd\))
	(_parameters tan)
	(_code e3e0e6b0b5b4b3f6b7e6a6b9b7e5e2e5b6e5e7e6b5)
	(_ent
		(_time 1523212519372)
	)
	(_object
		(_gen(_int NE -1 0 27 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{NE-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int Sp 0 0 30(_ent(_in))))
		(_port(_int P -2 0 31(_ent(_out))))
		(_var(_int temp -2 0 46(_prcs 0((i 3)))))
		(_prcs
			(And_NE(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . And_NE 2 -1)
)
I 000043 55 1385          1523212519397 FA
(_unit VHDL(fa 0 28(fa 0 38))
	(_version vde)
	(_time 1523212519398 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/FA.vhd\))
	(_parameters tan)
	(_code 020101040155501400511458520404040304040403)
	(_ent
		(_time 1523212519386)
	)
	(_comp
		(HA
			(_object
				(_gen(_int Tgate -2 0 44(_ent((ns 4607182418800017408)))))
				(_port(_int x -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_in))))
				(_port(_int g -1 0 49(_ent (_out))))
				(_port(_int p -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 64(_comp HA)
		(_port
			((x)(x))
			((y)(y))
			((g)(NET95))
			((p)(NET83))
		)
		(_use(_ent . HA)
		)
	)
	(_inst U2 0 72(_comp HA)
		(_port
			((x)(NET83))
			((y)(ci))
			((g)(NET103))
			((p)(s))
		)
		(_use(_ent . HA)
		)
	)
	(_object
		(_port(_int ci -1 0 30(_ent(_in))))
		(_port(_int x -1 0 31(_ent(_in))))
		(_port(_int y -1 0 32(_ent(_in))))
		(_port(_int co -1 0 33(_ent(_out))))
		(_port(_int s -1 0 34(_ent(_out))))
		(_sig(_int NET103 -1 0 56(_arch(_uni))))
		(_sig(_int NET83 -1 0 57(_arch(_uni))))
		(_sig(_int NET95 -1 0 58(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(3))(_sens(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 1 -1)
)
I 000052 55 4027          1523212519407 RingCounter
(_unit VHDL(ringcounter 0 28(ringcounter 0 40))
	(_version vde)
	(_time 1523212519408 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/RingCounter.vhd\))
	(_parameters tan)
	(_code 0200050409550314020c1158050507045705060407)
	(_ent
		(_time 1523212518939)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -1 0 46(_ent((i 8)))))
				(_gen(_int Tprop -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 48(_ent((ns 4611686018427387904)))))
				(_port(_int C -2 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52(_array -2((_dto c 3 i 0)))))
				(_port(_int D 1 0 52(_ent (_in))))
				(_port(_int R -2 0 53(_ent (_in))))
				(_port(_int S -2 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 55(_array -2((_dto c 4 i 0)))))
				(_port(_int Q 2 0 55(_ent (_out))))
			)
		)
	)
	(_inst Q1 0 74(_comp registrador)
		(_gen
			((NumeroBits)(_code 5))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ4(_range 6)))
			((R)(GND))
			((S)(R))
			((Q)(sQ1(_range 7)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 8))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q2 0 88(_comp registrador)
		(_gen
			((NumeroBits)(_code 9))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ1(_range 10)))
			((R)(GND))
			((S)(R))
			((Q)(sQ2(_range 11)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 12))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q3 0 102(_comp registrador)
		(_gen
			((NumeroBits)(_code 13))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ2(_range 14)))
			((R)(R))
			((S)(GND))
			((Q)(sQ3(_range 15)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 16))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q4 0 116(_comp registrador)
		(_gen
			((NumeroBits)(_code 17))
			((Tprop)((ns 4613937818241073152)))
		)
		(_port
			((C)(Clk))
			((D)(sQ3(_range 18)))
			((R)(R))
			((S)(GND))
			((Q)(sQ4(_range 19)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 20))
				((Tprop)((ns 4613937818241073152)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_gen(_int NB -1 0 30 \1\ (_ent gms((i 1)))))
		(_port(_int Clk -2 0 33(_ent(_in))))
		(_port(_int R -2 0 34(_ent(_in))))
		(_port(_int T0 -2 0 35(_ent(_out))))
		(_port(_int T1 -2 0 36(_ent(_out))))
		(_cnst(_int GND_CONSTANT -2 0 60(_arch((i 2)))))
		(_sig(_int GND -2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 65(_array -2((_dto c 21 i 0)))))
		(_sig(_int sQ1 0 0 65(_arch(_uni))))
		(_sig(_int sQ2 0 0 66(_arch(_uni))))
		(_sig(_int sQ3 0 0 67(_arch(_uni))))
		(_sig(_int sQ4 0 0 68(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(4)))))
			(line__137(_arch 1 0 137(_assignment(_alias((T0)(sQ2(0))))(_simpleassign BUF)(_trgt(2))(_sens(6(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((T1)(sQ3(0))))(_simpleassign BUF)(_trgt(3))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_part (6(0))(7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RingCounter 22 -1)
)
I 000048 55 1845          1523212519426 RegFile
(_unit VHDL(regfile 0 25(regfile 0 41))
	(_version vde)
	(_time 1523212519427 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/RegFile.vhd\))
	(_parameters tan)
	(_code 1210151515454104171c0b48101417151014171415)
	(_ent
		(_time 1523212519084)
	)
	(_object
		(_gen(_int NBend -1 0 27 \4\ (_ent gms((i 4)))))
		(_gen(_int NBdado -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tread -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Twrite -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int clk -3 0 33(_ent(_in)(_event))))
		(_port(_int we -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int dadoina 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~12 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int enda 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~122 0 37(_array -3((_dto c 4 i 0)))))
		(_port(_int dadoouta 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 45(_array -3((_dto c 5 i 0)))))
		(_type(_int ram_type 0 44(_array 3((_to i 0 c 6)))))
		(_sig(_int ram 4 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 52(_array -3((_dto c 7 i 0)))))
		(_sig(_int enda_reg 5 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__73(_arch 1 0 73(_assignment(_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . RegFile 8 -1)
)
I 000044 55 2106          1523212519436 CSA
(_unit VHDL(csa 0 25(csa 0 40))
	(_version vde)
	(_time 1523212519437 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/CSA.vhd\))
	(_parameters tan)
	(_code 21222724237674372177327b712722262227202722)
	(_ent
		(_time 1523212519416)
	)
	(_comp
		(FA
			(_object
				(_port(_int ci -2 0 45(_ent (_in))))
				(_port(_int x -2 0 46(_ent (_in))))
				(_port(_int y -2 0 47(_ent (_in))))
				(_port(_int co -2 0 48(_ent (_out))))
				(_port(_int s -2 0 49(_ent (_out))))
			)
		)
	)
	(_generate CSA 0 57(_for 5 )
		(_inst FAx 0 58(_comp FA)
			(_port
				((ci)(Z(_object 1)))
				((x)(X(_object 1)))
				((y)(Y(_object 1)))
				((co)(C(_index 1)))
				((s)(S(_object 1)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int I 5 0 57(_arch)))
		)
	)
	(_inst FA_NB 0 68(_comp FA)
		(_port
			((ci)(Z(_index 2)))
			((x)(X(_index 3)))
			((y)(Y(_index 4)))
			((co)(Cout))
			((s)(S(_index 5)))
		)
		(_use(_ent . FA)
		)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_port(_int Cin -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 31(_array -2((_dto c 6 i 0)))))
		(_port(_int X 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 32(_array -2((_dto c 7 i 0)))))
		(_port(_int Y 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 33(_array -2((_dto c 8 i 0)))))
		(_port(_int Z 2 0 33(_ent(_in))))
		(_port(_int Cout -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -2((_dto c 9 i 0)))))
		(_port(_int C 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 36(_array -2((_dto c 10 i 0)))))
		(_port(_int S 4 0 36(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~{NB-2}~13 0 57(_scalar (_to i 0 c 11))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((c(0))(Cin)))(_trgt(5(0)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . CSA 12 -1)
)
I 000044 55 994           1523212519451 FFD
(_unit VHDL(ffd 0 25(ffd 0 39))
	(_version vde)
	(_time 1523212519452 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/FFD.vhd\))
	(_parameters tan)
	(_code 31323234366661273563276b643737373737353737)
	(_ent
		(_time 1523212519447)
	)
	(_object
		(_gen(_int Tprop -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -1 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -2 0 31(_ent(_in)(_event))))
		(_port(_int D -2 0 32(_ent(_in)(_event))))
		(_port(_int R -2 0 33(_ent(_in)(_event))))
		(_port(_int S -2 0 34(_ent(_in)(_event))))
		(_port(_int Q -2 0 35(_ent(_out))))
		(_sig(_int qi -2 0 43(_arch(_uni))))
		(_prcs
			(FlipFlopD(_arch 0 0 49(_prcs(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__64(_arch 1 0 64(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . FFD 2 -1)
)
I 000047 55 1082          1523212519469 Mux2x1
(_unit VHDL(mux2x1 0 27(mux2x1 0 39))
	(_version vde)
	(_time 1523212519470 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Mux2x1.vhd\))
	(_parameters tan)
	(_code 4142104245171d524141591e114715464446494243)
	(_ent
		(_time 1523212519465)
	)
	(_object
		(_gen(_int NB -1 0 29 \8\ (_ent gms((i 8)))))
		(_port(_int Sel -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int I0 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int I1 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int O 2 0 35(_ent(_out))))
		(_prcs
			(Mux2x1(_arch 0 0 45(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux2x1 4 -1)
)
I 000049 55 1195          1523212519487 Mux8x1_1
(_unit VHDL(mux8x1_1 0 27(mux8x1_1 0 45))
	(_version vde)
	(_time 1523212519488 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Mux8x1_1.vhd\))
	(_parameters tan)
	(_code 5053015255060c435b54480f005506535156045755)
	(_ent
		(_time 1523212519482)
	)
	(_object
		(_gen(_int Tsel -1 0 29 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_port(_int I0 -2 0 32(_ent(_in))))
		(_port(_int I1 -2 0 33(_ent(_in))))
		(_port(_int I2 -2 0 34(_ent(_in))))
		(_port(_int I3 -2 0 35(_ent(_in))))
		(_port(_int I4 -2 0 36(_ent(_in))))
		(_port(_int I5 -2 0 37(_ent(_in))))
		(_port(_int I6 -2 0 38(_ent(_in))))
		(_port(_int I7 -2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -2((_dto i 2 i 0)))))
		(_port(_int S 0 0 40(_ent(_in))))
		(_port(_int O -2 0 41(_ent(_out))))
		(_prcs
			(Multiplexador8x1(_arch 0 0 51(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux8x1_1 1 -1)
)
I 000054 55 1483          1523212519502 Reg_ClkEnable
(_unit VHDL(reg_clkenable 0 24(reg_clkenable 0 40))
	(_version vde)
	(_time 1523212519503 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Reg_ClkEnable.vhd\))
	(_parameters tan)
	(_code 60626760653733753565733a626632666566356661)
	(_ent
		(_time 1523212519497)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 31(_ent(_in)(_event))))
		(_port(_int CE -3 0 32(_ent(_in))))
		(_port(_int R -3 0 33(_ent(_in))))
		(_port(_int S -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(Registrador(_arch 0 0 50(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2)(3))(_read(4)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Reg_ClkEnable 7 -1)
)
I 000048 55 1316          1523212519512 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1523212519513 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/somador.vhd\))
	(_parameters tan)
	(_code 70727671262770667025642a777772777376267624)
	(_ent
		(_time 1523212518965)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
I 000050 55 1177          1523212519523 subtrator
(_unit VHDL(subtrator 0 26(subtrator 0 38))
	(_version vde)
	(_time 1523212519524 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/subtrator.vhd\))
	(_parameters tan)
	(_code 7f7d797f2c2829687a706d252f787b7929787d787c)
	(_ent
		(_time 1523212519035)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsub -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int In2 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . subtrator 4 -1)
)
I 000046 55 999           1523212519532 xsign
(_unit VHDL(xsign 0 25(xsign 0 36))
	(_version vde)
	(_time 1523212519533 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/xsign.vhd\))
	(_parameters tan)
	(_code 7f7d727f2a282269797e3a2426787c79767978792a)
	(_ent
		(_time 1523212519030)
	)
	(_object
		(_gen(_int NBE -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBS -1 0 28 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~12 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int I 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~12 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int O 1 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1(_range 4)))(_sens(0)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(1(_range 5)))(_sens(0(_index 6)))(_read(0(_index 7))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xsign 8 -1)
)
I 000047 55 2227          1523212519546 SomSub
(_unit VHDL(somsub 0 27(somsub 0 46))
	(_version vde)
	(_time 1523212519547 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/SomSub.vhd\))
	(_parameters tan)
	(_code 8f8d89818fd88f988f8f9ad5dc888c89d989db888c)
	(_ent
		(_time 1523212519058)
	)
	(_object
		(_gen(_int NB -1 0 29 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsub -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Ttrans -2 0 32 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int Veum -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int A 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int B 1 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -3((_dto i 1 i 0)))))
		(_port(_int cUla 2 0 38(_ent(_in))))
		(_port(_int Sinal -3 0 39(_ent(_out))))
		(_port(_int Vaum -3 0 40(_ent(_out))))
		(_port(_int Zero -3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 42(_array -3((_dto c 7 i 0)))))
		(_port(_int C 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB~downto~0}~13 0 49(_array -3((_dto c 8 i 0)))))
		(_sig(_int S_NB 4 0 49(_arch(_uni))))
		(_sig(_int Zer 4 0 50(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(8))(_sens(0)(1)(2)(3)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__65(_arch 2 0 65(_assignment(_trgt(7))(_sens(3)(8(_range 9))(8(_range 10))(8(_range 11))(8(_range 12)))(_read(8(_range 13))(8(_range 14))(8(_range 15))(8(_range 16))))))
			(line__70(_arch 3 0 70(_assignment(_trgt(4))(_sens(8(_index 17)))(_read(8(_index 18))))))
			(line__72(_arch 4 0 72(_assignment(_trgt(6))(_sens(8)(9)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . SomSub 19 -1)
)
I 000045 55 2317          1523212519561 NROM
(_unit VHDL(nrom 0 30(nrom 0 43))
	(_version vde)
	(_time 1523212519562 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/NROM.vhd\))
	(_parameters tan)
	(_code 9e9dce90c9c99c88cf91dbc5cd98c898ca98cb999c)
	(_ent
		(_time 1523212519421)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen(_int Tacesso -2 0 34 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type(_int ~STRING~12 0 35(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 35(_ent(_string \"mrom.txt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 38(_array -4((_dto c 3 i 0)))))
		(_port(_int ender 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 39(_array -4((_dto c 4 i 0)))))
		(_port(_int dado 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 46(_array -4((_dto c 5 i 0)))))
		(_type(_int tipo_memoria 0 46(_array 3((_to i 0 c 6)))))
		(_sig(_int mrom 4 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int endereco -1 0 48(_arch(_uni((i 0))))))
		(_type(_int HexTable 0 57(_array -1((_uto i 0 i 255(_enum -3))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 59(_array -1((_to i 48 i 70(_enum -3))))))
		(_cnst(_int lookup 6 0 59(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_inicial(_arch 0 0 55(_prcs(_trgt(2))(_mon))))
			(line__108(_arch 1 0 108(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_subprogram
			(_int fill_memory 2 0 56(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL))(ieee(std_logic_arith)))
	(_model . NROM 7 -1)
)
I 000049 55 3993          1523212519592 TesteMem
(_unit VHDL(testemem 0 28(testemem 0 41))
	(_version vde)
	(_time 1523212519593 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/TesteMem.vhd\))
	(_parameters tan)
	(_code bebcbfeaeee8e9a9bfedabe4bbb8bbb8eab9bab8bb)
	(_ent
		(_time 1523212519587)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BP -2 0 47(_ent((i 16)))))
				(_gen(_int BE -2 0 48(_ent((i 8)))))
				(_gen(_int Tread -3 0 49(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 50(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 51(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 52(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 52(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 53(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 56(_ent (_in))))
				(_port(_int enable -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 58(_array -1((_dto c 1 i 0)))))
				(_port(_int ender 5 0 58(_ent (_in))))
				(_port(_int rw -1 0 59(_ent (_in))))
				(_port(_int pronto -1 0 60(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1((_dto c 2 i 0)))))
				(_port(_int dado 6 0 61(_ent (_inout))))
			)
		)
		(ROM
			(_object
				(_gen(_int BE -2 0 66(_ent((i 8)))))
				(_gen(_int BP -2 0 67(_ent((i 16)))))
				(_gen(_int Tacesso -3 0 68(_ent((ns 4617315517961601024)))))
				(_type(_int ~STRING~131 0 69(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 69(_ent(_string \"mrom.txt"\))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~133 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int ender 5 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~135 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int dado 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 84(_comp Ram)
		(_gen
			((BP)((i 16)))
			((BE)((i 8)))
			((Tread)((ns 0)))
			((Twrite)((ns 0)))
			((Tsetup)((ns 0)))
			((Tz)((ns 0)))
		)
		(_port
			((Clock)(clock))
			((enable)(enable))
			((ender)(Ender(d_7_0)))
			((rw)(RW))
			((pronto)(Pronto))
			((dado)(Dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 0)))
				((Twrite)((ns 0)))
				((Tsetup)((ns 0)))
				((Tread)((ns 0)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U2 0 102(_comp ROM)
		(_gen
			((BE)((i 3)))
			((BP)((i 8)))
			((Tacesso)((ns 0)))
			((NA)(_string \"mrom1.txt"\))
		)
		(_port
			((ender)(Endereco(d_2_0)))
			((dado)(dado(d_7_0)))
		)
		(_use(_ent . ROM)
			(_gen
				((BE)((i 3)))
				((BP)((i 8)))
				((Tacesso)((ns 0)))
				((NA)(_string \"mrom1.txt"\))
			)
			(_port
				((ender)(ender))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int RW -1 0 30(_ent(_in))))
		(_port(_int clock -1 0 31(_ent(_in))))
		(_port(_int enable -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int Ender 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Endereco 1 0 34(_ent(_in))))
		(_port(_int Pronto -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int DadoRom 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int Dado 3 0 37(_ent(_inout))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((DadoRom(d_4_0))(dado(d_4_0))))(_trgt(6(d_4_0)))(_sens(7(d_4_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TesteMem 5 -1)
)
I 000044 55 2913          1523212519607 Ram
(_unit VHDL(ram 0 30(ram 0 50))
	(_version vde)
	(_time 1523212519608 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Ram.vhd\))
	(_parameters tan)
	(_code cdcfca98989acddac89ddc97c8cacfcbcccb99cacf)
	(_ent
		(_time 1523212519578)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int rw -4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 44(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 44(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 46(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 46(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 53(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 62(_scalar (_to i 0 c 6))))
		(_var(_int endereco 5 0 62(_prcs 0)))
		(_var(_int inicio -4 0 63(_prcs 0((i 3)))))
		(_type(_int HexTable 0 65(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 67(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 7 0 67(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 61(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_subprogram
			(_int fill_memory 1 0 64(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . Ram 7 -1)
)
I 000044 55 2381          1523212519621 ROM
(_unit VHDL(rom 0 30(rom 0 43))
	(_version vde)
	(_time 1523212519622 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/ROM.vhd\))
	(_parameters tan)
	(_code dddfda8fdf8addcad9da9b87d8dadfdb8bdb89dadf)
	(_ent
		(_time 1523212519574)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen(_int Tacesso -2 0 34 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type(_int ~STRING~12 0 35(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 35(_ent(_string \"mrom.txt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 38(_array -4((_dto c 3 i 0)))))
		(_port(_int ender 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 39(_array -4((_dto c 4 i 0)))))
		(_port(_int dado 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 46(_array -4((_dto c 5 i 0)))))
		(_type(_int tipo_memoria 0 46(_array 3((_to i 0 c 6)))))
		(_sig(_int mrom 4 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int endereco -1 0 48(_arch(_uni((i 0))))))
		(_type(_int HexTable 0 57(_array -1((_uto i 0 i 255(_enum -3))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 59(_array -1((_to i 48 i 70(_enum -3))))))
		(_cnst(_int lookup 6 0 59(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_inicial(_arch 0 0 55(_prcs(_trgt(2))(_mon))))
			(line__116(_arch 1 0 116(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_subprogram
			(_int fill_memory 2 0 56(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . ROM 7 -1)
)
I 000054 55 2242          1523212519631 RAM_sem_carga
(_unit VHDL(ram_sem_carga 0 29(ram_sem_carga 0 49))
	(_version vde)
	(_time 1523212519632 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/Ram_sem_carga.vhd\))
	(_parameters tan)
	(_code edefeabeb8baedf8bcbcfeb7b9ebb9e8bbebeeebec)
	(_ent
		(_time 1523212519583)
	)
	(_object
		(_gen(_int BE -1 0 31 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 32 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 33(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 33(_ent(_string \"mram.txt"\))))
		(_gen(_int Tz -3 0 34 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 35 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 36 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 37 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 40(_ent(_in))))
		(_port(_int enable -4 0 41(_ent(_in))))
		(_port(_int rw -4 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 43(_array -4((_dto c 1 i 0)))))
		(_port(_int ender 1 0 43(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int dado 2 0 45(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 52(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 52(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 61(_scalar (_to i 0 c 5))))
		(_var(_int endereco 5 0 61(_prcs 0)))
		(_var(_int inicio -4 0 62(_prcs 0((i 2)))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(MATH_REAL)))
	(_model . RAM_sem_carga 6 -1)
)
I 000054 55 1297          1523212519643 multiplexador
(_unit VHDL(multiplexador 0 25(multiplexador 0 39))
	(_version vde)
	(_time 1523212519644 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/multiplexador.vhd\))
	(_parameters tan)
	(_code edeebcbfbcbaeafaebb9f4b6bcebbeebe8eae5ebec)
	(_ent
		(_time 1523212519135)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsel -2 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tdata -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 33(_array -3((_dto c 1 i 0)))))
		(_port(_int I0 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int I1 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int O 2 0 35(_ent(_out))))
		(_var(_int Delay -2 0 49(_prcs 0((ns 0)))))
		(_prcs
			(Mux(_arch 0 0 45(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
I 000054 55 1651          1523212519653 ROM_sem_carga
(_unit VHDL(rom_sem_carga 0 31(rom_sem_carga 0 44))
	(_version vde)
	(_time 1523212519654 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/ROM_sem_carga.vhd\))
	(_parameters tan)
	(_code fcfefbacf9abfce9a8ffefa6a8faa8f9aafafffafd)
	(_ent
		(_time 1523212519601)
	)
	(_object
		(_gen(_int BE -1 0 33 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 34 \16\ (_ent gms((i 16)))))
		(_gen(_int Tacesso -2 0 35 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type(_int ~STRING~12 0 36(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 36(_ent(_string \"mrom.txt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 39(_array -4((_dto c 1 i 0)))))
		(_port(_int ender 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 40(_array -4((_dto c 2 i 0)))))
		(_port(_int dado 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 47(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 47(_array 3((_to i 0 c 4)))))
		(_sig(_int mrom 4 0 48(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int endereco -1 0 49(_arch(_uni((i 0))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL))(ieee(std_logic_arith)))
	(_model . ROM_sem_carga 5 -1)
)
I 000051 55 1752          1523212519674 somasubabs
(_unit VHDL(somasubabs 0 26(somasubabs 0 42))
	(_version vde)
	(_time 1523212519675 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/somasubabs.vhd\))
	(_parameters tan)
	(_code 0c0e090a095b0c1a0f5f1f57580a0e0a0d0a0e0b0f)
	(_ent
		(_time 1523212519669)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tsub -2 0 31 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tmm -2 0 32 \6 ns\ (_ent((ns 4618441417868443648)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3((_dto i 1 i 0)))))
		(_port(_int C 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int a 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int b 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3((_dto c 4 i 0)))))
		(_port(_int f 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3((_dto c 5 i 0)))))
		(_sig(_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(4))(_sens(2)))))
			(unidade_funcional(_arch 1 0 56(_assignment(_trgt(3))(_sens(0)(1)(2)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(515)
		(771)
		(770)
	)
	(_model . somasubabs 6 -1)
)
I 000054 55 1881          1523212519691 somasubabsmax
(_unit VHDL(somasubabsmax 0 26(somasubabsmax 0 42))
	(_version vde)
	(_time 1523212519692 refresh time 2018.04.08 15:35:19)
	(_source(\./compile/somasubabsmax.vhd\))
	(_parameters tan)
	(_code 1b191e1c1f4c1b0d184a08404f1d191d1a1d191c18)
	(_ent
		(_time 1523212519665)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tsub -2 0 31 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tmm -2 0 32 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3((_dto i 1 i 0)))))
		(_port(_int C 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int a 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3((_dto c 4 i 0)))))
		(_port(_int b 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3((_dto c 5 i 0)))))
		(_port(_int f 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3((_dto c 6 i 0)))))
		(_sig(_int max 4 0 45(_arch(_uni))))
		(_sig(_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(4))(_sens(1)(2)))))
			(line__54(_arch 1 0 54(_assignment(_trgt(5))(_sens(2)))))
			(unidade_funcional(_arch 2 0 57(_assignment(_trgt(3))(_sens(0)(1)(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . somasubabsmax 7 -1)
)
V 000047 55 1165          1530711846148 maximo
(_unit VHDL(maximo 0 26(maximo 0 38))
	(_version vde)
	(_time 1530711846149 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/maximo.vhd\))
	(_parameters tan)
	(_code dad88c888a8c86ccd2d59e80dddc8edcdbddd2dcd3)
	(_ent
		(_time 1530711846139)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tmax -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int In2 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . maximo 4 -1)
)
V 000055 55 1061          1530711846174 valor_absoluto
(_unit VHDL(valor_absoluto 0 26(valor_absoluto 0 37))
	(_version vde)
	(_time 1530711846175 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/valor_absoluto.vhd\))
	(_parameters tan)
	(_code f9fafda9f1aefeefaef6eba0fefff8fffbfefaffaf)
	(_ent
		(_time 1530711846166)
	)
	(_object
		(_gen(_int numeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tabs -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . valor_absoluto 3 -1)
)
V 000046 55 989           1530711846191 xzero
(_unit VHDL(xzero 0 25(xzero 0 36))
	(_version vde)
	(_time 1530711846192 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/xzero.vhd\))
	(_parameters tan)
	(_code 090a020e515e581e0a084f52500e580f0c0e0b0f5f)
	(_ent
		(_time 1530711846185)
	)
	(_object
		(_gen(_int NBE -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBS -1 0 28 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~12 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int I 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~12 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int O 1 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1(_range 4)))(_sens(0(_range 5)))(_read(0(_range 6))))))
			(line__42(_arch 1 0 42(_assignment(_trgt(1(_range 7))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xzero 8 -1)
)
V 000048 55 1936          1530711846220 fillmem
(_unit VHDL(testfill 0 8(fillmem 0 13))
	(_version vde)
	(_time 1530711846221 refresh time 2018.07.04 10:44:06)
	(_source(\./src/fill_memory.vhd\))
	(_parameters tan)
	(_code 282b2f2c257e7f3f2f2c3e72702e7b2e7b2f2c2e2d)
	(_ent
		(_time 1530711846214)
	)
	(_object
		(_gen(_int NP_Mem -1 0 9 \256\ (_ent((i 256)))))
		(_gen(_int NBP_Mem -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{NBP_Mem-1~downto~0}~13 0 15(_array -2((_dto c 2 i 0)))))
		(_type(_int tipo_memoria 0 15(_array 0((_to i 0 c 3)))))
		(_sig(_int Mem 1 0 16(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type(_int HexTable 0 19(_array -1((_uto i 0 i 255(_enum -3))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 21(_array -1((_to i 48 i 70(_enum -3))))))
		(_cnst(_int lookup 3 0 21(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_type(_int ~STRING{4~downto~1}~13 0 25(_array -3((_dto i 4 i 1)))))
		(_type(_int ~STRING{3~downto~1}~13 0 26(_array -3((_dto i 3 i 1)))))
		(_type(_int ~INTEGER~range~256~downto~0~13 0 28(_scalar (_dto i 256 i 0))))
		(_prcs
			(testbench(_arch 0 0 45(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_int fill_memory 1 0 18(_arch(_proc)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_split (0)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(synopsys(STD_LOGIC_SIGNED))(synopsys(std_logic_arith)))
	(_static
		(778921325 7633012)
	)
	(_model . fillmem 4 -1)
)
V 000044 55 2640          1530711846253 ULA
(_unit VHDL(ula 0 26(ula 0 46))
	(_version vde)
	(_time 1530711846254 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/ULA.vhd\))
	(_parameters tan)
	(_code 47444145131012504641041d174042411441464042)
	(_ent
		(_time 1530711846247)
	)
	(_object
		(_gen(_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsub -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Ttrans -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tgate -2 0 32 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int Veum -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int A 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int B 1 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -3((_dto i 2 i 0)))))
		(_port(_int cUla 2 0 38(_ent(_in))))
		(_port(_int Sinal -3 0 39(_ent(_out))))
		(_port(_int Vaum -3 0 40(_ent(_out))))
		(_port(_int Zero -3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 42(_array -3((_dto c 7 i 0)))))
		(_port(_int C 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB~downto~0}~13 0 49(_array -3((_dto c 8 i 0)))))
		(_sig(_int S_NB 4 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 50(_array -3((_dto c 9 i 0)))))
		(_sig(_int Zer 5 0 50(_arch(_uni((_others(i 2)))))))
		(_sig(_int Upper 4 0 51(_arch(_uni(((i 3))(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(8))(_sens(0)(1)(2)(3)))))
			(line__68(_arch 1 0 68(_assignment(_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__70(_arch 2 0 70(_assignment(_trgt(7))(_sens(3)(8(_range 10))(8(_range 11))(8(_range 12))(8(_range 13))(8(_range 14))(8(_range 15))(8(_range 16))(8(_range 17)))(_read(8(_range 18))(8(_range 19))(8(_range 20))(8(_range 21))(8(_range 22))(8(_range 23))(8(_range 24))(8(_range 25))))))
			(line__79(_arch 3 0 79(_assignment(_trgt(4))(_sens(8(_index 26)))(_read(8(_index 27))))))
			(line__81(_arch 4 0 81(_assignment(_trgt(6))(_sens(8(_range 28))(9))(_read(8(_range 29))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ULA 30 -1)
)
V 000046 55 1781          1530711846276 Stack
(_unit VHDL(stack 0 25(stack 0 41))
	(_version vde)
	(_time 1530711846277 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Stack.vhd\))
	(_parameters tan)
	(_code 66656667643133706668243d346162606760656034)
	(_ent
		(_time 1530711846272)
	)
	(_object
		(_gen(_int NBdado -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBend -1 0 28 \4\ (_ent gms((i 4)))))
		(_gen(_int Tpush -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tpop -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int Reset -3 0 33(_ent(_in)(_event))))
		(_port(_int clk -3 0 34(_ent(_in)(_event))))
		(_port(_int push_pop -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 36(_array -3((_dto c 1 i 0)))))
		(_port(_int din 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~122 0 37(_array -3((_dto c 2 i 0)))))
		(_port(_int dout 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 45(_array -3((_dto c 3 i 0)))))
		(_type(_int ram_type 0 44(_array 2((_to i 0 c 4)))))
		(_sig(_int stack 3 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 47(_array -3((_dto c 5 i 0)))))
		(_sig(_int tos 4 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(StackMemory(_arch 0 0 55(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Stack 6 -1)
)
V 000047 55 1636          1530711846298 Mux4x1
(_unit VHDL(mux4x1 0 25(mux4x1 0 41))
	(_version vde)
	(_time 1530711846299 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Mux4x1.vhd\))
	(_parameters tan)
	(_code 7674217675202a6570246e292670227173717e7572)
	(_ent
		(_time 1530711846293)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsel -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tdata -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int I0 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int I1 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int I2 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -3((_dto c 4 i 0)))))
		(_port(_int I3 3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -3((_dto i 1 i 0)))))
		(_port(_int Sel 4 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 37(_array -3((_dto c 5 i 0)))))
		(_port(_int O 5 0 37(_ent(_out))))
		(_var(_int Delay -2 0 51(_prcs 0((ns 0)))))
		(_prcs
			(Mux4x1(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mux4x1 6 -1)
)
V 000046 55 794           1530711846313 Ou_NP
(_unit VHDL(ou_np 0 25(ou_np 0 35))
	(_version vde)
	(_time 1530711846314 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Ou_NP.vhd\))
	(_parameters tan)
	(_code 8684d38985d28490d18296dc81818383d080d38186)
	(_ent
		(_time 1530711846309)
	)
	(_object
		(_gen(_int NP -1 0 27 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{NP-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int Ss 0 0 30(_ent(_in))))
		(_port(_int S -2 0 31(_ent(_out))))
		(_var(_int temp -2 0 46(_prcs 0((i 2)))))
		(_prcs
			(Ou_NP(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Ou_NP 2 -1)
)
V 000047 55 2098          1530711846330 Mux8x1
(_unit VHDL(mux8x1 0 25(mux8x1 0 45))
	(_version vde)
	(_time 1530711846331 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Mux8x1.vhd\))
	(_parameters tan)
	(_code 9597c29b95c3c9869e948dcac593c19290929d969d)
	(_ent
		(_time 1530711846324)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsel -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tdata -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int I0 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int I1 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int I2 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -3((_dto c 4 i 0)))))
		(_port(_int I3 3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int I4 4 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1210 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int I5 5 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1212 0 38(_array -3((_dto c 7 i 0)))))
		(_port(_int I6 6 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1214 0 39(_array -3((_dto c 8 i 0)))))
		(_port(_int I7 7 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -3((_dto i 2 i 0)))))
		(_port(_int Sel 8 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1216 0 41(_array -3((_dto c 9 i 0)))))
		(_port(_int O 9 0 41(_ent(_out))))
		(_var(_int Delay -2 0 55(_prcs 0((ns 0)))))
		(_prcs
			(Mux8x1(_arch 0 0 51(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Mux8x1 10 -1)
)
V 000047 55 1165          1530711846355 minimo
(_unit VHDL(minimo 0 26(minimo 0 38))
	(_version vde)
	(_time 1530711846356 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/minimo.vhd\))
	(_parameters tan)
	(_code b5b7e2e1b9e2b4a3bdbaf1efb2b3e1b3bcb3e0b3bc)
	(_ent
		(_time 1530711846349)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tmin -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int In2 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . minimo 4 -1)
)
V 000050 55 1073          1530711846375 DeslocaD1
(_unit VHDL(deslocad1 0 26(deslocad1 0 37))
	(_version vde)
	(_time 1530711846376 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/deslocad1.vhd\))
	(_parameters tan)
	(_code c4c6c391c59293d296c5829e96c2c5c2c0c7c5c2c0)
	(_ent
		(_time 1530711846370)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tdesl1 -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0(_range 3)))(_read(0(_range 4))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . DeslocaD1 5 -1)
)
V 000045 55 767           1530711846392 Fuse
(_unit VHDL(fuse 0 25(fuse 0 34))
	(_version vde)
	(_time 1530711846393 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Fuse_and.vhd\))
	(_parameters tan)
	(_code d4d6d187d58283c2d3d0c28f80d3d7d2d1d2d2d3d1)
	(_ent
		(_time 1530711846387)
	)
	(_object
		(_port(_int FI -1 0 27(_ent(_in))))
		(_port(_int FIL -1 0 28(_ent(_in))))
		(_port(_int I -1 0 29(_ent(_in))))
		(_port(_int S -1 0 30(_ent(_out))))
		(_sig(_int IL -1 0 38(_int(_uni))))
		(_sig(_int IL_F -1 0 39(_int(_uni))))
		(_sig(_int I_F -1 0 40(_int(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Fuse 1 -1)
)
V 000049 55 1019          1530711846407 Log_Sinc
(_unit VHDL(log_sinc 0 25(log_sinc 0 37))
	(_version vde)
	(_time 1530711846408 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Log_Sinc.vhd\))
	(_parameters tan)
	(_code e3e1b3b0b6b4b0f6b4ecf0b9bbe5b6e5e0e5b0e5b5)
	(_ent
		(_time 1530711846402)
	)
	(_object
		(_gen(_int NSb -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 28 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int clk -3 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NSb-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int PCborda 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NSb-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Sborda 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Log_Sinc 3 -1)
)
V 000047 55 1001          1530711846423 maisum
(_unit VHDL(maisum 0 26(maisum 0 37))
	(_version vde)
	(_time 1530711846424 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/maisum.vhd\))
	(_parameters tan)
	(_code f3f1a4a3f1a4aee4f1f3e6a9f6f5a7f5f2f5faf4f0)
	(_ent
		(_time 1530711846419)
	)
	(_object
		(_gen(_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int I 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int O 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . maisum 3 -1)
)
V 000064 55 1250          1530711846440 deslocador_combinatorio
(_unit VHDL(deslocador_combinatorio 0 25(deslocador_combinatorio 0 38))
	(_version vde)
	(_time 1530711846441 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 030103050555541551534559510502050705550401)
	(_ent
		(_time 1530711846434)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBD -1 0 28 \1\ (_ent gms((i 1)))))
		(_gen(_int Tprop -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int DE -3 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 33(_array -3((_dto c 1 i 0)))))
		(_port(_int I 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int O 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 41(_array -3((_dto c 3 i 0)))))
		(_cnst(_int Zer 2 0 41(_arch((_others(i 2))))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . deslocador_combinatorio 4 -1)
)
V 000052 55 2249          1530711846461 DualRegFile
(_unit VHDL(dualregfile 0 25(dualregfile 0 43))
	(_version vde)
	(_time 1530711846462 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/DualRegFile.vhd\))
	(_parameters tan)
	(_code 1210121415454704424100484614151414141b1441)
	(_ent
		(_time 1530711846455)
	)
	(_object
		(_gen(_int NBend -1 0 27 \4\ (_ent gms((i 4)))))
		(_gen(_int NBdado -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tread -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Twrite -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int clk -3 0 33(_ent(_in)(_event))))
		(_port(_int we -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int dadoina 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~12 0 36(_array -3((_dto c 4 i 0)))))
		(_port(_int enda 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~122 0 37(_array -3((_dto c 5 i 0)))))
		(_port(_int endb 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~124 0 38(_array -3((_dto c 6 i 0)))))
		(_port(_int dadoouta 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~126 0 39(_array -3((_dto c 7 i 0)))))
		(_port(_int dadooutb 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 47(_array -3((_dto c 8 i 0)))))
		(_type(_int ram_type 0 46(_array 5((_to i 0 c 9)))))
		(_sig(_int ram 6 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 54(_array -3((_dto c 10 i 0)))))
		(_sig(_int enda_reg 7 0 54(_arch(_uni))))
		(_sig(_int endb_reg 7 0 55(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 61(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__77(_arch 1 0 77(_assignment(_trgt(5))(_sens(7)(8))(_mon))))
			(line__79(_arch 2 0 79(_assignment(_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 11 -1)
)
V 000051 55 1638          1530711846479 deslocador
(_unit VHDL(deslocador 0 25(deslocador 0 42))
	(_version vde)
	(_time 1530711846480 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/deslocador.vhd\))
	(_parameters tan)
	(_code 323032373564652463317468603433343634643530)
	(_ent
		(_time 1530711846473)
	)
	(_block deslocador 0 47
		(_object
			(_sig(_int GUARD -4 0 47(_arch(_uni(_code 3)))))
			(_prcs
				(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
				(line__49(_arch 1 0 49(_assignment(_trgt(6))(_sens(7)(1)(2)(3)(4)))))
				(line__53(_arch 2 0 53(_assignment(_trgt(5))(_sens(7)(1)(3)(4(0))(4(_index 4)))(_read(4(_index 5))))))
			)
		)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tcarga -2 0 28 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tdesl -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int Clk -3 0 32(_ent(_in)(_event))))
		(_port(_int D_E -3 0 33(_ent(_in))))
		(_port(_int InBit -3 0 34(_ent(_in))))
		(_port(_int T_D -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 6 i 0)))))
		(_port(_int InA 0 0 36(_ent(_in))))
		(_port(_int SaiBit -3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 38(_array -3((_dto c 7 i 0)))))
		(_port(_int OutA 1 0 38(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . deslocador 8 -1)
)
V 000050 55 1100          1530711846498 DeslocaD3
(_unit VHDL(deslocad3 0 26(deslocad3 0 37))
	(_version vde)
	(_time 1530711846499 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/deslocad3.vhd\))
	(_parameters tan)
	(_code 41434143451716571340071b134740474542424745)
	(_ent
		(_time 1530711846492)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tdesl3 -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int Out1 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(1))(_sens(0(_range 3)))(_read(0(_range 4))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
	)
	(_model . DeslocaD3 5 -1)
)
V 000055 55 1127          1530711846515 bufferTristate
(_unit VHDL(buffertristate 0 25(buffertristate 0 38))
	(_version vde)
	(_time 1530711846516 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/buffertristate.vhd\))
	(_parameters tan)
	(_code 5153575355060347565e440a025655565357585652)
	(_ent
		(_time 1530711846509)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tenable -2 0 28 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen(_int Tdisable -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int Oe -3 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 33(_array -3((_dto c 1 i 0)))))
		(_port(_int I 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int O 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bufferTristate 3 -1)
)
V 000054 55 982           1530711846530 Decodificador
(_unit VHDL(decodificador 0 24(decodificador 0 31))
	(_version vde)
	(_time 1530711846531 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Decodificador.vhd\))
	(_parameters tan)
	(_code 60626060653737763737743a386666666966636661)
	(_ent
		(_time 1530711846525)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int In0 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Sai 1 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 33686274)
		(33686018 33686019)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686019 33686018)
		(16843009 16843009)
	)
	(_model . Decodificador 1 -1)
)
V 000049 55 2035          1530711846547 contador
(_unit VHDL(contador 0 26(contador 0 45))
	(_version vde)
	(_time 1530711846548 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/contador.vhd\))
	(_parameters tan)
	(_code 70727771262771677023612a257626777276737626)
	(_ent
		(_time 1530711846542)
	)
	(_object
		(_gen(_int NB -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tcarga -2 0 30 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tcount -2 0 31 \3 ns\ (_ent gms((ns 4613937818241073152)))))
		(_port(_int C -3 0 34(_ent(_in)(_event))))
		(_port(_int LC -3 0 35(_ent(_in))))
		(_port(_int R -3 0 36(_ent(_in)(_event))))
		(_port(_int UD -3 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 38(_array -3((_dto c 4 i 0)))))
		(_port(_int D 0 0 38(_ent(_in)(_lastevent))))
		(_port(_int U -3 0 39(_ent(_out))))
		(_port(_int Z -3 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 41(_array -3((_dto c 5 i 0)))))
		(_port(_int Q 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 48(_array -3((_dto c 6 i 0)))))
		(_cnst(_int Zero 2 0 48(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 49(_array -3((_dto c 7 i 0)))))
		(_cnst(_int TudoUm 3 0 49(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 54(_array -3((_dto c 8 i 0)))))
		(_sig(_int Qi 4 0 54(_arch(_uni))))
		(_prcs
			(count(_arch 0 0 60(_prcs(_trgt(8))(_sens(0)(2)(8)(1)(3)(4))(_dssslsensitivity 2))))
			(line__92(_arch 1 0 92(_assignment(_trgt(7))(_sens(8)))))
			(line__93(_arch 2 0 93(_assignment(_trgt(6))(_sens(8)))))
			(line__95(_arch 3 0 95(_assignment(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contador 9 -1)
)
V 000056 55 2052          1530711846565 absminmaxsomsub
(_unit VHDL(absminmaxsomsub 0 26(absminmaxsomsub 0 42))
	(_version vde)
	(_time 1530711846566 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/absminmaxsomsub.vhd\))
	(_parameters tan)
	(_code 8082858e82d6d796d78599da8486d4868187888783)
	(_ent
		(_time 1530711846560)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tabs -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tsub -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tmm -2 0 32 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -3((_dto i 2 i 0)))))
		(_port(_int C 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int a 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int b 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3((_dto c 7 i 0)))))
		(_port(_int f 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3((_dto c 8 i 0)))))
		(_sig(_int min 4 0 45(_arch(_uni))))
		(_sig(_int max 4 0 45(_arch(_uni))))
		(_sig(_int absa 4 0 45(_arch(_uni))))
		(_sig(_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(4))(_sens(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(5))(_sens(1)(2)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(6))(_sens(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(7))(_sens(2)))))
			(unidade_funcional(_arch 4 0 59(_assignment(_trgt(3))(_sens(4)(5)(6)(7)(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . absminmaxsomsub 9 -1)
)
V 000052 55 1659          1530711846583 registrador
(_unit VHDL(registrador 0 25(registrador 0 40))
	(_version vde)
	(_time 1530711846584 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/registrador.vhd\))
	(_parameters tan)
	(_code 8f8c8981dcd8dc99858b9cd4da888d898e898b89d9)
	(_ent
		(_time 1530711846578)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 28 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 32(_ent(_in)(_event))))
		(_port(_int R -3 0 33(_ent(_in))))
		(_port(_int S -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 35(_ent(_in)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(Registrador(_arch 0 0 50(_prcs(_simple)(_trgt(5)(5(_range 5))(5(_range 6)))(_sens(0)(1)(2))(_mon)(_read(3)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1819240790 1877206881 543515680 762602835 1948282997 543518057 1914728302 1936287589 1684107892 539783791 1869373814 1633951858 3982586656 1763729764 1717920878 1684631145 540876911 11861)
	)
	(_model . registrador 7 -1)
)
V 000043 55 812           1530711846600 HA
(_unit VHDL(ha 0 25(ha 0 37))
	(_version vde)
	(_time 1530711846601 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/HA.vhd\))
	(_parameters tan)
	(_code 9f9d9390c8c8c3899f9187c5cf9997999e9997999e)
	(_ent
		(_time 1530711846595)
	)
	(_object
		(_gen(_int Tgate -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int x -2 0 30(_ent(_in))))
		(_port(_int y -2 0 31(_ent(_in))))
		(_port(_int g -2 0 32(_ent(_out))))
		(_port(_int p -2 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . HA 2 -1)
)
V 000048 55 613           1530711846615 fuse_ou
(_unit VHDL(fuse_ou 0 25(fuse_ou 0 33))
	(_version vde)
	(_time 1530711846616 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/fuse_ou.vhd\))
	(_parameters tan)
	(_code afadadf9fcf9f8b9aba9e9f5a8a8aaa9a9a8aaa8ac)
	(_ent
		(_time 1530711846610)
	)
	(_object
		(_port(_int Fp -1 0 27(_ent(_in))))
		(_port(_int P -1 0 28(_ent(_in))))
		(_port(_int Ss -1 0 29(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . fuse_ou 1 -1)
)
V 000047 55 799           1530711846630 And_NE
(_unit VHDL(and_ne 0 25(and_ne 0 35))
	(_version vde)
	(_time 1530711846631 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/And_NE.vhd\))
	(_parameters tan)
	(_code bebcbbeabee9eeabeabbfbe4eab8bfb8ebb8babbe8)
	(_ent
		(_time 1530711846626)
	)
	(_object
		(_gen(_int NE -1 0 27 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{NE-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int Sp 0 0 30(_ent(_in))))
		(_port(_int P -2 0 31(_ent(_out))))
		(_var(_int temp -2 0 46(_prcs 0((i 3)))))
		(_prcs
			(And_NE(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . And_NE 2 -1)
)
V 000043 55 1385          1530711846646 FA
(_unit VHDL(fa 0 28(fa 0 38))
	(_version vde)
	(_time 1530711846647 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/FA.vhd\))
	(_parameters tan)
	(_code cecccc9b9a999cd8cc9dd8949ec8c8c8cfc8c8c8cf)
	(_ent
		(_time 1530711846641)
	)
	(_comp
		(HA
			(_object
				(_gen(_int Tgate -2 0 44(_ent((ns 4607182418800017408)))))
				(_port(_int x -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_in))))
				(_port(_int g -1 0 49(_ent (_out))))
				(_port(_int p -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 64(_comp HA)
		(_port
			((x)(x))
			((y)(y))
			((g)(NET95))
			((p)(NET83))
		)
		(_use(_ent . HA)
		)
	)
	(_inst U2 0 72(_comp HA)
		(_port
			((x)(NET83))
			((y)(ci))
			((g)(NET103))
			((p)(s))
		)
		(_use(_ent . HA)
		)
	)
	(_object
		(_port(_int ci -1 0 30(_ent(_in))))
		(_port(_int x -1 0 31(_ent(_in))))
		(_port(_int y -1 0 32(_ent(_in))))
		(_port(_int co -1 0 33(_ent(_out))))
		(_port(_int s -1 0 34(_ent(_out))))
		(_sig(_int NET103 -1 0 56(_arch(_uni))))
		(_sig(_int NET83 -1 0 57(_arch(_uni))))
		(_sig(_int NET95 -1 0 58(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(3))(_sens(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 1 -1)
)
V 000052 55 4027          1530711846657 RingCounter
(_unit VHDL(ringcounter 0 28(ringcounter 0 40))
	(_version vde)
	(_time 1530711846658 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/RingCounter.vhd\))
	(_parameters tan)
	(_code dddedb8f808adccbddd3ce87dadad8db88dad9dbd8)
	(_ent
		(_time 1530711846132)
	)
	(_comp
		(registrador
			(_object
				(_gen(_int NumeroBits -1 0 46(_ent((i 8)))))
				(_gen(_int Tprop -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 48(_ent((ns 4611686018427387904)))))
				(_port(_int C -2 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52(_array -2((_dto c 3 i 0)))))
				(_port(_int D 1 0 52(_ent (_in))))
				(_port(_int R -2 0 53(_ent (_in))))
				(_port(_int S -2 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 55(_array -2((_dto c 4 i 0)))))
				(_port(_int Q 2 0 55(_ent (_out))))
			)
		)
	)
	(_inst Q1 0 74(_comp registrador)
		(_gen
			((NumeroBits)(_code 5))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ4(_range 6)))
			((R)(GND))
			((S)(R))
			((Q)(sQ1(_range 7)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 8))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q2 0 88(_comp registrador)
		(_gen
			((NumeroBits)(_code 9))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ1(_range 10)))
			((R)(GND))
			((S)(R))
			((Q)(sQ2(_range 11)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 12))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q3 0 102(_comp registrador)
		(_gen
			((NumeroBits)(_code 13))
			((Tprop)((ns 4613937818241073152)))
			((Tsetup)((ns 4607182418800017408)))
		)
		(_port
			((C)(Clk))
			((D)(sQ2(_range 14)))
			((R)(R))
			((S)(GND))
			((Q)(sQ3(_range 15)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 16))
				((Tprop)((ns 4613937818241073152)))
				((Tsetup)((ns 4607182418800017408)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Q4 0 116(_comp registrador)
		(_gen
			((NumeroBits)(_code 17))
			((Tprop)((ns 4613937818241073152)))
		)
		(_port
			((C)(Clk))
			((D)(sQ3(_range 18)))
			((R)(R))
			((S)(GND))
			((Q)(sQ4(_range 19)))
		)
		(_use(_ent . registrador)
			(_gen
				((NumeroBits)(_code 20))
				((Tprop)((ns 4613937818241073152)))
			)
			(_port
				((C)(C))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_gen(_int NB -1 0 30 \1\ (_ent gms((i 1)))))
		(_port(_int Clk -2 0 33(_ent(_in))))
		(_port(_int R -2 0 34(_ent(_in))))
		(_port(_int T0 -2 0 35(_ent(_out))))
		(_port(_int T1 -2 0 36(_ent(_out))))
		(_cnst(_int GND_CONSTANT -2 0 60(_arch((i 2)))))
		(_sig(_int GND -2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 65(_array -2((_dto c 21 i 0)))))
		(_sig(_int sQ1 0 0 65(_arch(_uni))))
		(_sig(_int sQ2 0 0 66(_arch(_uni))))
		(_sig(_int sQ3 0 0 67(_arch(_uni))))
		(_sig(_int sQ4 0 0 68(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(4)))))
			(line__137(_arch 1 0 137(_assignment(_alias((T0)(sQ2(0))))(_simpleassign BUF)(_trgt(2))(_sens(6(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((T1)(sQ3(0))))(_simpleassign BUF)(_trgt(3))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_part (6(0))(7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RingCounter 22 -1)
)
V 000048 55 1845          1530711846680 RegFile
(_unit VHDL(regfile 0 25(regfile 0 41))
	(_version vde)
	(_time 1530711846681 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/RegFile.vhd\))
	(_parameters tan)
	(_code edeeebbebcbabefbe8e3f4b7efebe8eaefebe8ebea)
	(_ent
		(_time 1530711846288)
	)
	(_object
		(_gen(_int NBend -1 0 27 \4\ (_ent gms((i 4)))))
		(_gen(_int NBdado -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tread -2 0 29 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Twrite -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int clk -3 0 33(_ent(_in)(_event))))
		(_port(_int we -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int dadoina 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~12 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int enda 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~122 0 37(_array -3((_dto c 4 i 0)))))
		(_port(_int dadoouta 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 45(_array -3((_dto c 5 i 0)))))
		(_type(_int ram_type 0 44(_array 3((_to i 0 c 6)))))
		(_sig(_int ram 4 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 52(_array -3((_dto c 7 i 0)))))
		(_sig(_int enda_reg 5 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__73(_arch 1 0 73(_assignment(_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . RegFile 8 -1)
)
V 000044 55 2106          1530711846693 CSA
(_unit VHDL(csa 0 25(csa 0 40))
	(_version vde)
	(_time 1530711846694 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/CSA.vhd\))
	(_parameters tan)
	(_code fdfffaacaaaaa8ebfdabeea7adfbfefafefbfcfbfe)
	(_ent
		(_time 1530711846669)
	)
	(_comp
		(FA
			(_object
				(_port(_int ci -2 0 45(_ent (_in))))
				(_port(_int x -2 0 46(_ent (_in))))
				(_port(_int y -2 0 47(_ent (_in))))
				(_port(_int co -2 0 48(_ent (_out))))
				(_port(_int s -2 0 49(_ent (_out))))
			)
		)
	)
	(_generate CSA 0 57(_for 5 )
		(_inst FAx 0 58(_comp FA)
			(_port
				((ci)(Z(_object 1)))
				((x)(X(_object 1)))
				((y)(Y(_object 1)))
				((co)(C(_index 1)))
				((s)(S(_object 1)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int I 5 0 57(_arch)))
		)
	)
	(_inst FA_NB 0 68(_comp FA)
		(_port
			((ci)(Z(_index 2)))
			((x)(X(_index 3)))
			((y)(Y(_index 4)))
			((co)(Cout))
			((s)(S(_index 5)))
		)
		(_use(_ent . FA)
		)
	)
	(_object
		(_gen(_int NB -1 0 27 \8\ (_ent gms((i 8)))))
		(_port(_int Cin -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 31(_array -2((_dto c 6 i 0)))))
		(_port(_int X 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 32(_array -2((_dto c 7 i 0)))))
		(_port(_int Y 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 33(_array -2((_dto c 8 i 0)))))
		(_port(_int Z 2 0 33(_ent(_in))))
		(_port(_int Cout -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~126 0 35(_array -2((_dto c 9 i 0)))))
		(_port(_int C 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~128 0 36(_array -2((_dto c 10 i 0)))))
		(_port(_int S 4 0 36(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~{NB-2}~13 0 57(_scalar (_to i 0 c 11))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((c(0))(Cin)))(_trgt(5(0)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . CSA 12 -1)
)
V 000044 55 994           1530711846708 FFD
(_unit VHDL(ffd 0 25(ffd 0 39))
	(_version vde)
	(_time 1530711846709 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/FFD.vhd\))
	(_parameters tan)
	(_code 0c0e0f0a595b5c1a085e1a56590a0a0a0a0a080a0a)
	(_ent
		(_time 1530711846703)
	)
	(_object
		(_gen(_int Tprop -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -1 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -2 0 31(_ent(_in)(_event))))
		(_port(_int D -2 0 32(_ent(_in)(_event))))
		(_port(_int R -2 0 33(_ent(_in)(_event))))
		(_port(_int S -2 0 34(_ent(_in)(_event))))
		(_port(_int Q -2 0 35(_ent(_out))))
		(_sig(_int qi -2 0 43(_arch(_uni))))
		(_prcs
			(FlipFlopD(_arch 0 0 49(_prcs(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__64(_arch 1 0 64(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . FFD 2 -1)
)
V 000047 55 1082          1530711846729 Mux2x1
(_unit VHDL(mux2x1 0 27(mux2x1 0 39))
	(_version vde)
	(_time 1530711846730 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Mux2x1.vhd\))
	(_parameters tan)
	(_code 2c2e7d297a7a703f2c2c34737c2a782b292b242f2e)
	(_ent
		(_time 1530711846722)
	)
	(_object
		(_gen(_int NB -1 0 29 \8\ (_ent gms((i 8)))))
		(_port(_int Sel -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int I0 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int I1 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int O 2 0 35(_ent(_out))))
		(_prcs
			(Mux2x1(_arch 0 0 45(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux2x1 4 -1)
)
V 000049 55 1195          1530711846746 Mux8x1_1
(_unit VHDL(mux8x1_1 0 27(mux8x1_1 0 45))
	(_version vde)
	(_time 1530711846747 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Mux8x1_1.vhd\))
	(_parameters tan)
	(_code 3b396a3f6c6d6728303f23646b3e6d383a3d6f3c3e)
	(_ent
		(_time 1530711846740)
	)
	(_object
		(_gen(_int Tsel -1 0 29 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_port(_int I0 -2 0 32(_ent(_in))))
		(_port(_int I1 -2 0 33(_ent(_in))))
		(_port(_int I2 -2 0 34(_ent(_in))))
		(_port(_int I3 -2 0 35(_ent(_in))))
		(_port(_int I4 -2 0 36(_ent(_in))))
		(_port(_int I5 -2 0 37(_ent(_in))))
		(_port(_int I6 -2 0 38(_ent(_in))))
		(_port(_int I7 -2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -2((_dto i 2 i 0)))))
		(_port(_int S 0 0 40(_ent(_in))))
		(_port(_int O -2 0 41(_ent(_out))))
		(_prcs
			(Multiplexador8x1(_arch 0 0 51(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux8x1_1 1 -1)
)
V 000054 55 1483          1530711846765 Reg_ClkEnable
(_unit VHDL(reg_clkenable 0 24(reg_clkenable 0 40))
	(_version vde)
	(_time 1530711846766 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Reg_ClkEnable.vhd\))
	(_parameters tan)
	(_code 4b484c491c1c185e1e4e5811494d194d4e4d1e4d4a)
	(_ent
		(_time 1530711846758)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \8\ (_ent gms((i 8)))))
		(_gen(_int Tprop -2 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsetup -2 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int C -3 0 31(_ent(_in)(_event))))
		(_port(_int CE -3 0 32(_ent(_in))))
		(_port(_int R -3 0 33(_ent(_in))))
		(_port(_int S -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 2 i 0)))))
		(_port(_int D 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int Q 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -3((_dto c 4 i 0)))))
		(_sig(_int qi 2 0 44(_arch(_uni))))
		(_prcs
			(Registrador(_arch 0 0 50(_prcs(_simple)(_trgt(6)(6(_range 5))(6(_range 6)))(_sens(0)(1)(2)(3))(_read(4)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Reg_ClkEnable 7 -1)
)
V 000048 55 1316          1530711846778 Somador
(_unit VHDL(somador 0 26(somador 0 41))
	(_version vde)
	(_time 1530711846779 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/somador.vhd\))
	(_parameters tan)
	(_code 5a595c595d0d5a4c5a0f4e005d5d585d595c0c5c0e)
	(_ent
		(_time 1530711846161)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsoma -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_gen(_int Tinc -2 0 30 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_port(_int S -3 0 33(_ent(_in))))
		(_port(_int Vum -3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 35(_array -3((_dto c 1 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int C 2 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . Somador 4 -1)
)
V 000050 55 1177          1530711846790 subtrator
(_unit VHDL(subtrator 0 26(subtrator 0 38))
	(_version vde)
	(_time 1530711846791 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/subtrator.vhd\))
	(_parameters tan)
	(_code 6a696c6b3e3d3c7d6f6578303a6d6e6c3c6d686d69)
	(_ent
		(_time 1530711846241)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsub -2 0 29 \3 ns\ (_ent((ns 4613937818241073152)))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~12 0 32(_array -3((_dto c 1 i 0)))))
		(_port(_int In1 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~122 0 33(_array -3((_dto c 2 i 0)))))
		(_port(_int In2 1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numeroBits-1~downto~0}~124 0 34(_array -3((_dto c 3 i 0)))))
		(_port(_int Out1 2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . subtrator 4 -1)
)
V 000046 55 999           1530711846802 xsign
(_unit VHDL(xsign 0 25(xsign 0 36))
	(_version vde)
	(_time 1530711846803 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/xsign.vhd\))
	(_parameters tan)
	(_code 6a69676b383d377c6c6b2f31336d696c636c6d6c3f)
	(_ent
		(_time 1530711846233)
	)
	(_object
		(_gen(_int NBE -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int NBS -1 0 28 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~12 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int I 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~12 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int O 1 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1(_range 4)))(_sens(0)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(1(_range 5)))(_sens(0(_index 6)))(_read(0(_index 7))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . xsign 8 -1)
)
V 000047 55 2227          1530711846815 SomSub
(_unit VHDL(somsub 0 27(somsub 0 46))
	(_version vde)
	(_time 1530711846816 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/SomSub.vhd\))
	(_parameters tan)
	(_code 7a797c7b7d2d7a6d7a7a6f20297d797c2c7c2e7d79)
	(_ent
		(_time 1530711846266)
	)
	(_object
		(_gen(_int NB -1 0 29 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 30 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Tsub -2 0 31 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen(_int Ttrans -2 0 32 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port(_int Veum -3 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~12 0 36(_array -3((_dto c 5 i 0)))))
		(_port(_int A 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~122 0 37(_array -3((_dto c 6 i 0)))))
		(_port(_int B 1 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -3((_dto i 1 i 0)))))
		(_port(_int cUla 2 0 38(_ent(_in))))
		(_port(_int Sinal -3 0 39(_ent(_out))))
		(_port(_int Vaum -3 0 40(_ent(_out))))
		(_port(_int Zero -3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~124 0 42(_array -3((_dto c 7 i 0)))))
		(_port(_int C 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NB~downto~0}~13 0 49(_array -3((_dto c 8 i 0)))))
		(_sig(_int S_NB 4 0 49(_arch(_uni))))
		(_sig(_int Zer 4 0 50(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(8))(_sens(0)(1)(2)(3)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(5))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__65(_arch 2 0 65(_assignment(_trgt(7))(_sens(8(_range 9))(8(_range 10))(8(_range 11))(8(_range 12))(3))(_read(8(_range 13))(8(_range 14))(8(_range 15))(8(_range 16))))))
			(line__70(_arch 3 0 70(_assignment(_trgt(4))(_sens(8(_index 17)))(_read(8(_index 18))))))
			(line__72(_arch 4 0 72(_assignment(_trgt(6))(_sens(8)(9)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . SomSub 19 -1)
)
V 000045 55 2317          1530711846829 NROM
(_unit VHDL(nrom 0 30(nrom 0 43))
	(_version vde)
	(_time 1530711846830 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/NROM.vhd\))
	(_parameters tan)
	(_code 898bd98682de8b9fd886ccd2da8fdf8fdd8fdc8e8b)
	(_ent
		(_time 1530711846674)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen(_int Tacesso -2 0 34 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type(_int ~STRING~12 0 35(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 35(_ent(_string \"mrom.txt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 38(_array -4((_dto c 3 i 0)))))
		(_port(_int ender 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 39(_array -4((_dto c 4 i 0)))))
		(_port(_int dado 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 46(_array -4((_dto c 5 i 0)))))
		(_type(_int tipo_memoria 0 46(_array 3((_to i 0 c 6)))))
		(_sig(_int mrom 4 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int endereco -1 0 48(_arch(_uni((i 0))))))
		(_type(_int HexTable 0 57(_array -1((_uto i 0 i 255(_enum -3))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 59(_array -1((_to i 48 i 70(_enum -3))))))
		(_cnst(_int lookup 6 0 59(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_inicial(_arch 0 0 55(_prcs(_trgt(2))(_mon))))
			(line__108(_arch 1 0 108(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_subprogram
			(_int fill_memory 2 0 56(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL))(ieee(std_logic_arith)))
	(_model . NROM 7 -1)
)
V 000049 55 3993          1530711846865 TesteMem
(_unit VHDL(testemem 0 28(testemem 0 41))
	(_version vde)
	(_time 1530711846866 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/TesteMem.vhd\))
	(_parameters tan)
	(_code a9aaa8fea5fffebea8fabcf3acafacaffdaeadafac)
	(_ent
		(_time 1530711846859)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BP -2 0 47(_ent((i 16)))))
				(_gen(_int BE -2 0 48(_ent((i 8)))))
				(_gen(_int Tread -3 0 49(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 50(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 51(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 52(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 52(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 53(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 56(_ent (_in))))
				(_port(_int enable -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 58(_array -1((_dto c 1 i 0)))))
				(_port(_int ender 5 0 58(_ent (_in))))
				(_port(_int rw -1 0 59(_ent (_in))))
				(_port(_int pronto -1 0 60(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1((_dto c 2 i 0)))))
				(_port(_int dado 6 0 61(_ent (_inout))))
			)
		)
		(ROM
			(_object
				(_gen(_int BE -2 0 66(_ent((i 8)))))
				(_gen(_int BP -2 0 67(_ent((i 16)))))
				(_gen(_int Tacesso -3 0 68(_ent((ns 4617315517961601024)))))
				(_type(_int ~STRING~131 0 69(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 69(_ent(_string \"mrom.txt"\))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~133 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int ender 5 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~135 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int dado 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 84(_comp Ram)
		(_gen
			((BP)((i 16)))
			((BE)((i 8)))
			((Tread)((ns 0)))
			((Twrite)((ns 0)))
			((Tsetup)((ns 0)))
			((Tz)((ns 0)))
		)
		(_port
			((Clock)(clock))
			((enable)(enable))
			((ender)(Ender(d_7_0)))
			((rw)(RW))
			((pronto)(Pronto))
			((dado)(Dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 0)))
				((Twrite)((ns 0)))
				((Tsetup)((ns 0)))
				((Tread)((ns 0)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U2 0 102(_comp ROM)
		(_gen
			((BE)((i 3)))
			((BP)((i 8)))
			((Tacesso)((ns 0)))
			((NA)(_string \"mrom1.txt"\))
		)
		(_port
			((ender)(Endereco(d_2_0)))
			((dado)(dado(d_7_0)))
		)
		(_use(_ent . ROM)
			(_gen
				((BE)((i 3)))
				((BP)((i 8)))
				((Tacesso)((ns 0)))
				((NA)(_string \"mrom1.txt"\))
			)
			(_port
				((ender)(ender))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int RW -1 0 30(_ent(_in))))
		(_port(_int clock -1 0 31(_ent(_in))))
		(_port(_int enable -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int Ender 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Endereco 1 0 34(_ent(_in))))
		(_port(_int Pronto -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int DadoRom 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37(_array -1((_dto i 15 i 0)))))
		(_port(_int Dado 3 0 37(_ent(_inout))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((DadoRom(d_4_0))(dado(d_4_0))))(_trgt(6(d_4_0)))(_sens(7(d_4_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TesteMem 5 -1)
)
V 000044 55 2913          1530711846884 Ram
(_unit VHDL(ram 0 30(ram 0 50))
	(_version vde)
	(_time 1530711846885 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Ram.vhd\))
	(_parameters tan)
	(_code c8cbcf9dc19fc8dfcd98d992cdcfcacec9ce9ccfca)
	(_ent
		(_time 1530711846849)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int rw -4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 44(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 44(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 46(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 46(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 53(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 62(_scalar (_to i 0 c 6))))
		(_var(_int endereco 5 0 62(_prcs 0)))
		(_var(_int inicio -4 0 63(_prcs 0((i 3)))))
		(_type(_int HexTable 0 65(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 67(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 7 0 67(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 61(_prcs(_simple)(_trgt(6)(4)(5))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_subprogram
			(_int fill_memory 1 0 64(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . Ram 7 -1)
)
V 000044 55 2381          1530711846899 ROM
(_unit VHDL(rom 0 30(rom 0 43))
	(_version vde)
	(_time 1530711846900 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/ROM.vhd\))
	(_parameters tan)
	(_code c8cbcf9d969fc8dfcccf8e92cdcfcace9ece9ccfca)
	(_ent
		(_time 1530711846843)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen(_int Tacesso -2 0 34 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type(_int ~STRING~12 0 35(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 35(_ent(_string \"mrom.txt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 38(_array -4((_dto c 3 i 0)))))
		(_port(_int ender 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 39(_array -4((_dto c 4 i 0)))))
		(_port(_int dado 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 46(_array -4((_dto c 5 i 0)))))
		(_type(_int tipo_memoria 0 46(_array 3((_to i 0 c 6)))))
		(_sig(_int mrom 4 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int endereco -1 0 48(_arch(_uni((i 0))))))
		(_type(_int HexTable 0 57(_array -1((_uto i 0 i 255(_enum -3))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 59(_array -1((_to i 48 i 70(_enum -3))))))
		(_cnst(_int lookup 6 0 59(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_inicial(_arch 0 0 55(_prcs(_trgt(2))(_mon))))
			(line__116(_arch 1 0 116(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_subprogram
			(_int fill_memory 2 0 56(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . ROM 7 -1)
)
V 000054 55 2242          1530711846911 RAM_sem_carga
(_unit VHDL(ram_sem_carga 0 29(ram_sem_carga 0 49))
	(_version vde)
	(_time 1530711846912 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/Ram_sem_carga.vhd\))
	(_parameters tan)
	(_code d7d4d085d180d7c28686c48d83d183d281d1d4d1d6)
	(_ent
		(_time 1530711846854)
	)
	(_object
		(_gen(_int BE -1 0 31 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 32 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 33(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 33(_ent(_string \"mram.txt"\))))
		(_gen(_int Tz -3 0 34 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 35 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 36 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 37 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 40(_ent(_in))))
		(_port(_int enable -4 0 41(_ent(_in))))
		(_port(_int rw -4 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 43(_array -4((_dto c 1 i 0)))))
		(_port(_int ender 1 0 43(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int dado 2 0 45(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 52(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 52(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 61(_scalar (_to i 0 c 5))))
		(_var(_int endereco 5 0 61(_prcs 0)))
		(_var(_int inicio -4 0 62(_prcs 0((i 2)))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 60(_prcs(_simple)(_trgt(6)(4)(5))(_sens(0)(1)(2)(3)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(MATH_REAL)))
	(_model . RAM_sem_carga 6 -1)
)
V 000054 55 1297          1530711846930 multiplexador
(_unit VHDL(multiplexador 0 25(multiplexador 0 39))
	(_version vde)
	(_time 1530711846931 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/multiplexador.vhd\))
	(_parameters tan)
	(_code e7e5b6b5e5b0e0f0e1b3febcb6e1b4e1e2e0efe1e6)
	(_ent
		(_time 1530711846344)
	)
	(_object
		(_gen(_int NumeroBits -1 0 27 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsel -2 0 28 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tdata -2 0 29 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_port(_int S -3 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 33(_array -3((_dto c 1 i 0)))))
		(_port(_int I0 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 34(_array -3((_dto c 2 i 0)))))
		(_port(_int I1 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -3((_dto c 3 i 0)))))
		(_port(_int O 2 0 35(_ent(_out))))
		(_var(_int Delay -2 0 49(_prcs 0((ns 0)))))
		(_prcs
			(Mux(_arch 0 0 45(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000054 55 1651          1530711846942 ROM_sem_carga
(_unit VHDL(rom_sem_carga 0 31(rom_sem_carga 0 44))
	(_version vde)
	(_time 1530711846943 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/ROM_sem_carga.vhd\))
	(_parameters tan)
	(_code f7f4f0a7a6a0f7e2a3f4e4ada3f1a3f2a1f1f4f1f6)
	(_ent
		(_time 1530711846877)
	)
	(_object
		(_gen(_int BE -1 0 33 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 34 \16\ (_ent gms((i 16)))))
		(_gen(_int Tacesso -2 0 35 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_type(_int ~STRING~12 0 36(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 36(_ent(_string \"mrom.txt"\))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 39(_array -4((_dto c 1 i 0)))))
		(_port(_int ender 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 40(_array -4((_dto c 2 i 0)))))
		(_port(_int dado 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 47(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 47(_array 3((_to i 0 c 4)))))
		(_sig(_int mrom 4 0 48(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int endereco -1 0 49(_arch(_uni((i 0))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL))(ieee(std_logic_arith)))
	(_model . ROM_sem_carga 5 -1)
)
V 000051 55 1752          1530711846966 somasubabs
(_unit VHDL(somasubabs 0 26(somasubabs 0 42))
	(_version vde)
	(_time 1530711846967 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/somasubabs.vhd\))
	(_parameters tan)
	(_code 16151311464116001545054d421014101710141115)
	(_ent
		(_time 1530711846960)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tsub -2 0 31 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tmm -2 0 32 \6 ns\ (_ent((ns 4618441417868443648)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3((_dto i 1 i 0)))))
		(_port(_int C 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 2 i 0)))))
		(_port(_int a 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3((_dto c 3 i 0)))))
		(_port(_int b 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3((_dto c 4 i 0)))))
		(_port(_int f 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3((_dto c 5 i 0)))))
		(_sig(_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(4))(_sens(2)))))
			(unidade_funcional(_arch 1 0 56(_assignment(_trgt(3))(_sens(4)(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(515)
		(771)
		(770)
	)
	(_model . somasubabs 6 -1)
)
V 000054 55 1881          1530711846984 somasubabsmax
(_unit VHDL(somasubabsmax 0 26(somasubabsmax 0 42))
	(_version vde)
	(_time 1530711846985 refresh time 2018.07.04 10:44:06)
	(_source(\./compile/somasubabsmax.vhd\))
	(_parameters tan)
	(_code 26252322767126302577357d722024202720242125)
	(_ent
		(_time 1530711846954)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \8\ (_ent gms((i 8)))))
		(_gen(_int Tsom -2 0 29 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tabs -2 0 30 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_gen(_int Tsub -2 0 31 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tmm -2 0 32 \4 ns\ (_ent((ns 4616189618054758400)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -3((_dto i 1 i 0)))))
		(_port(_int C 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36(_array -3((_dto c 3 i 0)))))
		(_port(_int a 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37(_array -3((_dto c 4 i 0)))))
		(_port(_int b 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38(_array -3((_dto c 5 i 0)))))
		(_port(_int f 3 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 45(_array -3((_dto c 6 i 0)))))
		(_sig(_int max 4 0 45(_arch(_uni))))
		(_sig(_int absb 4 0 45(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(4))(_sens(1)(2)))))
			(line__54(_arch 1 0 54(_assignment(_trgt(5))(_sens(2)))))
			(unidade_funcional(_arch 2 0 57(_assignment(_trgt(3))(_sens(4)(5)(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . somasubabsmax 7 -1)
)
V 000065 55 7217          1561942567761 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1561942567762 2019.06.30 21:56:07)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code e4ebbfb7b5b2b3f3b1eaf6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1561942567759)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(Somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 11 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 12 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 13 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 127(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Dangling_Input_Signal))
			((ender)(PC(d_31_0)))
			((rw)(Dangling_Input_Signal))
			((dado)(INST(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 136(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(Dangling_Input_Signal))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 149(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U8 0 160(_comp Somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_ent . Somador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((S)(S))
				((Vum)(Vum))
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_inst U9 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(Dangling_Input_Signal))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 64)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 109(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 109(_arch(_uni))))
		(_sig(_int PC 3 0 110(_arch(_uni))))
		(_sig(_int PC_in 3 0 111(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 112(_arch(_uni))))
		(_sig(_int value_quatro 3 0 113(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 116(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(4(d_31_0)))(_sens(8(d_31_0))))))
			(line__122(_arch 1 0 122(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(4(d_63_32)))(_sens(5(d_31_0))))))
			(line__123(_arch 2 0 123(_assignment(_trgt(9(d_31_0))))))
			(line__188(_arch 3 0 188(_assignment(_trgt(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 14 -1)
)
V 000065 55 9065          1561942567778 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 40))
	(_version vde)
	(_time 1561942567779 2019.06.30 21:56:07)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code f3fca8a3a5a5a4e4a5f5e1a8a7f5f0f4f7f5faf5a5)
	(_ent
		(_time 1561942567776)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 46(_ent((i 4)))))
				(_gen(_int NBdado -2 0 47(_ent((i 8)))))
				(_gen(_int Tread -3 0 48(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 49(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 53(_array -1((_dto c 17 i 0)))))
				(_port(_int dadoina 12 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 54(_array -1((_dto c 18 i 0)))))
				(_port(_int enda 13 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 55(_array -1((_dto c 19 i 0)))))
				(_port(_int endb 14 0 55(_ent (_in))))
				(_port(_int we -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 57(_array -1((_dto c 20 i 0)))))
				(_port(_int dadoouta 15 0 57(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 58(_array -1((_dto c 21 i 0)))))
				(_port(_int dadooutb 16 0 58(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 92(_ent((i 8)))))
				(_gen(_int NBS -2 0 93(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 96(_array -1((_dto c 22 i 0)))))
				(_port(_int I 12 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 97(_array -1((_dto c 23 i 0)))))
				(_port(_int O 13 0 97(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 74(_ent((i 8)))))
				(_gen(_int Tprop -3 0 77(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 78(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 82(_ent (_in))))
				(_port(_int CE -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 84(_array -1((_dto c 24 i 0)))))
				(_port(_int D 12 0 84(_ent (_in))))
				(_port(_int R -1 0 85(_ent (_in))))
				(_port(_int S -1 0 86(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 87(_array -1((_dto c 25 i 0)))))
				(_port(_int Q 13 0 87(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 63(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 66(_array -1((_dto c 26 i 0)))))
				(_port(_int I0 12 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 67(_array -1((_dto c 27 i 0)))))
				(_port(_int I1 13 0 67(_ent (_in))))
				(_port(_int Sel -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 69(_array -1((_dto c 28 i 0)))))
				(_port(_int O 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 144(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(WE))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 159(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 169(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 164)))
		)
		(_port
			((C)(CLK))
			((CE)(Dangling_Input_Signal))
			((D)(ID_EX_In(d_163_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_92_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 164)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 182(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(WE))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int WE -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{163~downto~0}~12 0 36(_array -1((_dto i 163 i 0)))))
		(_port(_int OutID 5 0 36(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 102(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 6 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 107(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 7 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 8 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{163~downto~0}~13 0 109(_array -1((_dto i 163 i 0)))))
		(_sig(_int ID_EX_In 9 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 110(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 10 0 110(_arch(_uni))))
		(_sig(_int Inst 8 0 111(_arch(_uni))))
		(_sig(_int PC_mais_quatro 8 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 113(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 11 0 113(_arch(_uni))))
		(_sig(_int Rs 11 0 114(_arch(_uni))))
		(_sig(_int RsData 8 0 115(_arch(_uni))))
		(_sig(_int Rt 11 0 116(_arch(_uni))))
		(_sig(_int RtData 8 0 117(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 120(_arch(_uni))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(13(d_31_0)))(_sens(2(d_31_0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(14(d_31_0)))(_sens(2(d_63_32))))))
			(line__127(_arch 2 0 127(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(16(d_4_0)))(_sens(13(d_25_21))))))
			(line__128(_arch 3 0 128(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(18(d_4_0)))(_sens(13(d_20_16))))))
			(line__129(_arch 4 0 129(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(15(d_4_0)))(_sens(13(d_15_11))))))
			(line__130(_arch 5 0 130(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(12(d_15_0)))(_sens(13(d_15_0))))))
			(line__131(_arch 6 0 131(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(9(d_25_0)))(_sens(13(d_25_0))))))
			(line__132(_arch 7 0 132(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(6(d_5_0)))(_sens(13(d_31_26))))))
			(line__133(_arch 8 0 133(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(13(d_10_0))))))
			(line__134(_arch 9 0 134(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(11(d_4_0)))(_sens(18(d_4_0))))))
			(line__135(_arch 10 0 135(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(11(d_9_5)))(_sens(15(d_4_0))))))
			(line__136(_arch 11 0 136(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(11(d_41_10)))(_sens(10(d_31_0))))))
			(line__137(_arch 12 0 137(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(11(d_73_42)))(_sens(19(d_31_0))))))
			(line__138(_arch 13 0 138(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(11(d_105_74)))(_sens(17(d_31_0))))))
			(line__139(_arch 14 0 139(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(11(d_131_106)))(_sens(9(d_25_0))))))
			(line__140(_arch 15 0 140(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(11(d_163_132)))(_sens(14(d_31_0))))))
			(line__196(_arch 16 0 196(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 29 -1)
)
I 000048 55 2055          1562034627677 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 43))
	(_version vde)
	(_time 1562034627678 2019.07.01 23:30:27)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code f5f6f2a5f1a2a2e3ffa6e0acf2f3fcf3f6f3f4f3f6)
	(_ent
		(_time 1562034627675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC_Out 0 0 33(_ent(_in))))
		(_port(_int data_I 0 0 34(_ent(_in))))
		(_port(_int Done -1 0 35(_ent(_in))))
		(_port(_int instrucao 0 0 36(_ent(_out))))
		(_port(_int R -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(3))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(PC_out(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__50(_arch 2 0 50(_assignment(_alias((R)(_string \"0"\)))(_trgt(4)))))
			(line__52(_arch 3 0 52(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751554 33686018 33686018 50528770 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 50528770 33686018 50463234 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 50463234 33686018 33686274)
		(33686018 33686018 33751810 33751554 33686018 33686019 33751554 33751555)
		(50463234 33686018 33686018 50463234 33686018 33686018 33751810 33686019)
		(33751554 33686018 33751810 33751554 50529027 50529027 50529027 50529027)
		(33751554 33686019 33686274 50463234 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 50463234 33686018 33686018 50463490 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_I 4 -1)
)
I 000048 55 1510          1562037376197 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 41))
	(_version vde)
	(_time 1562037376198 2019.07.02 00:16:16)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 595b5f5a510e0e4f535b4c005e5f505f5a5f585f5a)
	(_ent
		(_time 1562037376182)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC_Out 0 0 33(_ent(_in))))
		(_port(_int data_I 0 0 34(_ent(_in))))
		(_port(_int instrucao 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(2))(_sens(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((seletor)(PC_out(d_7_0))))(_trgt(4))(_sens(0(d_7_0))))))
			(line__49(_arch 2 0 49(_prcs(_simple)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1502          1562037388002 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 41))
	(_version vde)
	(_time 1562037388003 2019.07.02 00:16:28)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 6e6f6e6e3a393978646c7b37696867686d686f686d)
	(_ent
		(_time 1562037388000)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int data_I 0 0 34(_ent(_in))))
		(_port(_int instrucao 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(2))(_sens(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(4))(_sens(0(d_7_0))))))
			(line__49(_arch 2 0 49(_prcs(_simple)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1413          1562039248411 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 40))
	(_version vde)
	(_time 1562039248412 2019.07.02 00:47:28)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code b4e6b1e0b1e3e3a2bde6a1edb3b2b0b2b7b2b5b2b7)
	(_ent
		(_time 1562039248409)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_OUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((data_OUT)(dados)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
I 000048 55 1545          1562039735605 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562039735606 2019.07.02 00:55:35)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code c7c5c192c19090d1cdc1d29ec0c1c3c1c4c1c6c1c4)
	(_ent
		(_time 1562039735603)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
I 000048 55 1460          1562039782458 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562039782459 2019.07.02 00:56:22)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code d3838381d18484c5d9d6c68ad4d5dad5d0d5d2d5d0)
	(_ent
		(_time 1562039782456)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
V 000065 55 7296          1562039985676 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562039985677 2019.07.02 00:59:45)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code a5a2aaf2f5f3f2b2f0f4b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1561942567758)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 7 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 9 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 10 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(Somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 12 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 13 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 14 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 129(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(VCC))
			((ender)(PC(d_31_0)))
			((rw)(VCC))
			((dado)(INST(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 138(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 151(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U8 0 162(_comp Somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_ent . Somador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((S)(S))
				((Vum)(Vum))
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_inst U9 0 174(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 64)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 105(_arch((i 3)))))
		(_sig(_int VCC -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 110(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 111(_arch(_uni))))
		(_sig(_int PC 3 0 112(_arch(_uni))))
		(_sig(_int PC_in 3 0 113(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 114(_arch(_uni))))
		(_sig(_int value_quatro 3 0 115(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 118(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__124(_arch 1 0 124(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__125(_arch 2 0 125(_assignment(_trgt(10(d_31_0))))))
			(line__190(_arch 3 0 190(_assignment(_trgt(4)))))
			(line__194(_arch 4 0 194(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 15 -1)
)
V 000065 55 9980          1562039992083 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562039992084 2019.07.02 00:59:52)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code aca8f3fbaafafbbbfbaebef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1562039992069)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 45(_ent((i 4)))))
				(_gen(_int NBdado -2 0 46(_ent((i 8)))))
				(_gen(_int Tread -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 48(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 52(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 53(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 54(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 54(_ent (_in))))
				(_port(_int we -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 56(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 56(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 57(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 57(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int OpCode 5 0 62(_ent (_in))))
				(_port(_int Controle 6 0 63(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 174)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Fub1)
		(_port
			((OpCode)(OpCode))
			((Controle)(Controle))
		)
		(_use(_implicit)
			(_port
				((OpCode)(OpCode))
				((Controle)(Controle))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 63(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(Controle(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000065 55 9980          1562040065266 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562040065267 2019.07.02 01:01:05)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 8082dd8ed5d6d797d78292dbd486838784868986d6)
	(_ent
		(_time 1562039992068)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 45(_ent((i 4)))))
				(_gen(_int NBdado -2 0 46(_ent((i 8)))))
				(_gen(_int Tread -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 48(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 52(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 53(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 54(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 54(_ent (_in))))
				(_port(_int we -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 56(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 56(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 57(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 57(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int OpCode 5 0 62(_ent (_in))))
				(_port(_int Controle 6 0 63(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 174)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Fub1)
		(_port
			((OpCode)(OpCode))
			((Controle)(Controle))
		)
		(_use(_implicit)
			(_port
				((OpCode)(OpCode))
				((Controle)(Controle))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 63(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(Controle(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
I 000049 55 1025          1562040092705 Controle
(_unit VHDL(fub1 0 28(controle 0 37))
	(_version vde)
	(_time 1562040092706 2019.07.02 01:01:32)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code adf9a3fbfcfafbbeadafbbf6f9abafaeacababaaa8)
	(_ent
		(_time 1562040092703)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000065 55 9913          1562040101215 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562040101216 2019.07.02 01:01:41)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code f1a3f1a1a5a7a6e6a6f3e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1562039992068)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 45(_ent((i 4)))))
				(_gen(_int NBdado -2 0 46(_ent((i 8)))))
				(_gen(_int Tread -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 48(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 52(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 53(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 54(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 54(_ent (_in))))
				(_port(_int we -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 56(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 56(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 57(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 57(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int OpCode 5 0 62(_ent (_in))))
				(_port(_int Controle 6 0 63(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 174)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Fub1)
		(_port
			((OpCode)(OpCode))
			((Controle)(Controle))
		)
		(_use(_ent . Fub1)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 63(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(Controle(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
I 000045 55 1075          1562040180902 Fub2
(_unit VHDL(fub2 0 28(fub2 0 38))
	(_version vde)
	(_time 1562040180903 2019.07.02 01:03:00)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 383f3f3c356f6e2b3b382e636c3e3a3b3a3e3e3f3d)
	(_ent
		(_time 1562040180898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . Fub2 1 -1)
)
V 000045 55 1075          1562040184784 Fub2
(_unit VHDL(fub2 0 28(fub2 0 38))
	(_version vde)
	(_time 1562040184785 2019.07.02 01:03:04)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 5b5f5d590c0c0d48585b4d000f5d5958595d5d5c5e)
	(_ent
		(_time 1562040180897)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . Fub2 1 -1)
)
V 000066 55 12504         1562040218119 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562040218120 2019.07.02 01:03:38)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code 9bcc90949ccdcc8c9f9d999e8ec1c99c9f9d929dcd9dce)
	(_ent
		(_time 1562040218112)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ULA
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(Fub2
			(_object
				(_port(_int ALUOp 2 0 53(_ent (_in))))
				(_port(_int funct 3 0 54(_ent (_in))))
				(_port(_int Controle_ALU 4 0 55(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 41(_ent((i 8)))))
				(_gen(_int Tprop -3 0 42(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 43(_ent((i 1)))))
				(_port(_int DE -1 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 47(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 48(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 48(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 107)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 107)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ULA)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_ent . ULA)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Veum)(Veum))
				((A)(A))
				((B)(B))
				((cUla)(cUla))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
				((C)(C))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 4)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 4)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U4 0 220(_comp Fub2)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . Fub2)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ULA)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_ent . ULA)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Veum)(Veum))
				((A)(A))
				((B)(B))
				((cUla)(cUla))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
				((C)(C))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_ent . deslocador_combinatorio)
			(_gen
				((NB)((i 32)))
				((NBD)((i 32)))
				((Tprop)((ns 4607182418800017408)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000065 55 9985          1562040578189 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562040578190 2019.07.02 01:09:38)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 191d111e454f4e0e4e1b0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1562039992068)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 174)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_implicit)
			(_port
				((OpCode)(OpCode))
				((Controle)(Controle))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
I 000049 55 1029          1562040653960 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562040653961 2019.07.02 01:10:53)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code 1f1d15181f481e081a1c0d4518194c191a191c1949)
	(_ent
		(_time 1562040653958)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
I 000049 55 1029          1562040668144 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562040668145 2019.07.02 01:11:08)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code 8a8489848ddd8b9d8f8998d08d8cd98c8f8c898cdc)
	(_ent
		(_time 1562040653957)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000065 55 9922          1562040725165 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562040725166 2019.07.02 01:12:05)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 42411d4015141555154050191644414546444b4414)
	(_ent
		(_time 1562039992068)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 174)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
I 000052 55 1096          1562040802870 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562040802871 2019.07.02 01:13:22)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code c9c79d9c939f98dc9ec9da93cecf9ccecdcecbcf9f)
	(_ent
		(_time 1562040802866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000066 55 12525         1562040907325 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562040907326 2019.07.02 01:15:07)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code cecac19bce9899d9cac8cccbdb949cc9cac8c7c898c89b)
	(_ent
		(_time 1562040218111)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ULA
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 107)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 107)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ULA)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_ent . ULA)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Veum)(Veum))
				((A)(A))
				((B)(B))
				((cUla)(cUla))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
				((C)(C))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 4)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 4)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ULA)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_ent . ULA)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Veum)(Veum))
				((A)(A))
				((B)(B))
				((cUla)(cUla))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
				((C)(C))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_ent . deslocador_combinatorio)
			(_gen
				((NB)((i 32)))
				((NBD)((i 32)))
				((Tprop)((ns 4607182418800017408)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 6894          1562040917087 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562040917088 2019.07.02 01:15:17)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code f4f6a6a4f3a3a5e3fef7e7aef3f1a2f2a0f2f1f2a0)
	(_ent
		(_time 1562040917079)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 63(_ent((i 8)))))
				(_gen(_int Tprop -3 0 66(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 67(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 71(_ent (_in))))
				(_port(_int CE -1 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 15 i 0)))))
				(_port(_int D 8 0 73(_ent (_in))))
				(_port(_int R -1 0 74(_ent (_in))))
				(_port(_int S -1 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 76(_array -1((_dto c 16 i 0)))))
				(_port(_int Q 9 0 76(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BP -2 0 44(_ent((i 16)))))
				(_gen(_int BE -2 0 45(_ent((i 8)))))
				(_gen(_int Tread -3 0 46(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 47(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 48(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 49(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 8 0 49(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 50(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 53(_ent (_in))))
				(_port(_int enable -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55(_array -1((_dto c 17 i 0)))))
				(_port(_int ender 9 0 55(_ent (_in))))
				(_port(_int rw -1 0 56(_ent (_in))))
				(_port(_int pronto -1 0 57(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 58(_array -1((_dto c 18 i 0)))))
				(_port(_int dado 10 0 58(_ent (_inout))))
			)
		)
	)
	(_inst MEM_WB 0 123(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 71)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 136(_comp Ram)
		(_gen
			((BP)((i 32)))
			((BE)((i 32)))
		)
		(_port
			((Clock)(Clock))
			((enable)(Dangling_Input_Signal))
			((ender)(end_memoria(d_31_0)))
			((rw)(MemWrite))
			((pronto)(dado_memoria(31)))
			((dado)(RtData(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 32)))
				((BP)((i 32)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 81(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 82(_arch((i 3)))))
		(_sig(_int Branch -1 0 86(_int(_uni))))
		(_sig(_int Jump -1 0 87(_int(_uni))))
		(_sig(_int MemWrite -1 0 88(_arch(_uni))))
		(_sig(_int NET467 -1 0 89(_int(_uni))))
		(_sig(_int VCC -1 0 90(_arch(_uni))))
		(_sig(_int zero -1 0 91(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 92(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 93(_arch(_uni))))
		(_sig(_int end_memoria 4 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 95(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 5 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 96(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 6 0 96(_arch(_uni))))
		(_sig(_int RtData 4 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 98(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 7 0 98(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 101(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__107(_arch 1 0 107(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(14(d_31_0)))(_sens(1(d_63_32))))))
			(line__108(_arch 2 0 108(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(18(d_4_0)))(_sens(1(d_68_64))))))
			(line__109(_arch 3 0 109(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(17(d_31_0)))(_sens(1(d_100_69))))))
			(line__111(_arch 4 0 111(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(12(d_5_0)))(_sens(1(d_107_102))))))
			(line__112(_arch 5 0 112(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(16(d_31_0)))(_sens(13(d_31_0))))))
			(line__113(_arch 6 0 113(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(16(d_36_32)))(_sens(18(d_4_0))))))
			(line__114(_arch 7 0 114(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(16(d_68_37)))(_sens(14(d_31_0))))))
			(line__115(_arch 8 0 115(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(16(d_70_69)))(_sens(12(d_5_4))))))
			(line__118(_arch 9 0 118(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(12(2))))))
			(line__119(_arch 10 0 119(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(12(3))))))
			(line__152(_arch 11 0 152(_assignment(_trgt(3))(_sens(12(1))(12(0))(1(101))))))
			(line__157(_arch 12 0 157(_assignment(_trgt(10)))))
			(line__162(_arch 13 0 162(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(15))(_sens(1)))))
			(line__167(_arch 14 0 167(_assignment(_trgt(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_part (12(2))(12(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 19 -1)
)
V 000057 55 3306          1562040924998 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562040924999 2019.07.02 01:15:24)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code d6d78385d2818bc1d6d9c38fd1d0d4d0d7d0d5d084)
	(_ent
		(_time 1562040924995)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
V 000054 55 5628          1562040932767 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562040932768 2019.07.02 01:15:32)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Esquema_Geral.vhd\))
	(_parameters tan)
	(_code 2c2278297c7a793b2e2d3976292a2d297a2a2b2a29)
	(_ent
		(_time 1562039904839)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Instruction_Fetch_sstage)
			(_port
				((Clock)(Clock))
				((PCSrc)(PCSrc))
				((OUT_MEM)(OUT_MEM))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(BUS510))
			((RegWrite)(NET650))
			((regDst)(BUS486))
			((regDstData)(BUS662))
			((OutID)(BUS640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(BUS640))
			((EXE_Out)(BUS518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(BUS518))
			((MEM_WB_Out)(BUS632))
			((PC)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(BUS632))
			((RegWrite)(NET650))
			((Write_back)(BUS662))
			((sel_reg)(BUS486))
		)
		(_use(_ent . Write_Back_Stage)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int BUS510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int BUS518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int BUS632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int BUS640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS662 20 0 91(_arch(_uni))))
		(_sig(_int BUS718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000055 55 8652          1562041124757 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562041124758 2019.07.02 01:18:44)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code 2c2d25287c7b7d3b7c2e3f762b297a2a782a292a78)
	(_ent
		(_time 1562040917078)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 71)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(13(1))(13(0))(1(101))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
I 000048 55 1460          1562041159853 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041159854 2019.07.02 01:19:19)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 41474343411616574b445418464748474247404742)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1460          1562041244127 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041244128 2019.07.02 01:20:44)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 6b69396b383c3c7d616e7e326c6d626d686d6a6d68)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1460          1562041273068 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041273069 2019.07.02 01:21:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 84d0d58a81d3d3928e8191dd83828d828782858287)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1460          1562041320341 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041320342 2019.07.02 01:22:00)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 26272122217171302c23337f21202f202520272025)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1460          1562041322091 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041322092 2019.07.02 01:22:02)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code fcfdaeacaeababeaf6f9e9a5fbfaf5fafffafdfaff)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1460          1562041462437 cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041462438 2019.07.02 01:24:22)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 333c6636316464253936266a34353a353035323530)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1506          1562041540334 cache_I
(_unit VHDL(cache_i 0 31(cache_i 1 40))
	(_version vde)
	(_time 1562041540335 2019.07.02 01:25:40)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\(\./../Pipeline_MIPS/Pipeline_MIPS/src/x.vhd\)))
	(_parameters tan)
	(_code 86d3d38881d1d1908c8393df81808f808580878085)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 1 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 1 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 1 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 1 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . cache_I 3 -1)
)
I 000048 55 1460          1562041597102 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041597103 2019.07.02 01:26:37)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 43141441411414554946561a44454a454045424540)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
I 000048 55 1460          1562041599467 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041599468 2019.07.02 01:26:39)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 7b2f7e7a282c2c6d717e6e227c7d727d787d7a7d78)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
V 000065 55 7296          1562041632780 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562041632781 2019.07.02 01:27:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 9b9e9a949ccdcc8cceca89c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1561942567758)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 7 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 9 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 10 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(Somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 12 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 13 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 14 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 129(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(VCC))
			((ender)(PC(d_31_0)))
			((rw)(VCC))
			((dado)(INST(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 138(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 151(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U8 0 162(_comp Somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_ent . Somador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((S)(S))
				((Vum)(Vum))
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_inst U9 0 174(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 64)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 105(_arch((i 3)))))
		(_sig(_int VCC -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 110(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 111(_arch(_uni))))
		(_sig(_int PC 3 0 112(_arch(_uni))))
		(_sig(_int PC_in 3 0 113(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 114(_arch(_uni))))
		(_sig(_int value_quatro 3 0 115(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 118(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__124(_arch 1 0 124(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__125(_arch 2 0 125(_assignment(_trgt(10(d_31_0))))))
			(line__190(_arch 3 0 190(_assignment(_trgt(4)))))
			(line__194(_arch 4 0 194(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 15 -1)
)
V 000065 55 9922          1562041632808 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562041632809 2019.07.02 01:27:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code babfbbeebeecedadedb8a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1562039992068)
	)
	(_comp
		(DualRegFile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp DualRegFile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_ent . DualRegFile)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_ent . xsign)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 174)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12525         1562041632962 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562041632963 2019.07.02 01:27:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code 575257540501004053515552420d055053515e51015102)
	(_ent
		(_time 1562040218111)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ULA
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 107)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 107)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ULA)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_ent . ULA)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Veum)(Veum))
				((A)(A))
				((B)(B))
				((cUla)(cUla))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
				((C)(C))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 4)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 4)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ULA)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_ent . ULA)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Veum)(Veum))
				((A)(A))
				((B)(B))
				((cUla)(cUla))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
				((C)(C))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_ent . deslocador_combinatorio)
			(_gen
				((NB)((i 32)))
				((NBD)((i 32)))
				((Tprop)((ns 4607182418800017408)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 8652          1562041632995 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562041632996 2019.07.02 01:27:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code 76737e77732127612674652c717320702270737022)
	(_ent
		(_time 1562040917078)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_ent . Reg_ClkEnable)
			(_gen
				((NumeroBits)((i 71)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(13(1))(13(0))(1(101))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
V 000052 55 1096          1562041633012 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562041633013 2019.07.02 01:27:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 86838e88d3d0d793d18695dc8180d38182818480d0)
	(_ent
		(_time 1562040802865)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000054 55 5628          1562041633030 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562041633031 2019.07.02 01:27:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Esquema_Geral.vhd\))
	(_parameters tan)
	(_code 9590999b93c3c082979480cf90939490c393929390)
	(_ent
		(_time 1562039904839)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Instruction_Fetch_sstage)
			(_port
				((Clock)(Clock))
				((PCSrc)(PCSrc))
				((OUT_MEM)(OUT_MEM))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(BUS510))
			((RegWrite)(NET650))
			((regDst)(BUS486))
			((regDstData)(BUS662))
			((OutID)(BUS640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(BUS640))
			((EXE_Out)(BUS518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(BUS518))
			((MEM_WB_Out)(BUS632))
			((PC)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(BUS632))
			((RegWrite)(NET650))
			((Write_back)(BUS662))
			((sel_reg)(BUS486))
		)
		(_use(_ent . Write_Back_Stage)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int BUS510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int BUS518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int BUS632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int BUS640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS662 20 0 91(_arch(_uni))))
		(_sig(_int BUS718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3306          1562041633039 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562041633040 2019.07.02 01:27:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code a5a1abf3a2f2f8b2a5aab0fca2a3a7a3a4a3a6a3f7)
	(_ent
		(_time 1562040924994)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_ent . Mux2x1)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((Sel)(Sel))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
V 000048 55 1545          1562041633056 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562041633057 2019.07.02 01:27:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code b4b1bee0b1e3e3a2beb2a1edb3b2b0b2b7b2b5b2b7)
	(_ent
		(_time 1562039735602)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
V 000049 55 1029          1562041633067 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562041633068 2019.07.02 01:27:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code b4b1bee0e6e3b5a3b1b7a6eeb3b2e7b2b1b2b7b2e2)
	(_ent
		(_time 1562040653957)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000048 55 1460          1562041670348 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041670349 2019.07.02 01:27:50)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 65303465613232736f60703c62636c636663646366)
	(_ent
		(_time 1562039782455)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
I 000048 55 1545          1562041748394 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562041748395 2019.07.02 01:29:08)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code 35656530316262233f33206c323331333633343336)
	(_ent
		(_time 1562041748392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
V 000065 55 7511          1562041773529 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562041773530 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 696a3569353f3e7e3c387b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1562041773527)
	)
	(_comp
		(ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 7 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 9 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 10 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 12 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 13 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 14 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 129(_comp ram)
		(_port
			((Clock)(Clock))
			((enable)(VCC))
			((ender)(PC(d_31_0)))
			((rw)(VCC))
			((dado)(INST(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((BP)((i 16)))
				((BE)((i 8)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((ender)(ender))
				((rw)(rw))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 138(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 151(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 162(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 174(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 105(_arch((i 3)))))
		(_sig(_int VCC -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 110(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 111(_arch(_uni))))
		(_sig(_int PC 3 0 112(_arch(_uni))))
		(_sig(_int PC_in 3 0 113(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 114(_arch(_uni))))
		(_sig(_int value_quatro 3 0 115(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 118(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__124(_arch 1 0 124(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__125(_arch 2 0 125(_assignment(_trgt(10(d_31_0))))))
			(line__190(_arch 3 0 190(_assignment(_trgt(4)))))
			(line__194(_arch 4 0 194(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 15 -1)
)
V 000065 55 10124         1562041773560 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562041773561 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 888bd486d5dedf9fdf8a9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1562041773554)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_implicit)
			(_port
				((OpCode)(OpCode))
				((Controle)(Controle))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12879         1562041773590 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562041773591 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code a8abf4fff5feffbfacaeaaadbdf2faafacaea1aefeaefd)
	(_ent
		(_time 1562041773588)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 107)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 107)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 4)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 4)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_implicit)
			(_port
				((ALUOp)(ALUOp))
				((funct)(funct))
				((Controle_ALU)(Controle_ALU))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 8724          1562041773609 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562041773610 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code b7b4e3e3b3e0e6a0e7b5a4edb0b2e1b1e3b1b2b1e3)
	(_ent
		(_time 1562041773607)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
I 000052 55 1096          1562041773635 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562041773636 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code d7d48385838186c280d7c48dd0d182d0d3d0d5d181)
	(_ent
		(_time 1562041773633)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000054 55 5749          1562041773658 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562041773659 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Esquema_Geral.vhd\))
	(_parameters tan)
	(_code e6e5b6b4e3b0b3f1e4e7f3bce3e0e7e3b0e0e1e0e3)
	(_ent
		(_time 1562041773656)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Instruction_Fetch_sstage)
			(_port
				((Clock)(Clock))
				((PCSrc)(PCSrc))
				((OUT_MEM)(OUT_MEM))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(BUS510))
			((RegWrite)(NET650))
			((regDst)(BUS486))
			((regDstData)(BUS662))
			((OutID)(BUS640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(BUS640))
			((EXE_Out)(BUS518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(BUS518))
			((MEM_WB_Out)(BUS632))
			((PC)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(BUS632))
			((RegWrite)(NET650))
			((Write_back)(BUS662))
			((sel_reg)(BUS486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int BUS510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int BUS518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int BUS632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int BUS640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS662 20 0 91(_arch(_uni))))
		(_sig(_int BUS718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3302          1562041773667 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562041773668 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code f6f4a4a7f2a1abe1f6f9e3aff1f0f4f0f7f0f5f0a4)
	(_ent
		(_time 1562041773665)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
I 000048 55 1545          1562041773682 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562041773683 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code 05065003015252130f03105c020301030603040306)
	(_ent
		(_time 1562041748391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
I 000049 55 1029          1562041773695 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562041773696 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code 15164012464214021016074f121346131013161343)
	(_ent
		(_time 1562041773693)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
I 000048 55 1460          1562041773707 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041773708 2019.07.02 01:29:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 25267021217272332f20307c22232c232623242326)
	(_ent
		(_time 1562041773705)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
V 000065 55 7511          1562041812942 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562041812943 2019.07.02 01:30:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 67376667353130703236753c3361646063616e6131)
	(_ent
		(_time 1562041773526)
	)
	(_comp
		(ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 7 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 8 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 9 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 10 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 12 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 13 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 14 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 129(_comp ram)
		(_port
			((Clock)(Clock))
			((enable)(VCC))
			((ender)(PC(d_31_0)))
			((rw)(VCC))
			((dado)(INST(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((BP)((i 16)))
				((BE)((i 8)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((ender)(ender))
				((rw)(rw))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 138(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 151(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 162(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 174(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 105(_arch((i 3)))))
		(_sig(_int VCC -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 110(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 111(_arch(_uni))))
		(_sig(_int PC 3 0 112(_arch(_uni))))
		(_sig(_int PC_in 3 0 113(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 114(_arch(_uni))))
		(_sig(_int value_quatro 3 0 115(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 118(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__124(_arch 1 0 124(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__125(_arch 2 0 125(_assignment(_trgt(10(d_31_0))))))
			(line__190(_arch 3 0 190(_assignment(_trgt(4)))))
			(line__194(_arch 4 0 194(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 15 -1)
)
V 000065 55 10061         1562041812970 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562041812971 2019.07.02 01:30:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 77277676252120602075652c2371747073717e7121)
	(_ent
		(_time 1562041773553)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12888         1562041812999 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562041813000 2019.07.02 01:30:12)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code 96c69799c5c0c1819290949383ccc49192909f90c090c3)
	(_ent
		(_time 1562041773587)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 107)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 107)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 4)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 4)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 8724          1562041813017 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562041813018 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code a6f6aff1a3f1f7b1f6a4b5fca1a3f0a0f2a0a3a0f2)
	(_ent
		(_time 1562041773606)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
V 000052 55 1096          1562041813031 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562041813032 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code b5e5bce1e3e3e4a0e2b5a6efb2b3e0b2b1b2b7b3e3)
	(_ent
		(_time 1562041773632)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000054 55 5628          1562041813056 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562041813057 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Esquema_Geral.vhd\))
	(_parameters tan)
	(_code d484d987d38281c3d6d5c18ed1d2d5d182d2d3d2d1)
	(_ent
		(_time 1562041773655)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Instruction_Fetch_sstage)
			(_port
				((Clock)(Clock))
				((PCSrc)(PCSrc))
				((OUT_MEM)(OUT_MEM))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(BUS510))
			((RegWrite)(NET650))
			((regDst)(BUS486))
			((regDstData)(BUS662))
			((OutID)(BUS640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(BUS640))
			((EXE_Out)(BUS518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(BUS518))
			((MEM_WB_Out)(BUS632))
			((PC)(BUS718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(BUS632))
			((RegWrite)(NET650))
			((Write_back)(BUS662))
			((sel_reg)(BUS486))
		)
		(_use(_ent . Write_Back_Stage)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int BUS510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int BUS518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int BUS632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int BUS640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS662 20 0 91(_arch(_uni))))
		(_sig(_int BUS718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3302          1562041813065 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562041813066 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code d485db87d28389c3d4dbc18dd3d2d6d2d5d2d7d286)
	(_ent
		(_time 1562041773664)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
V 000048 55 1545          1562041813079 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562041813080 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code e4b4efb7e1b3b3f2eee2f1bde3e2e0e2e7e2e5e2e7)
	(_ent
		(_time 1562041748391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
V 000049 55 1029          1562041813091 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562041813092 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code f4a4ffa4a6a3f5e3f1f7e6aef3f2a7f2f1f2f7f2a2)
	(_ent
		(_time 1562041773692)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000048 55 1460          1562041813114 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562041813115 2019.07.02 01:30:13)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 13431914114444051916064a14151a151015121510)
	(_ent
		(_time 1562041773704)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
I 000050 55 767           1562043742898 top_level
(_unit VHDL(top_level 0 27(top_level 0 33))
	(_version vde)
	(_time 1562043742899 2019.07.02 02:02:22)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/top_level.vhd\))
	(_parameters tan)
	(_code b8beeeece6eeecadecbefbe2ecbfbebebdbeebbfbc)
	(_ent
		(_time 1562043742896)
	)
	(_comp
		(Esquema_Geral
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst U1 0 47(_comp Esquema_Geral)
		(_port
			((Clock)(CLK))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000054 55 5766          1562043767346 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562043767347 2019.07.02 02:02:47)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 3e3f693a68686b293c3f2b643b383f3b683839383b)
	(_ent
		(_time 1562043767344)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((OutIF)(OutIF))
				((RegWrite)(RegWrite))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((ID_EX_Out)(ID_EX_Out))
				((EXE_Out)(EXE_Out))
			)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MEM_WB_Out)(MEM_WB_Out))
				((MemRead)(MemRead))
				((PC)(PC))
				((PCSrc)(PCSrc))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000054 55 5766          1562044053541 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044053542 2019.07.02 02:07:33)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 297b252c237f7c3e2b283c732c2f282c7f2f2e2f2c)
	(_ent
		(_time 1562043767343)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((OutIF)(OutIF))
				((RegWrite)(RegWrite))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((ID_EX_Out)(ID_EX_Out))
				((EXE_Out)(EXE_Out))
			)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MEM_WB_Out)(MEM_WB_Out))
				((MemRead)(MemRead))
				((PC)(PC))
				((PCSrc)(PCSrc))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000054 55 5766          1562044107841 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044107842 2019.07.02 02:08:27)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 520503505304074550534708575453570454555457)
	(_ent
		(_time 1562043767343)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((OutIF)(OutIF))
				((RegWrite)(RegWrite))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((ID_EX_Out)(ID_EX_Out))
				((EXE_Out)(EXE_Out))
			)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MEM_WB_Out)(MEM_WB_Out))
				((MemRead)(MemRead))
				((PC)(PC))
				((PCSrc)(PCSrc))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000054 55 5766          1562044264112 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044264113 2019.07.02 02:11:04)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code bbbde8eeeaedeeacb9baaee1bebdbabeedbdbcbdbe)
	(_ent
		(_time 1562043767343)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((OutIF)(OutIF))
				((RegWrite)(RegWrite))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((ID_EX_Out)(ID_EX_Out))
				((EXE_Out)(EXE_Out))
			)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MEM_WB_Out)(MEM_WB_Out))
				((MemRead)(MemRead))
				((PC)(PC))
				((PCSrc)(PCSrc))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000065 55 6311          1562044296416 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562044296417 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code e4eab9b7b5b2b3f3e9b5f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1562044296413)
	)
	(_comp
		(Cache_I
			(_object
				(_port(_int PC 2 0 85(_ent (_in))))
				(_port(_int instrucao 2 0 86(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 5 i 0)))))
				(_port(_int D 5 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 6 0 66(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 7 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 8 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 72(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 73(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 76(_array -1((_dto c 10 i 0)))))
				(_port(_int A 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 77(_array -1((_dto c 11 i 0)))))
				(_port(_int B 6 0 77(_ent (_in))))
				(_port(_int S -1 0 78(_ent (_in))))
				(_port(_int Vum -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 80(_array -1((_dto c 12 i 0)))))
				(_port(_int C 7 0 80(_ent (_out))))
			)
		)
	)
	(_inst U2 0 116(_comp Cache_I)
		(_port
			((PC)(PC))
			((instrucao)(INST))
		)
		(_use(_implicit)
			(_port
				((PC)(PC))
				((instrucao)(instrucao))
			)
		)
	)
	(_inst U6 0 122(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 135(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 146(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 158(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 85(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 91(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 92(_arch((i 3)))))
		(_sig(_int VCC -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 97(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 3 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 4 0 98(_arch(_uni))))
		(_sig(_int PC 4 0 99(_arch(_uni))))
		(_sig(_int PC_in 4 0 100(_arch(_uni))))
		(_sig(_int PC_mais_quatro 4 0 101(_arch(_uni))))
		(_sig(_int value_quatro 4 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__111(_arch 1 0 111(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__112(_arch 2 0 112(_assignment(_trgt(10(d_31_0))))))
			(line__174(_arch 3 0 174(_assignment(_trgt(4)))))
			(line__178(_arch 4 0 178(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 13 -1)
)
V 000065 55 10032         1562044296446 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562044296447 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 030d5f0555555414540111585705000407050a0555)
	(_ent
		(_time 1562044296443)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 14 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 15 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 16 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 17 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 18 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 14 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 14 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 15 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 14 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 15 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 16 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(endA(d_4_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(endA(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_implicit)
			(_port
				((OpCode)(OpCode))
				((Controle)(Controle))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 113(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int endA 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_sig(_int rd 8 0 122(_arch(_uni))))
		(_sig(_int Rs 8 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 8 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(8(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12879         1562044296488 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562044296489 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code 323c6e3765646525363430372768603536343b34643467)
	(_ent
		(_time 1562044296478)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 108)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 108)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_implicit)
			(_port
				((ALUOp)(ALUOp))
				((funct)(funct))
				((Controle_ALU)(Controle_ALU))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 8719          1562044296532 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562044296533 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code 616f3561633630763163723b666437673567646735)
	(_ent
		(_time 1562044296525)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_implicit)
			(_port
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((addr)(addr))
				((data_IN)(data_IN))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
V 000052 55 1096          1562044296551 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562044296552 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 717f2570232720642671622b767724767576737727)
	(_ent
		(_time 1562044296548)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000054 55 5750          1562044296585 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044296586 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 909ec09e93c6c587929185ca95969195c696979695)
	(_ent
		(_time 1562043767343)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Instruction_Fetch_sstage)
			(_port
				((Clock)(Clock))
				((PCSrc)(PCSrc))
				((OUT_MEM)(OUT_MEM))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3302          1562044296600 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562044296601 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code a0aff2f6a2f7fdb7a0afb5f9a7a6a2a6a1a6a3a6f2)
	(_ent
		(_time 1562044296597)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
V 000048 55 1545          1562044296626 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562044296627 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd\))
	(_parameters tan)
	(_code bfb1e9ebe8e8e8a9b5b9aae6b8b9bbb9bcb9beb9bc)
	(_ent
		(_time 1562044296623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
V 000049 55 1029          1562044296652 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562044296653 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd\))
	(_parameters tan)
	(_code cec0989bcd99cfd9cbcddc94c9c89dc8cbc8cdc898)
	(_ent
		(_time 1562044296646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000048 55 1460          1562044296720 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562044296721 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd\))
	(_parameters tan)
	(_code 1d13481a484a4a0b171808441a1b141b1e1b1c1b1e)
	(_ent
		(_time 1562044296703)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
V 000050 55 739           1562044296768 top_level
(_unit VHDL(top_level 0 27(top_level 0 33))
	(_version vde)
	(_time 1562044296769 2019.07.02 02:11:36)
	(_source(\./../Pipeline_MIPS/Pipeline_MIPS/compile/top_level.vhd\))
	(_parameters tan)
	(_code 4b4419494f1d1f5e1f4d08111f4c4d4d4e4d184c4f)
	(_ent
		(_time 1562043742895)
	)
	(_comp
		(Esquema_Geral
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst U1 0 47(_comp Esquema_Geral)
		(_port
			((Clock)(CLK))
		)
		(_use(_ent . Esquema_Geral)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
