# compile verilog/system verilog design source files
verilog xil_defaultlib  "Interrupt_Controller_TestBench_time_synth.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/Interrupt_Controller_TestBench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
