================================================================================ 
Commit: 7840be160c66663f97175feb85171043190fe55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 01:09:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update files for 1515

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.h
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/CpuTraceHubSsdt.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/TraceHub.asl
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperServer.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e7ebfaafb23ad52361755dfca90b3cf5c952b1b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:57:18 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] PlatformFlavor is reading incorrect due to this check-in.
Revert "[ADLP]Cleanup the board ID is read multiple times from EC on ADL P/M Bios"

This reverts commit d49f3b9c78a90919417c4d78be1b2150b2c9de02.

Hsd-es-id: N/A
Original commit date: Sun Dec 20 04:39:18 2020 -0700
Change-Id: I3974f443b5b0ab4f81425f9318ae7946a34b6864
Original commit hash: e0932e44774455649c4718aa022508bca5811b0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: 39e64cb277fb481e5a348267fa0e26984dde4c76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:57:11 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Programming BIOS to send only DC timer mode to EC .

Hsd-es-id: 16012339291
Original commit date: Sun Dec 20 11:11:36 2020 +0530
Change-Id: Ibbc45967625a036ada497cdcd0c4593a31b6d511
Original commit hash: 31c625e39c1ba3a2d3bee56be2d5d635d0c9c06e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 04284c195b6bd93e4796fca99b8fde8b1100c41c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:57:05 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS"

Blocking S0ix.
This reverts commit bc93fe3ea9a67eb68c00d1ae2a796dc0f8a126df.

Hsd-es-id: 16011413012
Original commit date: Sat Dec 19 22:30:15 2020 -0700
Change-Id: I06298edf83e8d52f5aa5801c1a9a945241fb3518
Original commit hash: 05bacb6d7fd316fe4cdb09bb8bf7f3b98af9052a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: a1f83a4f94a9248d436c2c265a2cf5b45112e2b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:56:59 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Integrate GOP 1017

Hsd-es-id: 16012246017
Original commit date: Sat Dec 19 09:05:07 2020 +0530
Change-Id: I2598c7d2ddfe2bf06406d5791b24ddbb3c280aab
Original commit hash: f151df9e9738fb123ba177831cfdf41e3ddc5b09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: c0b614676fccc574c7c0b77189b2f0cd4fa06570 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:56:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1515_01

Hsd-es-id: N/A
Original commit date: Fri Dec 18 17:51:33 2020 -0800
Change-Id: If5f104f2b2dec454ed0c03d5e5ce2ac17ada09c1
Original commit hash: 6df115175719038e7da8ae3f78a17f3c364d6ea4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37921e135c9d1a9cf3f6e4553e809608dac19dbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:56:29 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss; ProjBoardPkg/Acpi/Dsdt; ProjPlatSamplePkg/Setup: Setting D21F3 and F4 to IRQ35 and forcing either/or but not both enable req for D21F3,4

 - Adding workaround to itsslib.c for specific IRQ
 - Adding grey out for I3C if I2C#3 is enabled

Hsd-es-id: 22011634494
Original commit date: Fri Dec 18 13:48:58 2020 -0800
Change-Id: I6cb0c6bc169d5a674df96b8d35b38fc6e7b1e85b
Original commit hash: 3e529cc4a282fcbef660de7bc15ef6b4ab82c704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c

================================================================================ 
Commit: 89ae060158e19c8cfbf0275e7936f1df0a6eb46c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:56:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1515_00

Hsd-es-id: N/A
Original commit date: Fri Dec 18 15:05:09 2020 -0800
Change-Id: I7907f76106775f3bf0f0937c1595b93fdd72caec
Original commit hash: 96cedf574e244ba5b1bfcb5ca303b7a4a4c50474

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b91668b7aa4fe2d062a723011df9ad852f6938c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:55:55 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-M Lp4x Rvp Porting - Part 2

Below changes are part of this patch:
            a. Storage
	    b. Display
	    c. Audio
	    d. Security
	    e. EC

Hsd-es-id: 16011763950

[internal-only]

Original commit date: Wed Oct 21 22:43:41 2020 +0530
Change-Id: I6150b7cf2ab740ad0ba3f081d481f49fc75d513f
Original commit hash: 8e09532c75de2b5e56e9a1d987ba6d534245f423

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPreMem.dsc

================================================================================ 
Commit: 4a46cea5669b68ccd0bc81d97b227991855c214f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:55:19 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-M Lp4x Rvp Porting - Part 1

Below changes are part of this patch:

    1. Removed unused TGL and ICL board Id's
    2. Enabled build path for ADL-M Boards
    3. Added ADL-M Lp4x Board Type/Platform Type/Platform Flavor
    4. Ported changes for below:
        a. TouchPad
        b. TouchPanel
        c. Connectivity (WWAN, WiFi/BT)
        d. Camera
        e. PSS

Hsd-es-id: 16011763950

[internal-only]
Original commit date: Tue Oct 20 23:21:41 2020 +0530
Change-Id: I5c1b8be674f61cf434bb3a83f06ad89d8afc1419
Original commit hash: fb3b41862a420ee413ce90dbe769c8fc648b259c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1ac560708964513518d2df2c6023873c752ff925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:55:12 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-M Lp4x Rvp Porting - Part 3

Ported changes for below:
    a. USB
    b. Type- C and TBT
    c. PCIe Root port Clock Mapping
    d. Battery

Hsd-es-id: 16011763950

[internal-only]

Original commit date: Thu Oct 22 00:44:42 2020 +0530
Change-Id: I65577af4bedc1af1579786e9a6d769f5c92bd974
Original commit hash: d90556ff4f560330ad2169ce4612971a6a529a13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc

================================================================================ 
Commit: d12c923d6ed765704dc035a4bac720df3c1de5e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:54:53 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp:  Bios to  update the Clkreq value

The Clock source and Clk req has  1-1 mapping in ADL P

Hsd-es-id: 14013174631
Original commit date: Thu Dec 17 17:57:53 2020 +0530
Change-Id: I3e19d5b33771035c294e6edb0ed00ead223278ac
Original commit hash: 36abeb16a022f8c0af28c8942b20249184807733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibInternal.h

================================================================================ 
Commit: 6d59a0040d7abf87673747e4ef9763b7d2881033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:54:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 18 02:40:28 2020 -0800
Change-Id: If26fa25093001c5b92862cb41bb80be8db3c48a4
Original commit hash: 5dda6444b94d979e68a571b3395e166d63ecbf56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 71b2eb64570448e61f4b1d3df442ed0adfcf113d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:54:36 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] HSLE BIOS boot issue fix

Problem: gEfiSmmCpuProtocolGuid protocol was not getting installed before SpiSmm driver start executing.
So unable to locate gEfiSmmCpuProtocolGuid protocol while SPI SMM driver has executed.
Hence we are seeing assert.

Solution: Added gEfiSmmCpuProtocolGuid in SpiSmm Driver depex section.

Hsd-es-id: 16012245089

Original commit date: Thu Dec 17 10:36:33 2020 +0530
Change-Id: Ica587f6c9006399b733d6a7effeb649b2e2a993e
Original commit hash: 5cc314a10f007717ecf4ddf686f733e311cf5845

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Smm/SpiSmm.inf

================================================================================ 
Commit: e22052935bafb2d19892d1247cf375b77ffa889f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:54:30 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: program PAVPC[6] to 0

Hsd-es-id: 16012308425
Original commit date: Thu Dec 17 23:05:34 2020 +0530
Change-Id: Ibbd6bf919fcbc0c311139c2cf5dcd9ab6c7019ac
Original commit hash: fe72e1fcc02f9249e5c3fa566b51158d3dfba119

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 36a4f82dc1197095570b625ca2e75eaaf68c8e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:54:25 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Enable PEI display by default
    -- SkipCdClockInit is applicable to onlly ADL-S

Hsd-es-id: 16012215535
Original commit date: Fri Dec 18 12:17:11 2020 +0530
Change-Id: Iec3222008a67614d7bd0fb3a10897238e76f5653
Original commit hash: 7c60d84846338ef72e9902bdd15b11c64048effd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7213caf5d8cc283e0938fe97942afe1b2a72b85f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:54:06 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-J0-PO] Support to update the PcdDisplayId.

Added support:
- To read the DisplayId from EC and update PCD, in the first boot/default config boot.
(Code already, present to update the DisplayId read from EC to SetupVariable.)
- To update the PCD with the value from setup variable on normal boot.

Hsd-es-id: 16012330853
[internal-only]

Original commit date: Thu Dec 17 16:28:43 2020 +0530
Change-Id: I36b64dc276bbe275a4b1781d5bb50d7d02589d11
Original commit hash: 8f8a52991080cf6235897ee58081d6458361d94c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/Include/Library/EcCommands.h

================================================================================ 
Commit: 982742d4e0197d298133ef1970ea95d9e4ba4375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:49 2020 -0800 
-------------------------------------------------------------------------------- 
[EGS EBG]: Thermtrip timer delay programming by BIOS

Add PCH setup option and related implementation for PMC THERM_TIMER_DELAY register.

Hsd-es-id: 1508491031
Original commit date: Thu Nov 5 19:21:57 2020 +0800
Change-Id: Ia9a92467acbaa7edc652d1a6e6fd9d1d3c1bcfdc
Original commit hash: 706000f393942d70076a7054b3ae59e48e26f9fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c

================================================================================ 
Commit: f50ef02995f8f04d93e7864c2dcf1ff68280cc14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:45 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/GPIO: Handle virtual GPIO Pad Config registers- resubmit

Originally the change has ben reverted because of post-merge test fail:
EagleStreamRp_SPR_EBG_FSP_Glue_Debug
Now the change is resubmited.

For virtual GPIO we have different configuration registers layout.
To support both GPIO types (physical and virtual) in the same library
we have to handle two types of register layouts.
This change introduces virtual GPIO register layout support in
current GPIO libraries.

Following settings are not supported for virtual GPIOs:
- GPIO input inversion (RXINV)
- GPIO RX raw override to '1' (RXRAW1)
- GPIO Pad Mode (PMode)
- GPIO termination (Term)
Additional settings for virtual GPIOs:
- Pad Ownership (PADOWN)
- HOSTSW_MODE
- vGPIO_OUT_CS

Additional changes in Pad Configuration Register:
- TX State moved to bit1
- RX State moved to bit2

Note:
The update has been based on version V.29 of GPIO HAS

Hsd-es-id: 18014001871
Original commit date: Tue Dec 1 14:30:54 2020 +0100
Change-Id: I6c34287816dac436f9eb21aa1c56eff52da5eccf
Original commit hash: 4cca5047bcfb2100aef34c44773bb1d58cbb0560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf

================================================================================ 
Commit: 583df39505e23f05c7c394447a44c77329f8bab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:40 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Skipping GBE MDI assert while releasing semaphore.

Due to frequent GBE assert seen in J0 power on, skipping the assert.

[
Hsd-es-id: 16012295780
Original commit date: Wed Dec 16 17:07:17 2020 +0530
Change-Id: I469abeba6e574f099b3a318b1fe936a21a024d17
Original commit hash: 8c3932d581cff37f76433b97e70b1afc44efff9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 98f4c62528d618faf8e2a0952c3a04098bfa5e32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:32 2020 -0800 
-------------------------------------------------------------------------------- 
Add _S3D and _S4D (both returning 3) and _PS0/3 to Internal
Graphics Device (\_SB.PC00.GFX0)

It's WR to address Kernel crash TDR_VIDEO_FAILURE pointing to Gfx
driver on S3 resume

Hsd-es-id: 14013187133
Original commit date: Fri Dec 11 20:50:09 2020 +0800
Change-Id: Ib5060f026f270ff3fd941921ce56af90609441b7
Original commit hash: c77c96f0211eaf0f273cd65053039c6526a194e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbt.asl

================================================================================ 
Commit: e1311728ce9db535e3e11216b37fbc57043c8606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 02a92556824fc650720b278e0af74efa8421adfa)

Fri Dec 18 06:12:07 2020 +0000
Original commit date: Fri Dec 18 06:12:07 2020 +0000
Original commit hash: 30f62468e94ad354158e0d69ad5050c7d37f547a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5a4a714d9bcb5fddac0f0d8f7cedb07a5c3f894 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S881 B0]]ACPI Error: AE_NOT_FOUND, While resolving a named reference package element - ^SPI1.SPFD.CVFD

Fixed named reference problem with Linux OS.
Keep name definition to avoid BSOD on CVF config.

Hsd-es-id: 1508619309
Original commit date: Thu Dec 17 16:07:53 2020 +0800
Change-Id: Ia529ad681e2637fdef673b22577a1704a0556c4b
Original commit hash: 6d6d2557daf48a8eec826e9551eef1d324e38b04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 922654bcf9c6a9d67d2a417544a171f6a46a7da2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:19 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL-M][VP][Security][REGRESSION]: SUT getting hanged when try to enable Secure boot option in bios

Issue: The gBS is accessed in SMM mode and causes the exception.
Resolution: Use EFI_SMM_BASE2_PROTOCOL to determine if the driver is in SMM mode.
Impacted: All ClS projects.

Hsd-es-id: 16012312829
[
Original commit date: Thu Dec 17 20:40:51 2020 +0800
Change-Id: Ibfc08b86503d8d87ab1dfcc537d0566359058691
Original commit hash: 9a5b713a373d6ea1494339cd3b2e723139c40404

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf

================================================================================ 
Commit: 52f1711f9b7afba5f8059c4ea2e5705d194f074c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:11 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLM] BIOS to enable and configure CSC PMIC IMON

Hsd-es-id: 1508553825
Original commit date: Wed Dec 16 15:03:35 2020 +0530
Change-Id: I86fa9b03cff9d4a76d267cbdbe1aff062ae69a1e
Original commit hash: b52cf36acfd026997539588663155ba204e0a761

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Pmic/Include/CastroCovePmicRegisters.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: a5458fa56854b15ad93e5110b1909511dda4e6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:53:03 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14013169673][ADL-S | DDR4 DDR5][B0 updates for PMTIMER programming]

Use correct formulas for the following registers on B0+, instead of static values that were used in A0:
 ccc_global_ddrccc_cr_pmtimer0.scr_clkalignrsten_timer_val
 ccc_global_ddrccc_cr_pmtimer0.scr_dll_en_timer_val
 ccc_global_ddrccc_cr_pmtimer1.scr_pien_timer_val
 data_global_ddrdataglb_cr_pmtimer0.scr_clkalignrsten_timer_val
 data_global_ddrdataglb_cr_pmtimer0.scr_dll_en_timer_val
 data_global_ddrdataglb_cr_pmtimer1.scr_pien_timer_val

Additional change:
 - Add a build timestamp in the beginning of MiniBios MRC log

[
Hsd-es-id: 14013169673
Original commit date: Tue Dec 15 22:53:40 2020 -0800
Change-Id: I645d505f23cd6ef93ec1a4d512515331696cb4cb
Original commit hash: ba275d66a18f6cbbbdbc42d6f339fa9bb422ba74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 102c47773e87cc71a20719edd187500e00dbb963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:52:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S+ADP-S][20H2][HLK] USB Type-C ACPI Validation Test Failing with error  "AreEqual(g_numberOfTypeCPorts, expectedNumberOfTypeCPorts):Values (3, 4)"

follow the design to correct TYPE-C port mapping.

Hsd-es-id: 16012269621
Original commit date: Thu Dec 17 11:03:50 2020 +0800
Change-Id: Id60da0e0ec376db075c219584cfe54dbfaf6745a
Original commit hash: 47d66d6f34a7f32c61541901a78d44d5edb185b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 337afda7156997e34a82f66ff21c1843a3f7d797 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:52:49 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Cleanup Unused #defines and Structure from CpuDataStruct.h

Remove unused type structure.

Hsd-es-id: 16012316962
Original commit date: Thu Dec 17 17:03:28 2020 +0800
Change-Id: I0faceaf401567dd5709e6f11b6c7b35d9627a0b3
Original commit hash: ad9a9414c14536b6838dad3d7975dad8f31ad5bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h

================================================================================ 
Commit: 8d206b494aefa6c5b210dedda081331afcbd7bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:52:34 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Move Lock EnableDisable CpuDebug API definition to CpuInit PreMem

At present the code for invoking Lock EnableDisable CpuDebug is in CpuInitPremem. But actual code definition is in features.c(Post mem code). This needs to be moved to Premem itself.

Hsd-es-id: 16012314070
Original commit date: Wed Dec 16 14:53:33 2020 +0800
Change-Id: I2d78278e819c86427c18a8d9565eb0c6de728bb7
Original commit hash: 69ef7a975a600d45cc0c62a7ae2fdd051716440e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h

================================================================================ 
Commit: ff3530794e49f5bcb3300e346882ebe63b5a842c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:52:23 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/IpBlock/Itss: Assigning ISH to IRQ 26, UART4 to IRQ35"

- Change is causing boot issues; reverting until those issues are resolved.

This reverts commit ad2aa1b5907fe11ed0c97448477bcbb923aaa45b.

Hsd-es-id: 16012269044
Original commit date: Thu Dec 17 12:33:30 2020 -0700
Change-Id: I019584b47f7e0c2a734885fa34e45dfba5d87bd9
Original commit hash: 6cc937121f35bc278a2f6196b616c8c49092f85b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: 5b7922efa709d831c70588c6c13398a4d99f762d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:52:17 2020 -0800 
-------------------------------------------------------------------------------- 
Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual

Reverting previous workaround, setting cppm_g2_qual = 1

Hsd-es-id: 22011835824
Original commit date: Tue Dec 15 13:27:08 2020 -0800
Change-Id: Id79f8671e1f572569a163099a9999976fa4117c3
Original commit hash: 0d327b11812800ef3042d80343bb488b6e8cc0a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 3e9b0cd416ee86a6642c3e9fd786aa4bf8416e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:50:52 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/PchCycleDecodingLib: PchLpcGenIoRangeClear klocwork issue removal

Added condition to check if LpcGenIoRangeList is initialized properly.

Hsd-es-id: 18014205959
Original commit date: Thu Dec 17 13:17:33 2020 +0100
Change-Id: I68f419b670931c5c626c91246a08466abade1118
Original commit hash: 136b60336b4ca58f5961ed320f04808da865beb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: 6a9a1fb848de9ba9c96c5260abb82cc6f01fe2eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:50:48 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Remove EBG specific definitions from PchPcieRpRegs

EBG specific register definitions should not be present in PchPcieRpRegs.
Their occurrences have been removed.

Hsd-es-id: 1809946255
Original commit date: Thu Dec 10 11:07:05 2020 +0100
Change-Id: If49da7a50bf149567370eb7c18ccf130b9b50cff
Original commit hash: a6aaf2c9ba9fa3b241f8ba58efaf6e7850c13f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c

================================================================================ 
Commit: 8b36a84213913f41ef5c1efaa9ffda6989ccf313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:50:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] [TCSS/iTBT Si WA Request] [ADL-P J0] Skip D3Cold when TBT is in disconnected state.

The ADL-P J0 HW logic change made the HW is not able to manage PCIe reset properly.
Therefore, TCSS team would request a Si WA and test build to prove the WA. The
main idea is to only enable TBT RTD3 cold transition when TBT FW is ready (that
means DS has device connected).

Hsd-es-id: 16012327496
Original commit date: Thu Dec 17 15:30:04 2020 +0530
Change-Id: I92841c6c5010926b18b59a4b559b2ea9063e7bb7
Original commit hash: 6b394b6177b56d5d710b9cb46a03342e5aa54709

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: af7dbeddbe481a08c035fce6af1cbe01e666cb5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:50:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS

Switch PCIe libraries into REGISTER_ACCESS. REGISTER_ACCESS is a generic
replacement for old PCI config and sideband access libraries.

Hsd-es-id: 16011413012
Original commit date: Tue Sep 22 15:16:56 2020 +0200
Change-Id: I0ad761871245709850fab70a06a1dd42734eaed0
Original commit hash: 76e2a0276eca1b03b385945a19466fcfad025424

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f93cb875ab6251bcd3a7d24750adeb8b4f571dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:50:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 17 01:27:38 2020 -0800
Change-Id: Ib8b8a222fe89a67037a065788117d745a1217262
Original commit hash: 440dd62b67eb850ad36da810ac3f4f14d7a8af41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fcd42bbf05328070b60bec2b7d4aaf3d16b8d22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:49:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]Cleanup the board ID is read multiple times from EC on ADL P/M Bios

Hsd-es-id: 16012295979
Original commit date: Fri Dec 11 13:50:43 2020 +0530
Change-Id: I4d0627257087e37e85253fd0359e86eba76f614f
Original commit hash: 36285d98a84c72673ffcb22a5fe3040216fa577a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: 137976c90b0cdb2fb91baaafe62eb143bfa93afc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:49:39 2020 -0800 
-------------------------------------------------------------------------------- 
Disabling ASPM L1.x bits while clkreq is disabled

Hsd-es-id: 16011605080
Original commit date: Thu Nov 12 18:18:29 2020 +0530
Change-Id: I2248c85b6e3e242b484e16edc714f51a3d604d2f
Original commit hash: 3c64f1d28250fc574d172a5e18e4b6d55c748e1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: 2089ff1b1571782af381df9264e27847fb31f7a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:49:33 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]User can set PECI access mode from bios menu

1.Adding switch PECI access mode under Setup menu.
2.Send command (0x3C) to EC to switch PECI mode from Legacy mode to eSPI mode.
3.Setting default value as Legacy mode.

Hsd-es-id: 16012036552, 16011685412
[
Original commit date: Wed Oct 28 11:34:12 2020 +0800
Change-Id: I45d1b05b0a1adc54b1469aac7274127bb2be197f
Original commit hash: c21edcabd902694f43ca2d0b40d64a902ce4277f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakePlatSamplePkg/Include/Library/EcCommands.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/EcSetup.c
AlderLakePlatSamplePkg/Setup/Main.vfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 8961cf7232572a6b39e61874abb3e5771dec1a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:49:11 2020 -0800 
-------------------------------------------------------------------------------- 
BWG1.3 implementation for MTL

Hsd-es-id: 16011781214
[
Original commit date: Tue Sep 29 09:20:02 2020 +0530
Change-Id: I2fa5cb19510b9648e595e1fb16974066848b040f
Original commit hash: 7cf9b98fd4e2b8820d104ac9ff4b34675403928a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: a4fdc0860a31ff3ca7f190e14af3437fc8413595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:49:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Updating Modphy phy SUS programming

ModPhy Sus PG programming should be done if ModPhySusPgEnable policy is enabled.

Hsd-es-id: 1508653686
Original commit date: Tue Dec 15 18:08:06 2020 +0530
Change-Id: I1647aa5847316d7b5a614efd02f0c856000f6579
Original commit hash: 076420e3da4dd205a7c0dd451bff3c1bf12ce8d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: dbe2ff3688799cdec349d9e7c4d706ecb3a85f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:48:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1513_00

Hsd-es-id: N/A
Original commit date: Wed Dec 16 17:50:27 2020 -0800
Change-Id: Iec766faa6ae4df8896e5e315d68e9c85e0968085
Original commit hash: 00d4d2b02df2adc2a0dc3d82ad5771fa24648806

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ac248b8c9a46e20a3be85d45a2230044f958781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:48:35 2020 -0800 
-------------------------------------------------------------------------------- 
Features/SmmRuntimeUpdate: Specify the instance of PeCoffExtraActionLib.

Using the instance in SourceLevelDebugPkg will cause a Page Fault when
the library tries to update the IDT. Since SmmRuntimeUpdate has no need
to use the SourceLevelDebug instance for PeCoffExtraActionLib, specify
SmmRuntimeUpdate to use null instance to avoid this issue.

Hsd-es-id: 1508554654
Original commit date: Wed Dec 16 09:45:38 2020 +0800
Change-Id: Iec3bcfa152969c39d87dc799a990a23c8aea83eb
Original commit hash: 6eddf81217e84c0c8bbc4aa3240c62f22a5ef80b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/SmmRuntimeUpdateFeaturePkg/Include/SmmRuntimeUpdate.dsc

================================================================================ 
Commit: e240daef36fa76a1b71a9a08a273a0c9a0e2edea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:48:30 2020 -0800 
-------------------------------------------------------------------------------- 
Features/SmmRuntimeUpdate: Support Extended Error Status.

Hsd-es-id: 1508608563
Original commit date: Wed Dec 16 19:47:47 2020 +0800
Change-Id: I040776ebc85826f7d688d8e986dd939ec53fe4b7
Original commit hash: 46a46a57822e3fc8526c4ac5924bb88a4d8be136

-------------------------------------------------------------------------------- 
[Changed Files]
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateComm.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateImageVerify.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateSmi.c

================================================================================ 
Commit: 81a793e6ea6ddf9aef3456634f845bef34d3fcf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:45 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Assigning ISH to IRQ 26, UART4 to IRQ35

- ISH: 16 -> 26; assigned dedicated interrupt
- UART4: 26 -> 35

Hsd-es-id: 16012269044
Original commit date: Tue Dec 15 13:58:48 2020 -0800
Change-Id: I58eb7496a44277fa70c71b34aca5ce0dca4fa00b
Original commit hash: b02ccd2a3582c3711715c5871019476da95ebc31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: 1e9c32aabdf883850a326807695a5325bd8fed04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 925f499caa85027f3d3f0cda1620784d0710fa43)

Wed Dec 16 19:07:25 2020 +0000
Original commit date: Wed Dec 16 19:07:25 2020 +0000
Original commit hash: 363bf1feeeb67cab20a8ff0770dae3a05e2937d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87d7473ed13bdf060f6cf76bda73b1e33eb04a72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:36 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013148919][ADL-S][B0][DDR5] Memtest failure in Fast flow with SAGV and TxDqDqs retraining enabled

Issue:
 SW Memtest is failing in Fast flow when SAGV is enabled (2000, 2000, 4000, 4000) and TxDqDqs retraining is on.

Root cause:
 MRS_FSM_CONTROL.do_dq_osc_start is set for runtime operation, and it causes issue during Fast flow JEDEC init.

Solution:
 Disable MRS_FSM_CONTROL.do_dq_osc_start during Fast flow JEDEC init, and restore it for the runtime operation.

[
Hsd-es-id: 14013148919
Original commit date: Tue Dec 15 00:05:18 2020 -0800
Change-Id: I0faf2faebf504e0b2aea32eea22c31de83e8db83
Original commit hash: c37106ae729941078eca634059ac6907289fd03c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: b447338aa0e3e56df014249284f242c1d7c3a84e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:25 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PsfLib refactor: PsfEnablePcieRelaxedOrder () refactor

Refactor PsfEnablePcieRelaxedOrder () function to make it independent of PsfSocLib
Now, register list to program is getting outside the function and passing to it by argument

Hsd-es-id: 18011980290
Original commit date: Mon Nov 30 18:02:58 2020 +0100
Change-Id: I38e3a8dc377f7f2d38d9c43b0438599a3d34280b
Original commit hash: 8e0431741e51b29f730890f04d513b0b3bd2e320

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: eff924bfb9903c917b02b4913e1c9b2e61180c07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:09 2020 -0800 
-------------------------------------------------------------------------------- 
Use SipVersion information from PCIE_ROOT_PORT_DEV_PRIVATE

Hsd-es-id: NA
Original commit date: Wed Dec 16 15:32:56 2020 +0530
Change-Id: Ie68118ef919cdacbfa642f4356fb712d73c6ca5e
Original commit hash: 2eb46fd1aebc31167a8a71077165632e310291e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 17c74b6e866308ba83437e1c7c18aa738d892a5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:05 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: BIOS programs only the audio controller registers with the required BCLK and T-mode settings

Hsd-es-id: 16012215535
Original commit date: Sun Dec 6 18:18:31 2020 +0530
Change-Id: I7119f56d502281b0c94d5f6847313cd48c511fba
Original commit hash: d506ea193e6621a33c8d84c26a8263fc2ffa7a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.inf

================================================================================ 
Commit: 66c5f7e751481141af2ef7ce45de415283a1b521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:47:00 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-J0-PO] AlderLake J0 BIOS Setup Overrides.

- Disabled SA_SETUP.EnableVtd
- Enabled ACPI Debug Messages.
- Disabled CPU_SETUP.EnableGv: To avoid issue with certain GraphicsCards.
- PkgCStateLimit: to C6
- Disabled SETUP_DATA.DisableTbtPcieTreeBme
- Disabled SA_SETUP.PcieRootPortL1SubStates_1
- Disabled SA_SETUP.PcieRootPortClockReqMsgEnable_1
- Enabled SA_SETUP.SkipCdClockInit
- Disabled SA_SETUP.D3ColdEnable
- Disabled SA_SETUP.iTbtRtd3
- Disabled DGR
- Disabled SETUP_DATA.BiosGuard

Hsd-es-id: 16012202291, 1308198058, 16012203588, 16012258567
[
Original commit date: Mon Nov 23 19:02:03 2020 +0530
Change-Id: Ib8df55addb2251f2568b2084cffe588d1afce904
Original commit hash: de6a188d686f3e144ba1867c95d47dc0d48b17b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 55d16ebd262379b0a4fb8f5a1d12983321de1c38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:46:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Enable BoardConfigPatchtable for LP5 board.

Enable the RvpBoardConfigPatchTable support for LP5 board.

Hsd-es-id: 16012317706
[internal-only]

Original commit date: Wed Dec 16 17:14:17 2020 +0530
Change-Id: Id46fabaed5e259453773081d286066b6d7749e04
Original commit hash: 4472711117d18e3349553bf066b5441df25ca4bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 05b31c0fcdc4cfe728f772389062f07a1ef18739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:46:45 2020 -0800 
-------------------------------------------------------------------------------- 
Efi boot assertion error

Change : Updated condition check for CPU family

Hsd-es-id: 16012256921
Original commit date: Wed Dec 16 15:00:50 2020 +0530
Change-Id: I3d9e3d6059bf205ee6ce437dc0ca71d682a76afe
Original commit hash: d9b7f97a6729e43010a6827340b67f7d14bfbd85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: fe6eed50f6b31eb85e947a56e053d23e35488825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:46:31 2020 -0800 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Invalid xHCI programming

There was a logic error in xHCI programming of LTV parameters for USB2.
This change fixes that logic and makes the programming correct.

Hsd-es-id: 1508555486
Original commit date: Mon Dec 14 15:00:50 2020 +0100
Change-Id: I546507e770007c1a45c9f216fa082fc8de0d1a18
Original commit hash: 0aa223c09662ea8e66bbe9b598bb5234b010e3d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 7772a84ecbda5a7313d18aa27687a6dffa32532d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:46:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 16 01:36:43 2020 -0800
Change-Id: I5bf4498d330b4f06235bc28b9c44161d7f0075e7
Original commit hash: 0a373523a8dee005569059cf63f7b3dc68b020b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 48a50e47a2dca8e248b70ba5aee841bd1d79ede2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:46:08 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Disable unused clock

The unassigned clock's usage should be set to NOT_USED by default so that it will be later disabled.
THe GpioPinMux for CLKREQ should be initialized to 0.

Hsd-es-id: 1508653664
Original commit date: Tue Dec 15 17:15:31 2020 +0530
Change-Id: I364282ff6fb9c8730bea5e099c079bf57ee566c6
Original commit hash: da217e765202d1ce36b3ae0dd0a80d4aedbd89d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: a216bbc36b4a6138e91eff63f35c66cd476555ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:46:03 2020 -0800 
-------------------------------------------------------------------------------- 
ADL_B0 Production patchID 0x0000000b

Hsd-es-id: NA
Original commit date: Tue Dec 15 18:46:25 2020 +0530
Change-Id: I6a953f852cf4729fb5cc1ec22d330ce5322f32a4
Original commit hash: 549861415ecd7b22085437146fb956828c6a49ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 729885fdeb9a81cbe5d88ad8c721853f1b0c2c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:52 2020 -0800 
-------------------------------------------------------------------------------- 
RPE:[ADL] UEFI reporting to CSME of BIOS Last Status

Included code to send BIOS Last Status as In Progress
after sending PET event with - Beginning <ActionItem> Erase.

Hsd-es-id: 16012136662
Original commit date: Fri Dec 11 13:44:07 2020 +0530
Change-Id: I92fe56f49ba56b6b6392223f1b0c44b68b7b2ea4
Original commit hash: 5c4a1bfbcdc08192a3160a096b6d244b2088359b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: a71af49969f578d8a7f5ca2a9dd35b29d5caf8c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:46 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Addition/Changing code in RTd3 flow Since _ON and _OFF methods
are not called when SUT is put into mordern standby. Part2

Hsd-es-id: 1308204078
Original commit date: Sat Dec 12 10:58:56 2020 +0530
Change-Id: I3aa8a9a5e6cbbeaa1f45ee718915ff7db4629070
Original commit hash: 05d93586202d6faf2155f25daa88410fe4b393d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: 20988eb4dc1b6c5e2ea9efea371831e01c012738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0670aa31ca05bd551219c1d666d08b0f097d6c96)

Wed Dec 16 05:35:26 2020 +0000
Original commit date: Wed Dec 16 05:35:26 2020 +0000
Original commit hash: 8d9c7a56c848cf2c3abfd08043fac136ca270f6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a497cfe53b4d5600e24456f65980766ced2a30b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] [MTL] Change EE_Turbo feature default value

Energy efficient turbo should be default enable for Mobile SKU's and disable for Desktop SKU's.

Hsd-es-id: 16011827648
Original commit date: Thu Dec 10 17:04:25 2020 +0800
Change-Id: I8c33baaf8c1dba0aacd9dc5e29f72e66c2b61a23
Original commit hash: bc68cb1d8a393797389bf6a01015853814bdc3a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2361c2a7ae67b5fd4e54dc6f22f140f434eedeed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:29 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P J0 PO][Security]: Unable to Set the Attempt Secure Boot option in BIOS page

Issue: System hangs due to exception, it is caused by using gBS in SMM mode.
Resolution: Partially revert change for limit BIOS options check.
Impacted: All ClS projects.

Hsd-es-id: 16012307726
[
Original commit date: Wed Dec 16 01:28:41 2020 +0800
Change-Id: Ib8285a31768ef5357604fff4ffc14fa51f9c3844
Original commit hash: 28aa5d07586501d21d9f0acde1be4fbd1302a51a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf

================================================================================ 
Commit: e2dacd1e4e2de19992327f416a540277a49ec9a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:23 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012311664][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Keep SaGv disabled for ADL-P

Changes:
  Disable SaGv from BIOS setup for ADL-P

[
Hsd-es-id: 16012311664
Original commit date: Tue Dec 15 10:30:36 2020 +0530
Change-Id: I6ac50bc2c24846abf05de4a0ded8ceefa94b2c89
Original commit hash: e69f642f3151b85f1b158b0082c32bc6a79a7c91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 0ccb4b85f3d7c09f25abdfa6a5256bd165649891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:16 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Porting Pmic Nvm update driver from LKF to ADL

Hsd-es-id: 16011809381
Original commit date: Mon Nov 30 18:35:10 2020 +0530
Change-Id: Iac48cfb8d20ad7bc21c6ab4f2607b20e34a89f4a
Original commit hash: 82be14141e3674e4a167b1d44217e2b9f841fe38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Pmic/Include/CastroCovePmicRegisters.h
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.inf
AlderLakePlatSamplePkg/Include/CastroCovePmicNvm.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 617232ca296249791ddc6991c91ce54e91fdbd69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:45:09 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] API from C1S to provide silicon (CPU) type - Pre-Production or Revenue parts - CPU RC

Added wrapper API to support public use of existing API in private Libraray

Hsd-es-id: 1508642054
Original commit date: Mon Dec 14 20:02:53 2020 +0530
Change-Id: Idf758edd001d74d86f6fd543bd89f26ca160a023
Original commit hash: 32f21c9d4cd4d14cdd7f6b0a4e80335157d2d8ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 363a21cfe503eed5d49e82b3522abff27ccc2e2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:44:52 2020 -0800 
-------------------------------------------------------------------------------- 
PCIe support for MTL Port Topologoy-Remote PresetToCoefficient programming for EQ flow

1) Added Gen5 PresettoCoefficient Mapping
2) Modified Gen3 and Gen4 PresettoCoeffiecient Mapping to align with Gen5 PresettoCoefficient

Hsd-es-id: 16012139430

Original commit date: Tue Sep 22 14:12:03 2020 +0530
Change-Id: I543c9689b3b8c382e4f1bb524f7d9464ff544349
Original commit hash: 2a935d310d7fb20343975e488f33d717d0445f43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: f12fd0eefa0c6771ed797cf64d1b466b18bcd2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:44:46 2020 -0800 
-------------------------------------------------------------------------------- 
Remove invalid PCR programmings via SBREG

1. ISCLK:Remove programming ISCLK CMU_ONE.SBEPCTRL because SAI is not allowed and not necessary
2. RTC: Remove writing to RTC UIPSMI because UIP_SMI_LOGIC_EN is 0 thus UIPSMI register does not exist.
3. Correct SBI Read/Write shift offset multiplies 8.

[internal-only]
Hsd-es-id: 16012308474, 14013063298

Original commit date: Tue Dec 15 15:01:24 2020 +0800
Change-Id: I6eb325aba35079c926998ac5b2635d84e0ad953e
Original commit hash: 80dec684fe70d258fb97bccee23579243f044c70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchClk.c
ClientOneSiliconPkg/Include/Register/RtcRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h

================================================================================ 
Commit: 78154f39fe9286658d86301c379b9afcd948d625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:44:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1512_00

Hsd-es-id: N/A
Original commit date: Tue Dec 15 18:01:30 2020 -0800
Change-Id: I258ea191e98ad1ade8c56ecceca31926c3585c09
Original commit hash: 46f2787141d23727fd83579ec0d365d3eec6ceff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95f3e5559af2cc0f490cce893ab8eba6e630d771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:43:26 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: ISH register Root Space Control should not be programmed

Remove register Root Space Control programming

Hsd-es-id: 22011820903
Original commit date: Mon Dec 14 19:39:02 2020 +0100
Change-Id: Ie5bc7760d365bf085383605f87b502588087a96e
Original commit hash: 1bfbf782bfc5d2a6f16946c864aacd3471278f0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c

================================================================================ 
Commit: 20ea3e425cc22d27e292d92cf6f7bb41647c0770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:43:18 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/Pmc: Increasing the timeout for CRID update"
It was Intended for PO branch. Accidently pushed to master

This reverts commit d7046da803d00da487c7c8f79f30a54e0279d740.

Hsd-es-id: N/A
Original commit date: Sun Nov 29 21:10:40 2020 -0700
Change-Id: I6e39ca4aeddfc6b72118294b57620d22c48e2ad4
Original commit hash: 1917b7d48b3b4705d7ec9b52648bce1358ef83c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c

================================================================================ 
Commit: dc718f7d8c4b3b7f7b9f14b654abe1567655ddf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:43:10 2020 -0800 
-------------------------------------------------------------------------------- 
Add Setup option for MSI Interrupts for MTL-S

Add setup option to switch between legacy and MSI interrupts. Add PchSetup value, Fsp value and policy.
Add MSI chicken bit programming in ISH Config Control register for MTL-S

Hsd-es-id: 1508380927
Original commit date: Mon Nov 23 18:05:47 2020 +0100
Change-Id: Ib7df70b8b8f91a652b52da21d95c680d8eb2d13b
Original commit hash: 0da44a733277592b3db3d868b49a1418d70941c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/Pch/Include/Library/PchInfoDefs.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: e68262c56f5215fb3025d3545bf0f8dc3454594a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:43:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Don't set EISS if BiosLock not set

There's an issue when EISS is set and BIOS lock is not set, so restoring
previous flow which doesn't allow for setting of them separately.

Hsd-es-id: 18013796868
Original commit date: Wed Dec 2 13:54:09 2020 +0100
Change-Id: I84236890783825712ea9f391b7caaeddbd072f7b
Original commit hash: 046897c5da86b302f3fc4edb9e16cf2918716a98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c

================================================================================ 
Commit: f064adcc86a9dea0b77ba157f7fb4b445aa89ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:43:02 2020 -0800 
-------------------------------------------------------------------------------- 
WWAN: Firmware Flash Device Support

Add Firmware Flash ACPI node and DSM function to provide below Functions.
--WWAN Warm Reset Flow
--WWAN Cold Reset Flow

Hsd-es-id: 16011978143
Original commit date: Sat Dec 12 04:31:00 2020 +0530
Change-Id: Ieb83283528a6ca066cceef1df0babbb0d80f4ef4
Original commit hash: 84adaad879016b78619a2c8274edf485c98673c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 27e9f51bfe67b6431e5dd02ffc5580189a22f579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:42:57 2020 -0800 
-------------------------------------------------------------------------------- 
Boot Freq set to Turbo by default
 Temp solution - Setting boot mode to 0 for B0 as well, since FSP API builds are failing

Hsd-es-id: 1508378441
Original commit date: Tue Dec 15 16:25:15 2020 +0530
Change-Id: I0e7529364fdf856743923e1e91c3594dd7fd6d71
Original commit hash: eef99628d2b660c0a6cfb72e6bb79e9ce92e59a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: ce254ad887f5f36d765f117e9c03ae919f1e965f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:42:49 2020 -0800 
-------------------------------------------------------------------------------- 
[Clean up] Remove Elixir Springs feature from Cpu RC

Removed complete support of Elixir Springs as not POR for any Client platform.

Hsd-es-id: 16012297479
Original commit date: Fri Dec 11 21:43:20 2020 +0530
Change-Id: Idc25f474cd45182f78d92841e00e66445dcc41c8
Original commit hash: c35477fd51f2c755ba91f956d41f2a7b900f649e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/ElixirSprings.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf

================================================================================ 
Commit: 9ed997a3e66f90a5638676a9a1fe9cbcd3d7c7ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:42:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 15 02:11:07 2020 -0800
Change-Id: I10120c135ebf839ee425810f26f4717135d20b43
Original commit hash: e09420918c5727ad26586476652e521068b9df0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dbe855fc28a68f7b2f304281661fb11a500dea6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:42:24 2020 -0800 
-------------------------------------------------------------------------------- 
Remove unused API's from PeiCpuInitFruLib

Hsd-es-id: 16012307682
Original commit date: Mon Dec 14 19:24:06 2020 +0530
Change-Id: I1882f724d7e1bf2bb66a3f43a0e15494ba210649
Original commit hash: ac722d7ef1096b303c6cdb636ce9b96265e5e9a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 08cd6b9f475df72064ba6b6d0898aec7a47be5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:42:08 2020 -0800 
-------------------------------------------------------------------------------- 
Boot Freq set to Turbo by default
 - Skip setting boot freq to turbo for A0 Step alone

Hsd-es-id: 1508378441
Original commit date: Tue Dec 15 10:28:59 2020 +0530
Change-Id: I0177c546ac63d353e48d4c086c9a39f0c758dd86
Original commit hash: e7895bcfde43c6612301a2720c4ba648f616a711

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 263d682ad8410aacf1901dfd4fde5fca55c208aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:41:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][J0][PO]- CLKREQ mapping issue for PEG10

Hsd-es-id: 16012309673
Original commit date: Tue Dec 15 01:04:38 2020 +0530
Change-Id: Ic1e33d87d898e108349ec11652048322dcd8cc91
Original commit hash: 88cdc2a1bb859f9391c31856c3ac7d517f7480f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: 9987656d3aaa40858ce856c84ca63ae8d3c7c736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:41:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Removing WAEN check in Pseudo g3 flow.

Hsd-es-id: 16012247112
Original commit date: Sat Dec 12 11:31:31 2020 +0530
Change-Id: I4b64a1c5610d18a3d9bda3d06a7071a78cd28d74
Original commit hash: 28c0037a3658f54b1682700272f0ea9256c96fb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 3d8a92b99cebdd91ff76e3b668525cb7dea14bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:41:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1511_01

Hsd-es-id: N/A
Original commit date: Mon Dec 14 17:49:17 2020 -0800
Change-Id: Iee3ee86668f4395f46d936184a0a5ec9f5e7f563
Original commit hash: 9b0adc28e94414903ec016f02b635281278b41ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b66986f3e5d43aa2a3516eb02a71b3e4fb722606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:41:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1511_00

Hsd-es-id: N/A
Original commit date: Mon Dec 14 15:09:18 2020 -0800
Change-Id: Ic3433d3087710eec95c438d2fa16bd5065e376ca
Original commit hash: 927be693f2c755a624c1cc4f158413f4dc3fbeed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d67346640e04db9ea78427d0628d65fa98099408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:40:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 975dd0d659181ea59d17a7bba158ed920f010ed2)

Mon Dec 14 20:27:05 2020 +0000
Original commit date: Mon Dec 14 20:27:05 2020 +0000
Original commit hash: 1300104ae3bbf6b62fd513e8dd9f0d2337bd80cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98e154ffd52ce534c9895208d4538aece3bcb308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:40:28 2020 -0800 
-------------------------------------------------------------------------------- 
[RPL-S] SA DID Support

Hsd-es-id: 1508623752
Original commit date: Fri Dec 11 01:20:37 2020 +0530
Change-Id: I984a48ead8af7b0b666b003eb92fd383f81cca27
Original commit hash: 4a1eda7ef8ceac5db995dbe90aaecef0062a7679

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 0f9c5e6dfa9ab21fe27e0daeb0e6821b27055c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:40:13 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "C1S/IBL/GPIO: Handle virtual GPIO Pad Config registers"

This reverts commit 68c3e370566a5feec63fa50492e5f2b6400b175e.

Hsd-es-id: 18014001871
Original commit date: Mon Dec 14 10:10:58 2020 -0700
Change-Id: I7985f0533882e55924c2c6af5e8120bd9894289d
Original commit hash: 097182582a3b5670e1dc96933332c8d76ba688bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf

================================================================================ 
Commit: e1ffde657f28249c4ab57066e5f2242a442a368a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:40:07 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14013140349][ADL-S | DDR4 DDR5][Update default memory speed for ADL B0: DDR4-3200 and DDR5-4000]

Increase default memory speed for ADL B0:
 - DDR4:
   - 1DPC/2DPC: raise from 2667 to 3200
   - SAGV:      2133/G2, 2667/G1, 2933/G1, 3200/G1
 - DDR5:
   - 1DPC: raise from 2000 to 4000
   - 2DPC: remain at 2000
   - SAGV: keep disabled by default

[
Hsd-es-id: 14013140349
Original commit date: Mon Dec 14 00:02:32 2020 -0800
Change-Id: I75b580b65ddf82a34d22637425773947a402b8cd
Original commit hash: 98987882676fd931141abf8ed93b34e832704d15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7c73c770094c492743e93607e098977e684cc7b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:39:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] 5G M80 Modem Support

1.Providing knobs below to adjusting M80 timing delays. The settings not only
  apply to preboot but also OS runtime.
     TOn2Res    - FCPO# to BBRST# delay time during WWAN ON
     TOnRes2Per - BBRST# to PERST# delay time during WWAN ON
     TOnPer2Pds - The delay between de-assertion of PERST# to change of PDS state
                  from 0 to 1 during WWAN ON
     TRes2Off   - BBRST# to FCPO# delay time during WWAN OFF
     TOffDis    - Rigorous shutdown time
     TResTog    - The delay between assertion and de-assertion BBRST# during FLDR
     TRes2Pds   - The delay between de-assertion of BBRST# and change of PDS state
                  from 0 to 1 after FLDR
2.Adding M80 VDID to WWST.
3.Moving _DSM from RTD3 SSDT to DSDT.
4.Implementing FLDR flow in _DSM function 2.
5.Updating _PRR._RST method.
6.Aligning 5G WWAN RTD3 code with WWAN BIOS spec 0.3.
   6a.Removing MOL3, ONEN, FLGN, FLGF and FLGW flags.
   6b.Adding mutex to avoid race condition issue between _ON and _OFF methods.
7.Adding _PS0 and _PS3 to device scope for 5G WWAN only.

Hsd-es-id: 16011607013
[
Original commit date: Thu Dec 10 00:48:06 2020 +0530
Change-Id: I4b58ea8119144d02a96a4b098e27e5dfc15b3753
Original commit hash: 6139796cc5af7745e72d4687569e8b1af9c1cca9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: a4042f9f4b15be017042dc1508989e3a33e9ca60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:39:49 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SetupInfoRecords: PMC firmware version number in setup

According to requirement PMC firmware version should be displayed
in system information.

Following change adds new field in setup and introduces new library
related with PMC ssram device to enable access to it.

Hsd-es-id: 18013836416
Original commit date: Wed Jul 8 13:26:57 2020 +0200
Change-Id: If06bf2cdde49eb5e996058f7e5336cb648be8e0c
Original commit hash: c502eb53c2a96839c9039b3f18619ab26c7d1dc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf

================================================================================ 
Commit: 4fe05b1a5d800c5f460b267e89dc3fbd8ce74eff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:39:43 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/GPIO: Handle virtual GPIO Pad Config registers

For virtual GPIO we have different configuration registers layout.
To support both GPIO types (physical and virtual) in the same library
we have to handle two types of register layouts.
This change introduces virtual GPIO register layout support in
current GPIO libraries.

Following settings are not supported for virtual GPIOs:
- GPIO input inversion (RXINV)
- GPIO RX raw override to '1' (RXRAW1)
- GPIO Pad Mode (PMode)
- GPIO termination (Term)
Additional settings for virtual GPIOs:
- Pad Ownership (PADOWN)
- HOSTSW_MODE
- vGPIO_OUT_CS

Additional changes in Pad Configuration Register:
- TX State moved to bit1
- RX State moved to bit2

Note:
The update has been based on version V.29 of GPIO HAS

Hsd-es-id: 18014001871
Original commit date: Tue Dec 1 14:30:54 2020 +0100
Change-Id: I4695b4f61a549f760f6367cd3f619b3fed88762b
Original commit hash: ed07139a13f1edd80470e5deba66561aa8c1ca10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf

================================================================================ 
Commit: 6d441bc5542bf4a513bd76529149645b6f753346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:39:25 2020 -0800 
-------------------------------------------------------------------------------- 
18014111493: IGN: MCTP configuration

Enable MCTP configuration for Ignition ME

Hsd-es-id: 18014111493
Original commit date: Mon Nov 30 09:58:39 2020 +0100
Change-Id: Iba3b1994dad886f47106cb2f0d35c59f67534d09
Original commit hash: 9cd4d7dc1e495175f6878bf14535a38a0cd5967d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: b25e2e9af35fa26ec1ed4736e158e11f3b5244a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:39:13 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][J0][PO]- L2/detect states are not getting power gated as part of RTD3 flow

Hsd-es-id: 1308218210
Original commit date: Mon Dec 14 12:29:25 2020 +0530
Change-Id: I6bf58fc852bfba1c3f8f6acfe84dbf24db6b4514
Original commit hash: acbaf1e030db2ff381fb6ad94c80c1c26bfed306

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: bae915484b7c634d897f5b9d72ec8d08e971518c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] ClientOneSiliconPkg: CPU xHCI programming updates.

Set RTCO to 1

Hsd-es-id: 16012294879
Original commit date: Fri Dec 11 12:54:44 2020 +0530
Change-Id: I40180e9899f0c2c775b880dcb1fcf7e6273043a6
Original commit hash: 5e0b315db56e6130876a1faf54924fe82804b99c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 535d59202d0f24bbcc6ef63f3ad6b103991ef6de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:42 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AdlPch: Fix UFS0 disable logic

1. UFS0 should be disabled by BIOS unconditionally as it is not expected
   to be used on ADP-P platforms
2. PMC strap only carries information about the UFS bridge enablement
   not about single controller enable status. Logic has been rewritten
   to reflect that.

Hsd-es-id: n/a
Original commit date: Mon Dec 7 17:43:56 2020 +0100
Change-Id: I736e8d015eb70ebaf2a592b05d1b53e56bf5f473
Original commit hash: e296cf2a36e3ea55f4336b22ab5c9c097ddba950

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c

================================================================================ 
Commit: 6492cb77f47c21be0a4505742004459f2a227939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:36 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S/CNVi][ADL-P][VP_platform]SUT boot fail with BIOS v1504_00_591

Issue: Simic can't access CNVi private register WIFI_WIDGET_CONTROL (0x8114)
Resolution: There is no CNVi test case in simics, so add simic environment check to skip it.
Impacted: All ClS projects.

Hsd-es-id: 1508642051
[
Original commit date: Mon Dec 14 16:26:36 2020 +0800
Change-Id: I15d4eacff99e3d817054ca4cd477b57b68c7bc52
Original commit hash: 9e95fe311bc46df37ddf5f24daaf751bfa37613e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: b84bb3292488c8145f46e12d07ba51d825435432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 14 01:24:42 2020 -0800
Change-Id: Ia75f8edb9abe20a9f897ef4ed946d28a28f44c3d
Original commit hash: e618eda4051c6d96a39e96824c784e6b9052ff47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6fa2418135bab77021491c0d6e9b59336144e7ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:13 2020 -0800 
-------------------------------------------------------------------------------- 
BIOS programming for Audio Link -- 8T mode, pull-in 0, analog IO settings
- Program 8T mode by default in display audio codec and pch audio controller
- Set display audio codec register AUD_FREQ_CTL (0x65900) Detect Frame Sync Early (bits 12:11) = 00b
- Program analog audio IO settings in AUDIO_PIN_BUF_CTL and UTIL_PIN_BUF_CTL
- Ensure AUD_FREQ_CTL is programmed before AUDIO_PIN_BUF_CTL.
- provided setup option to enable display audio in pre-os.

Hsd-es-id: 16012206794
[
Original commit date: Thu Oct 8 18:25:33 2020 +0530
Change-Id: Ic8d3fef0bd258855d05c75ca8563d395e68c210a
Original commit hash: b5bb629e1dc8871f81b1aff5a74e9c012613dace

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 931431a2a5cf6c23ac1be7493bb4a9d2cb2b4d7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:07 2020 -0800 
-------------------------------------------------------------------------------- 
Extended Straps are supported in ADL S and P. Set the PmcIsExtendedStrapsSupported API to return TRUE
 - Updated for ADL P

Hsd-es-id: 16011700499
Original commit date: Fri Dec 11 16:09:45 2020 +0530
Change-Id: Ieb3a907c614862d6893768731f7861143c43c23e
Original commit hash: 34124f001285e06927eb9fb9984af2547a156ff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c

================================================================================ 
Commit: d83d32046c373cb4f8a67413d90fb19b78aeae75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:38:02 2020 -0800 
-------------------------------------------------------------------------------- 
Boot Freq set to Turbo by default

Hsd-es-id: 1508378441
Original commit date: Fri Dec 11 11:37:19 2020 +0530
Change-Id: I313a6bfee1b783ef3e2d37c70e358437b0fd948c
Original commit hash: 1170796026494048c8fb8c74ed92f4233b9f25a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 2d9692284ba50ef7be352eb61aafddf5d207775b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:37:57 2020 -0800 
-------------------------------------------------------------------------------- 
ADL_B0 production patch 0x0000000a

Hsd-es-id: NA
Original commit date: Mon Dec 14 10:07:06 2020 +0530
Change-Id: I78369cbbe90519dbbecad971992e84ff0e85a48d
Original commit hash: 8cbb5d7c7f202435196f02d7e2074fae90ff0689

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b110124dce2d8a80d1c816b14b0fd35431005a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:37:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 18b6787dcc11f5c5e1b8bb4f67b203c052516779)

Mon Dec 14 02:37:18 2020 +0000
Original commit date: Mon Dec 14 02:37:18 2020 +0000
Original commit hash: 3805059df86641e5bc6e24185ca604b30d738a0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 680442b4ef2607e4216a0fdc434a855262aebbed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:37:25 2020 -0800 
-------------------------------------------------------------------------------- 
[client_platf][ADL-P | LPDDR5] Mode register settings update for LP5.

[Issue/Feature Description]
LP5 spec dated 2020/1 table 273 and 274 show that the VrefCA and VrefDQ
update timing is 250 + 0.5 tCK. It is described in paragraph 7.6.9 and 7.6.10.

[Resolution]
Change 'CA/DQ vref update timing' to '250ns + 0.5tCK'
Update WCK Frequency Mode in MR18 OP[3]: 0-Low frequency mode; 1-High frequency mode

[Impacted Platform]
ADL-P

Hsd-es-id: N/A
[
Original commit date: Thu Nov 5 17:21:10 2020 +0800
Change-Id: I45009902b216147d0be30ab5da6921ace273cd48
Original commit hash: 6b67f6edc153c6d0a631991a3becc83af698312d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h

================================================================================ 
Commit: d89bcaf42329ad919c0aa0b881083466dd11c8d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:37:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1507_00

Hsd-es-id: N/A
Original commit date: Sun Dec 13 17:51:20 2020 -0800
Change-Id: Iae57892dbeefb5aa1f5fb7f6201ef48ca1932f61
Original commit hash: 26120304bb59fe2363da6ddcf97c80d5505d2b82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ecbf0ecca7c5c76f6db55e3d608049195374f414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:36:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 13 01:24:46 2020 -0800
Change-Id: Ib8f3b4229530548910bb1520e5948c92ae348af5
Original commit hash: 0f02cb4bdfcfd276b1d9e6b78916a0dc8bf2a0fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ea1bade868d00c7e0edb0cd357793dd8ee2b4da4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:36:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5347fc2758037d8188b4af764c7f5d501ac4d81c)

Sun Dec 13 08:38:44 2020 +0000
Original commit date: Sun Dec 13 08:38:44 2020 +0000
Original commit hash: 09e2990f433717718ba14c9bee54cfb79ae5848a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9901bde4abab3de0a829bb2373d6b84d5e4a1d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:36:38 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445450][ADL-S | DDR4] Read ODT Training

Enable Read ODT Training for DDR4 & DDR5

Additional Changes:
 - TrainDDROptParam: set IgnoreUpmPwrLimit to TRUE
 - Change WR_TXEQ_STEP from 1 to 2 to speed up WRDSEQT
 - Change OptTxEqCoeff[0-2] from {0, 7} to {0, 3}, to speed up WRDSEQT
 - DDR4: set MrsFsmControl.TwoDPC_support when DIMM1 is populated
 - DDR5: set WckControl1.ddr_2n_mode_en = 1 in 2N mode, this is needed for scrambler operation in Gear4.
 - DataTimeCentering2D: Use UpdateHost = 0 for RdV, otherwise RdV is not updated correctly in ChangeMargin which uses WriteOffsetUncached.

Hsd-es-id: 22010445450, 22010445451
[
Original commit date: Wed Oct 21 18:04:16 2020 +0300
Change-Id: I3926e7c54730e796493f06387971667cb499a9ab
Original commit hash: f6b6ffdab546b40d51120e218e446c1301fd8d88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 723117de3f851f825564abef1ade21523ee2cba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:36:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1506_00

Hsd-es-id: N/A
Original commit date: Sat Dec 12 17:49:02 2020 -0800
Change-Id: I376a19387f68c184e8d73f9a538b5fb7da922b48
Original commit hash: 075e08b4a8d12a3f586c12e84c260a263f20b02c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b43c424750f715a3e3b78920f7a86c9efb485011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:36:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Dec 12 01:24:16 2020 -0800
Change-Id: I423ed2948c5aaf6d15452916525e48ab62b49098
Original commit hash: f8d26e511c36f7b7784b422e720f56d3b4d96ecb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ff01bb8a82e4b918796dc2ae2195a2699e19707b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:35:13 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Ioc: Moved IOC Register accesses from extended PCI config space to MchBar

Inital releases of IOC IP code had IOC registers in the extended PCI config space and hence BIOS and Simics
model followed the same. Now in latest SOC RDL, these registers are moved to mchbar and hence this BIOS change.

Hsd-es-id: 16012112667
[
Original commit date: Mon Nov 9 18:03:29 2020 +0530
Change-Id: I39c42d037f5c6a0bbe5d01d3caa31e24db99c221
Original commit hash: 5b46d556d0d979f82bac6b7dbf648bec22309946

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.inf
ClientOneSiliconPkg/IncludePrivate/IoTrapSocLib.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf

================================================================================ 
Commit: 28e03e958545cbd83193e77ced95430a3ac91655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:34:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 11 01:27:18 2020 -0800
Change-Id: I718236899aa858f129dd1f1c7c792f33e86fa4c2
Original commit hash: 420a98ee85f2efbe4cfc2fe6388db7134861d3eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: acf1437b44cd5f52295708ca4f78c2231d6d6a0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:34:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Support UEFI method of disabling CPU XHCI port data.

Within current PCH-IO menu, when USB PDO programming is enabled, and
sub-menu USB Port Disable Override is also enabled, then user can select
which USB2 port and USB3 port can be enabled. In RC design side, RC
refers to the PDO and port enabling map to decide which port/lane will
be disabled.
The proposal is to align with current PCH-IO user experience, adding an
option to manage USB3 PDO on TCSS xHCI, and provide option per USB3 port
on enabling/disabling. Because TCSS xHCI doesn't support USB2 lane, USB2
function is re-directed to PCH xHCI; user should manage USB2 lane
through PCH menu.
When PDO is enabled for certain Type-C ports using the above menus, then
USB storage devices won't work on them. Rest of the "non USB2/3"
functionality will work regardless of this change.

Hsd-es-id: 22011259393
Original commit date: Wed Dec 9 23:53:09 2020 +0530
Change-Id: Ib8cb86ed29d1892710a400439fa52eda47b94203
Original commit hash: 64785b6d96f717134c74bd79780737ad34ab422c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/Library/BoardConfigLib.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuUsbSingleSsPort.hfr
AlderLakePlatSamplePkg/Setup/CpuUsbStringPool.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 2f1bde43499c1aee9b2d48c5f1e84e28e5968142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:34:11 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][MTL] Remove unused API's from BaseCpuInfoFruLib

These API's in FRU are no longer needed.

Hsd-es-id: 1508625891
Original commit date: Thu Dec 10 15:35:04 2020 +0800
Change-Id: Iaba94d21bf5b0cc958adb002033325b1e18bb509
Original commit hash: fa9e8966c094b4fe2f81b0e4e0212a91bac82d5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 03b066e1638c31a8a2994708c0b02105ac4095dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:33:45 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit fbdf59008b9313eed705b97cf2e660578ba1d147)

Fri Dec 11 08:07:35 2020 +0000
Original commit date: Fri Dec 11 08:07:35 2020 +0000
Original commit hash: 185f1f52f0f339fcde3090b7d50837c87747a860

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13f65a87eedad34192777e98f2a0dad946d6674c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:33:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] BackPort Tatlow changes for GetImr/DramInitDone handling

1. PeimMemoryInit ()
   Shifting right ImrsSize/Alignment can cause loosing
   less significant bits of request.
   This can cause too small ME UMA allocation
   Verify requested value and increase if required
   to satisfy request

2. MeImrConfig ()
   For Loading DEKEL FW common between Client and Server
   is setting SAM bit (not DEKEL Phy) in GetImr request

Hsd-es-id: N/A
Original commit date: Mon Dec 7 11:52:23 2020 +0100
Change-Id: I3f8042e0daf81cce8a380a98c7ffa60f8b45a266
Original commit hash: 6a02cace33de8617f35776b352761ad5751c3c73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 44af746af9e88a0197793f9f1e1b5207dfaa1009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:33:25 2020 -0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW5020
  - Remove BIOS LL compensation between Sense to C4 bump after B/S update
  - Updated ADL M 2+8 9W LL

Hsd-es-id: 16012274309
Original commit date: Thu Dec 10 17:16:28 2020 +0530
Change-Id: If28035bec8fb80e8f90c81aa3abe08b4b2a945a0
Original commit hash: edbc7b04bb17568089ef8536fc504a88d943a843

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ca64b4b50913398406007a48bd0851012ce33d2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:33:17 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL]: Disable IA/SA/GT CEP and SIRP

* CEP - Current Excursion Protection
* SIRP - SoC Iccmax Reactive Protection
BIOS provides setup option to:
IA CEP Enable/Disable
GT CEP Enable/Disable
SA CEP Enable/Disable
IA SIRP Enable/Disable

Hsd-es-id: 14011940051
Original commit date: Fri Aug 21 13:08:14 2020 +0800
Change-Id: Ifbba4ba4f658a509afe0a06b1102e8f8398d7223
Original commit hash: 2eaf48ff5c5ae62b494b2b557b0896a81b1de36a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h

================================================================================ 
Commit: 5958c0ced5d01ebd86e6d1ec2cffd315117ae7f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:33:04 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: BIOS to program mux 2nd panel power and backlight control through "C2000 bit 2=1" register instead of GOP.

Hsd-es-id: 16012269012
Original commit date: Thu Dec 10 20:50:39 2020 +0530
Change-Id: I16e318ae5bca71deba0cefff40681c158343f416
Original commit hash: 6b1c01ea01f6b2bb023c9819a74cc5b4c76cb3a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 468f860186146a47e22c5693fa9dd075bd0eae30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:32:50 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Adding below changes for ADL-P AEP Board

- Lp5 CCCconfig to descending
- WWLAN off sequance reset and preset polarity to low
- itbt config changes

Hsd-es-id: 16012261000
Original commit date: Wed Dec 9 13:31:49 2020 +0530
Change-Id: I8d12083cba350df043a443c63b880b79a5f4ba34
Original commit hash: 146bc78b08c3202f5e8d12f56ea3ee4801f1041b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 4b1b4c42bc72ac836aaefab378a94dbee0b994ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:32:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - GPIO bug fix

Bug fix debugged in PO

1) A20 SCI pin was not unlocked which causes assert on boot
2) NOT_USED set to ClkSrc7
3) Alignment and comments update

Hsd-es-id: 16012258012
Original commit date: Tue Dec 8 10:08:35 2020 +0530
Change-Id: I733445533e0da03a6cf1bef7758b81ef0cf73ba3
Original commit hash: 1973582ad425922eed78e6695c01393e8c64226f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc

================================================================================ 
Commit: 09e0745d66a1d0dff1caac8c9e162eda7e1c14d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:31:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1504_00

Hsd-es-id: N/A
Original commit date: Thu Dec 10 17:52:21 2020 -0800
Change-Id: Icce8e87cf9ebc3baa5dc04a20377dcd039a2ebb6
Original commit hash: c31ad3a2f785b90b59329a4d8fecbf166cb68f25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 49e487731b5788ee4efdc650c69e808f622abfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:30:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 3414019c4fa32ce5f94c586951d63f9512536157)

Thu Dec 10 21:56:33 2020 +0000
Original commit date: Thu Dec 10 21:56:33 2020 +0000
Original commit hash: c37f6c1d000c3098d67275f887ffb7f2cbc47e94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03b53a196de7c7234f59a3d5f1695baf882148b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:30:20 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012201737][ADL-P | LP4 LP5 DDR5] Sync J0 PO updates to master branch

Changes:
  Update default LP4/LP5 frequency to 3200 MHz and DDR5 frequency to 3600 MHz for ADL-P J0
  Disable DqDqsReTraining, RTL and TAT for LP5
  Increase 'CPGC lane error status' store array size(MRC_1D_ERROR_LEN) to 1024 and reduce WrTLp5 sweep range to 1024

Other Changes:
  Add support to read SPD data from SPD chip for LP5
  Adjust DecTcwl and TxFifoSeparation for LP4/DDR5 to work on both CTE and Silicon
  Adjust MC1 DecTcwl for LP5 to get WrTLp5 passing eye in same sweep range
  Skip MrcSaGvFinal on DDR5, we call MrcFinalizeMrSeq from MrcMcActivate

[
Hsd-es-id: 16012201737
Original commit date: Wed Nov 25 20:12:30 2020 +0530
Change-Id: I1b72102343e990c9290d4aacbdb09a7f184679f3
Original commit hash: 470b5772bf8ee88ded9bad6ef5ad78120c08463f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 815c91dc1107954e8feb63b252ec0ec18ec0ed11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:29:53 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][16012281838][ADL-P][J0][LP5] BIOS variables assert on Memory voltage check

Issue:
  BIOS Set Variable assert while trying to report Memory voltage to setup page

Root cause:
  Minimum memory voltage supported by LP5 is 500 mv, current BIOS setup knob does not support 500 mv in setup page

Solution:
  Add 500mv setup option for SaSetup.MemoryVoltage knob

[
Hsd-es-id: 16012281838
Original commit date: Thu Dec 10 11:01:53 2020 +0530
Change-Id: Ib9249dbc0b2b39c7ff24b5ef7f509145a3f242b3
Original commit hash: e79baa2aab57a7785cd3f7c7a0266a41519a30bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 26efece1f6d99a0c6d897cb88e2f5c750e0f1bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:29:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Addition/Changing code in RTd3 flow Since _ON and _OFF methods
are not called when SUT is put into mordern standby.

Changes done
1.Changing variable name from RPD3 ->RD3C .Since same variable name is used in
Pmc.asl
2.Adding RD3C check inside _STA,_ON and _OFF methods.

Hsd-es-id: 1308204078
Original commit date: Thu Dec 3 18:11:35 2020 +0530
Change-Id: Ie9ced861f482d938f2d6641c4dd8e595b9814377
Original commit hash: 20310faf76c3c784cbe438dd0d937c39e4bf2206

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieStorage.asl

================================================================================ 
Commit: 0d68209cf6168553f317616dc7b1d4da80993296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:29:35 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 91c7e5fb1fb693c386eaf8fd0d46696d932fb520)

Thu Dec 10 19:40:36 2020 +0000
Original commit date: Thu Dec 10 19:40:36 2020 +0000
Original commit hash: 7d28daadc9f37276c32a9ebe0bf51cc1c8e5cecc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee109ff94d9f688546b3bc70e12ebd63979459cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:29:20 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013108803][ADL-S][B0][DDR5] SODIMM 2R 4400 Uncentered RdV margins and very low RdT margins

Issue:
 Final RMT shows severely uncentered RdV and very low RdT margins on DDR5 4400 2R SO-DIMM

Root cause:
 DimmRon training was not updating final MR5 value in the host struct.
 In this case DimmRon step was selecting values of [up=40, dn=48], and RD eye was shifted significantly.
 RdV is recentered at the end of DimmRon step to match the new Ron values.
 But subsequent JEDEC Reset (in RoundTripLatency step) was restoring MR5 to initial value of [34, 34], hence RdV became very uncentered and RdT very low.
 SetDimmParamValue() was clobbering MR value in the host which is already updated by Ddr5SetDimmParamValue.

Solution:
 Fix SetDimmParamValue() to keep the correct MR value in the host struct
 Also disable DIMMRONT step by default, per EV recommendation.

[
Hsd-es-id: 14013108803
Original commit date: Thu Dec 10 00:11:51 2020 -0800
Change-Id: Ic3e5466fd4290add42fbe65d75398c59a3462a15
Original commit hash: 48ceb56a758f9414bd6a2f08415a0a5a04856645

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 8a5b5ca2ffd6b1bdfbeddff47dc87f63e73f63c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:28:55 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/vGPIO: Abstract GPIO registers access

There is different register access for physical and
virtual GPIOs:
1. Physical are accesible through P2SB
2. Virtual are accessible through vGPIO BAR located
   in PMC (ACPI PM Service)
This change moves registers access routines to chip
specific part of GPIO library.
Also introduces vGPIO BAR get function in PMC library.

Hsd-es-id: 18014001510
Original commit date: Mon Nov 30 14:15:06 2020 +0100
Change-Id: I451e32ef500c9cc81db391eb560e1517f2d00d58
Original commit hash: 094c44f666f0701f8069c8d66002e55b3233818b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 8d61d5d3f08f03bda65dbe700286abd1b6109b14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:28:46 2020 -0800 
-------------------------------------------------------------------------------- 
[Ignition][Loganville]: Ignition changes for Loganville

1. Cleanup Loganville drivers for Ignition support
2. Add similar level support to EGS

Hsd-es-id: 18011093312

[
Original commit date: Mon Nov 2 17:14:24 2020 +0100
Change-Id: I5fd4b99f8bf29fb73ba490f06ff76c927cc649ce
Original commit hash: c3a1183fcb2fbcb2917b2ba0232a1750f7c56542

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf

================================================================================ 
Commit: 835db6d5a6c63c9ff841b60fa3e2dc0f3a6dda58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:28:22 2020 -0800 
-------------------------------------------------------------------------------- 
[WiFi][CNVi][OEMx] [Cayucos] BT Standalone. Disappear The Wifi from Device Manager  and enumerates in Device Manager when Wifi is disabled

Issue: Wi-Fi core can't be disabled alone.
Resolution: 1. Add WifiCore option to disable Wi-Fi core alone without affecting bluetooth core.
            2. Use CNV_RGI_DT pin strap value to determine if CNVi CRF card is present.
Impacted: All ClS projects.

Hsd-es-id: 16012215519
[
Original commit date: Mon Nov 30 15:50:06 2020 +0800
Change-Id: I8b70417d1539bc2ad80186645e19de98fcc5860b
Original commit hash: 254296aa2ede82235cef593e3d28669fd26f5050

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/IpBlock/Cnvi/Library/PeiDxeSmmCnviLib/CnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/Library/PeiDxeSmmCnviLib/PeiDxeSmmCnviLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c

================================================================================ 
Commit: 926f5172adfa078dfbb9fb2cb566435a9ad9da0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:28:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove unused API's from CpuCommonLib.c

Remove unused code.

Hsd-es-id: 16012245696
Original commit date: Thu Dec 10 15:58:16 2020 +0800
Change-Id: I572eb15c1056ef16724a435afbefe832a663ddec
Original commit hash: 238e4db53c0f0e0e9f1e82bc2f76d52506cf84c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/IpBlock/Spi/Smm/SpiSmm.inf

================================================================================ 
Commit: 1b5e7041468a9bed3af1131e0ed7a4eafc16d874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:27:53 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] [Reference Code Refactor] Remove TGL CPUID defines and stepping's from FRU

Hsd-es-id: 16012269605
Original commit date: Wed Dec 9 17:01:06 2020 +0800
Change-Id: Ief3b02d0a822331130608578a0616848a567d202
Original commit hash: 730c41910083336879152061376f2d82c0253b5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: 1fb894c8d3b2ee2a98a34962cbb8e730434bcc0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:27:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 10 02:28:48 2020 -0800
Change-Id: I6f609dc93b8dcebc25ace7bc406aa3c3b8bc2532
Original commit hash: c9ecb2be111de782642f88e0663d0e94b049fe47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 678a628c93ab8939b9647949a0f7c2d6b99b0529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:27:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ACPI] Phase 2: Simplify RTD3 PCIE code to use single file for PCH,CPU.

Renaming ACPI Object name from CPMV -> CPU PCIE RP Mapped under VMD, to PRMV -> PCIE RP Mapped under VMD.

Hsd-es-id: 22011728037
Original commit date: Wed Dec 9 02:55:53 2020 +0530
Change-Id: I9160a14913ab8c3ba82e538ad81675f7230316bf
Original commit hash: 846ceafba72098180618cbbdd921b65c8ae20f6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepCpuPcieEp.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieStorage.asl

================================================================================ 
Commit: 720e8db97ef786196accedd62563271ed47e1bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:27:13 2020 -0800 
-------------------------------------------------------------------------------- 
[Seamless][smm_driver_update]: Add SMRAM 2 heap management support

Hsd-es-id: 1508318363
Original commit date: Wed Dec 9 09:08:40 2020 +0800
Change-Id: I8bab052d28c820ddd2d958813bfbc16085212a46
Original commit hash: d0efe614f4b7e8bd08e7a74d07f489a1f49aee97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
Features/SmmRuntimeUpdateFeaturePkg/Include/SmmRuntimeUpdate.dsc

================================================================================ 
Commit: fed9fdf8cddfa56a97f550cf32bf570bca7d397f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:26:08 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e9d8e8337eab7498a33f6c7e9cbae26fe3f003c4)

Thu Dec 10 07:00:27 2020 +0000
Original commit date: Thu Dec 10 07:00:27 2020 +0000
Original commit hash: 0014f20137ded3e2c34755ead337905affc36407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19321e1844c2950843a2a951f4c52d615148e2e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:26:00 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Enabling C6DRAM by default

Enabled C6DRAM by default.

Hsd-es-id: N/A
[
Original commit date: Wed Dec 9 12:11:21 2020 +0530
Change-Id: Ie695eb537a206afbde1b8f6d3692a6cc0fa6cb94
Original commit hash: 5f6b12f20ad6616466df4c69503f5bfb4be57204

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 9d43cf7083655fbf5cdfdfef1e206b9ec7936026 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:25:51 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S]-[ADL] and [MTL] Observed Display Screen cut-off while booting.
 -- Reducing UpperBandHeight for FHD and low resolution panels

Hsd-es-id: 14011305327

Original commit date: Tue Nov 24 19:16:24 2020 +0530
Change-Id: I5c036f002ac056f392abb1a6da6545d503a764a7
Original commit hash: 4d93143a682b8237221d67fc49fd397de6773805

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 9d48baf7a80dbc53e5954737d130907e66ef8958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:25:43 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Duplicate GUIDs between regular and xxxFsp.inf

Correct duplicated GUIDs between regular and xxxFsp.inf.
Correct duplicated GUIDs between BoardPkg and FspPkg.

Hsd-es-id: 14012951766
Original commit date: Wed Dec 2 15:43:04 2020 -0800
Change-Id: Ia14db3259a073584452f0bc88c6a0342b56bf174
Original commit hash: f1c3a4d5c6a6f2d79428bcda4e6b47f63cc67390

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 72de1847490b4d3b6b69356a4efb84149b28cd34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:25:20 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][FWTS] FAILED [CRITICAL] Kernel message: ACPI Error: [_DSD] Namespace lookup failure, AE_ALREADY_EXISTS

Hsd-es-id: 22011705113
Original commit date: Mon Dec 7 13:05:03 2020 +0530
Change-Id: Ifc611cb28ff4e3d091ecdf7651303915ade8f139
Original commit hash: 48c1ed54b4715eed1a2473e6936fa5d3de4307ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 350649c38062dbc48e27f4fe1a76eaeed74d7425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:25:12 2020 -0800 
-------------------------------------------------------------------------------- 
ClientMaster: Added PCD enable for ACPI Messages

A .h file called AcpiDebug.h was created and added to C1S. This file will allow all Acpi debug method
calls to be enabled or disabled. When the PCD is 1, no changes are made. ADBG method calls remain and are
untouched. When it is 0, the ADBG method calls are defined out of existence, as are the external references
for ADBG. The ADBG method in hostbus will also be removed if the PCD is 0. More functionality will be added
in a later commit. The goal is to get this one functioning first.

In the third patch (previous patch verified to be working), I have added a setup menu check in the ADBG method
in HostBus.asl. I've also added an optional call to ODBG which is for the OEM to implement themselves,
and I've added a line of code in ADBG that passes the debug info to the kernel debugger. Dummy ADBG methods were
also removed since they are no longer needed.

In the fourth patch, a change was made to hostbus.asl. One of the IP tags was not written correctly.

Patch 5 is fixing an issue with the auto generated PlatformNvs.asl. Some of the offsets were incorrect.

Patch 6 was a rebase due to a test failing from an external bug.

Patch 7 is adding some extra information about the AcpiDebugFlag to help customers understand better.

Hsd-es-id: 22011728068
Original commit date: Fri Dec 4 16:50:05 2020 -0800
Change-Id: I50f6cbbf8c5428a9b90a76b84476eb96a0e9f59d
Original commit hash: 4110c2bf64958b7499a973e09c104bdd1b618da3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtSsdt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.inf
ClientOneSiliconPkg/Include/AcpiDebug.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.inf
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.asl
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.inf
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.inf

================================================================================ 
Commit: d4a96a2b3371ea74da2599df2e0b6eebb4768161 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:24:13 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add a setup option to skip LID Status from EC

Hsd-es-id: 16012268251
Original commit date: Wed Dec 9 18:16:24 2020 +0530
Change-Id: Id4e8354c30be5712338ab5cbe85d405d1fa86f23
Original commit hash: eb1ddc37f7ab830a7241c7728983209b269c7837

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c

================================================================================ 
Commit: 25912d132f1cd7c63274808ca38fc8556d982fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:22:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1503_00

Hsd-es-id: N/A
Original commit date: Wed Dec 9 17:50:57 2020 -0800
Change-Id: I5da7f17c62d2ad70a24cdb18662eebc85ddaec77
Original commit hash: 433eb768badaee12b769ef8f7155cf0e45add72b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3e914af39b54d8f75c54c4650d30221d6b838392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:22:14 2020 -0800 
-------------------------------------------------------------------------------- 
ChipsetInitLib:  Chipset Base version is displaying as unknown in BIOS setup page

Get Chipset Init version from PMC SSRAM

Hsd-es-id: 14013067710
[
Original commit date: Wed Oct 14 18:20:25 2020 -0700
Change-Id: I158cd0ce4c67d97a8ce7222e7a03d1b39c5cc7d0
Original commit hash: 1ad63a40203a9a9a767d8697a2c95eea7ddb27dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/Main.vfr
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.inf
ClientOneSiliconPkg/Pch/Include/ChipsetInfoHob.h

================================================================================ 
Commit: 8ee2b1ea544aa2df21191ae08f8392c11cef4d7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:21:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ACPI] Phase 1: Simplify RTD3 PCIE code to use single file for PCH,CPU.

Adding PCIE RP Type Information for PCH PCIE, CPU PCIE and ITBT PCIE in ACPI Code.

Hsd-es-id: 22011728037
Original commit date: Wed Dec 9 02:09:47 2020 +0530
Change-Id: Ibe5bde5c96d844afd2661a50145e215cf8d6d77a
Original commit hash: c35a60c8dca8901e0630578a86d3f0ac965f9378

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRpMacroDefinition.h
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.asl

================================================================================ 
Commit: 4d3e3252f9e35078e46c11a50eecb358137a0cda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:21:26 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Multiple Yellow bangs when VTIO is enabled.

By default all controllers are enabled when VTIO is enabled.
As per VTIO technical forum VTIO should be treated as a opt-in feature.
The OEM should enable & configure respective controller in BIOS & OS when VTIO is enabled.
Therefore, BIOS to default disable all controllers.

Hsd-es-id: 14013065701
Original commit date: Tue Dec 8 10:23:13 2020 -0800
Change-Id: Ib60bcb2c13c6cbc198ce51183e51c2209c2ed116
Original commit hash: 32b49f87157ed3a8cbc4e0470b5f1e11da872bba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 4a7db999711f79dbe4b80e4e97d23d1072496bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:21:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the redundant lines of code under if-else condition and module compress
Removing the remnant code related to EDKII build part2

Hsd-es-id: 22011764480, 1508444151
[internal-only]

Original commit date: Tue Dec 1 13:00:24 2020 -0800
Change-Id: I441be8b6e8aeae54c9e9f80ef87766aa86a40223
Original commit hash: 692abe19fe845efb9c77a9a39acef50802e586ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d6da6d4e760007ab60278d104ecbd6de9c2ba562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:20:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit beaf7395653447e4e6c8195fc0149d4dc567c900)

Wed Dec 9 18:16:10 2020 +0000
Original commit date: Wed Dec 9 18:16:10 2020 +0000
Original commit hash: d14b248b6b5e182a42a6963a5b2d86b6ad5673e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce653b31f5f514b4ecf17a54fdec86d404156e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:20:06 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013094269][ADL-S][B0][DDR5] Scrubbing error during "MRC Memory Scrubbing" task

Issue:
  EccClean routine reports that memory is not clean after scrubbing, on DDR5.

Root cause:
  SetupIOTestCpgcRead was comparing to Galois LFSR pattern in case of DDR5 (used in ReadMPR).
  In EccClean we want to compare to zero pattern.

Solution:
  Update SetupIOTestCpgcRead to use zero static pattern when RdDataPtn is zero.
  This argument is non-zero when SetupIOTestCpgcRead is used in ReadMPR.

Additional changes:
  Fix CPGC Bank L2P programming inside Cpgc20AddressSetupScrub to support DDR5 bank / bank group options.
  Fix BankGroup offset in MrcGetSetBankSequence for DDR5 - it uses 2 bits for BA and 3 bits for BG.

[
Hsd-es-id: 14013094269
Original commit date: Wed Dec 9 00:43:46 2020 -0800
Change-Id: I752c338aa86d056dbd3f1613579fe00d71397ee1
Original commit hash: 5e782cd64ecf1e20d32c79c460ad8eb46937ea3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3d9d126ce0ca63d021f96d3f279db4a84dc3a32d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:18:18 2020 -0800 
-------------------------------------------------------------------------------- 
CPU Pcie HotPlug Policy Fix

Hsd-es-id: NA
Original commit date: Mon Dec 7 15:53:36 2020 +0530
Change-Id: I79263cc0ea5e2e2af987f2635b6c68717b4a1679
Original commit hash: 40a5bbd0e68807d2519b602390061a9ad0baae68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: bf7b8fa1373bca7f7ccfdc1da132b0d7277974d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:18:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 9 01:28:31 2020 -0800
Change-Id: I9f0074fb58be6d0a38585aa4daa3bc24828ecffc
Original commit hash: 9e105fb3d92d3fcf03ce118327f4c430d892bcdb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d35d945be3b950f0ce29f332aa393c41c8c150d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:17:46 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP4/DDR5]:Board ID and Name is not displayed on Bios setup page

ADL P Board names added to BoardID lib

Hsd-es-id: 16012260241
Original commit date: Tue Dec 8 16:17:23 2020 +0530
Change-Id: Ibf4289de2a35fafdd3a2170570d9c224dab7202a
Original commit hash: a61aded9018e950c5d3b63f2f1d885b654794484

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 31616fc27c59bac1b8dace0c4615895ea96dbee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:17:27 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up unused API's and Structure defines in Features.c

Clean up unused API's and Structure defines

Hsd-es-id: 16012204931
Original commit date: Tue Dec 8 15:09:23 2020 +0800
Change-Id: I9242dcbfb77333c786bbab2804703a93d726d9b8
Original commit hash: 79eda4ddfdeae80a0eb3d25166cbab88428b1c26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h

================================================================================ 
Commit: abce81c5a7e279efb82fed2fd898cee876501d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:17:21 2020 -0800 
-------------------------------------------------------------------------------- 
[Seamless][MCU Update]MicrocodeUpdateFeaturePkg: Refine MCU update

1. Move EagleStreamRpPkg/Restricted/SeamlessUpdate to MicrocodeUpdateFeaturePkg
2. OOB MCU update/Utility drivers refined.
3. Add MCU utility FV regions, shrink FVMAIN_COMPACT
4. Fix some Build flags related to OOB MCU update
5. Remove MCU update on FischerLakeRpPkg
Note that this patch did not merge OOB MCU update into one build, since
there is issue in the opensource module ShadowMicrocodePei.

Hsd-es-id: 1508487310, 1508487308
Original commit date: Tue Nov 17 21:37:39 2020 +0800
Change-Id: Ib0da21cb2541308625fad62bd670bdc539ae3183
Original commit hash: 06f50abf987a9a33c427c1cd4ae82d2425dbfac4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/MicrocodeUpdateFeaturePkg/Include/Fdf/FvMicrocodeUtilityFvName.dsc
Features/MicrocodeUpdateFeaturePkg/Include/Fdf/FvMicrocodeUtilityPath.fdf
Features/MicrocodeUpdateFeaturePkg/Include/Fdf/MicrocodeUpdate.dsc
Features/MicrocodeUpdateFeaturePkg/Include/Guid/SeamlessCapsule.h
Features/MicrocodeUpdateFeaturePkg/Include/Library/MicrocodeFvInfoCommonLib.h
Features/MicrocodeUpdateFeaturePkg/Include/Library/MicrocodeFvInfoOobLib.h
Features/MicrocodeUpdateFeaturePkg/Include/Library/MicrocodeUpdateCommonLib.h
Features/MicrocodeUpdateFeaturePkg/Include/Library/MicrocodeUtilityLib.h
Features/MicrocodeUpdateFeaturePkg/Include/MicrocodeSmbios.h
Features/MicrocodeUpdateFeaturePkg/Include/Protocol/MicrocodeUtilityProtocol.h
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeFvInfoCommonLib/DxeMicrocodeFvInfoCommonLib.c
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeFvInfoCommonLib/DxeMicrocodeFvInfoCommonLib.inf
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeFvInfoOobLib/DxeMicrocodeFvInfoOobLib.c
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeFvInfoOobLib/DxeMicrocodeFvInfoOobLib.inf
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeUpdateCommonLib/MicrocodeUpdateCommonLib.c
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeUpdateCommonLib/MicrocodeUpdateCommonLib.inf
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeUtilityLibSample/MicrocodeUtilityLibDxe.c
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeUtilityLibSample/MicrocodeUtilityLibDxe.inf
Features/MicrocodeUpdateFeaturePkg/Library/MicrocodeUtilityLibSample/MicrocodeUtilityLibInternal.h
Features/MicrocodeUpdateFeaturePkg/MicrocodeFvInfoDxe/MicrocodeFvInfoDxe.c
Features/MicrocodeUpdateFeaturePkg/MicrocodeFvInfoDxe/MicrocodeFvInfoDxe.inf
Features/MicrocodeUpdateFeaturePkg/MicrocodeUpdateFeaturePkg.dec
Features/MicrocodeUpdateFeaturePkg/MicrocodeUpdateFeaturePkg.dsc
Features/MicrocodeUpdateFeaturePkg/MicrocodeUtility/MicrocodeUtility.c
Features/MicrocodeUpdateFeaturePkg/MicrocodeUtility/MicrocodeUtility.h
Features/MicrocodeUpdateFeaturePkg/MicrocodeUtility/MicrocodeUtilityDxe.inf

================================================================================ 
Commit: bdc892b504859cadb88bc929367f3059b7a12ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:17:13 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/FspmUpd: [ADL-P][ADL-P PO] FSP fails to publish the Bootloader ToLUM HOB with v1495

Increase PlatformMemorySize from 0x400000 to 0x550000

Hsd-es-id: 16012160637
[
Original commit date: Wed Dec 9 14:54:19 2020 +0800
Change-Id: I5d6cebe022cb22fcf3c3cd7fb45921a75cc962dc
Original commit hash: 0e7ca0da195d5c9a7f94922985a114b9b8bd2fcd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: fe740208b3a6a237e0adff6bcd0f3ef0ac803da2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:17:07 2020 -0800 
-------------------------------------------------------------------------------- 
ADL_B0 and ADL_J0 production patch 0x00000009

Hsd-es-id: NA
Original commit date: Wed Dec 9 11:49:30 2020 +0530
Change-Id: Ie9280d4221f0e18b1c0ad2e92387cd31a730648f
Original commit hash: 3745cfefa112a26f91d812f5b93d399a62626f32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 41234fa17c82be3eef081dd945bf5453d09ee1aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:16:37 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S/CNVi] ADL-S (LGA/BGA) RFIM feature enable/disable option in BIOS

Resolution: The solution has been applied to ADL-P, add ADL-S support.

Hsd-es-id: 16012241369
[
Original commit date: Tue Dec 8 15:16:02 2020 +0800
Change-Id: Ic7ba27dd5b150bcd3cd2f97fe0f681ccb396c6b0
Original commit hash: 6b3490a02b9c2312161bc5fab53b1d2a7ce5a96a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer4.c

================================================================================ 
Commit: 08da5931759100c3afa2fd5a09308d66aa9e5328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:15:51 2020 -0800 
-------------------------------------------------------------------------------- 
Limit BIOS options when accessing through AMT redirection session

Issue: The platform shall limit access or visibility to some BIOS settings when it is accessed over AMT SOL or Remote KVM
Resolution: 1. Use ME_SETUP_STORAGE.RemoteSessionActive to limit VT-d (SA setup) and TXT (CPU setup).
            2. Use AmtWrapper->IsKvmEnabled to append UserPhysicalPresent check.
Impacted: All ClS projects.

Hsd-es-id: 22011549792
[
Original commit date: Fri Nov 13 19:56:13 2020 +0800
Change-Id: Ibebe44d641094a22935efbdd145cf1067dabd105
Original commit hash: 2e62cc5a2adc07b6472acee6691089f55d90c7ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
AlderLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 17d1027f97aeb5373651aeeb70a9e395b4615e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:15:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1502_00

Hsd-es-id: N/A
Original commit date: Tue Dec 8 17:51:07 2020 -0800
Change-Id: I6d89592deb31a30521a7c30735a60756b721bee5
Original commit hash: 9ef35086fd921088855c670377a0fd9b048b32dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c7001cfe4417b15527a4fcbe8a04d241328e2701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:15:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ee719f1e02a3564259e0b6191800bcbb9ec7a4e5)

Tue Dec 8 19:58:43 2020 +0000
Original commit date: Tue Dec 8 19:58:43 2020 +0000
Original commit hash: bea079a6b6cde337c9f35d636c88e023bfbcd68c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 790bb843e2de7f98cc33deb2dabc28f5bdc2d1da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:15:06 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]ptmecfg.iosfmadp to be updated to value of 0x2

Updated register value as per latest BWG

Hsd-es-id: 1508526138
[
Original commit date: Wed Nov 11 10:35:33 2020 -0800
Change-Id: I116d9c1fe08cc86aa27251c6bff0a8120c82af49
Original commit hash: fccd41106208a5d02ae0fbdd6ab9ce0c0ed56450

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c

================================================================================ 
Commit: 310dbffbd23abf0391aba7aa39b57280c981a16a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:14:51 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013084774][ADL-S][B0][DDR5]  Fastboot is failing w PBR enabled on 2DPC system

Issue:
  Normal mode memtest fails in Fast flow on DDR5 2R-2R config when PBR is enabled.

Root cause:
  MultiCycleCS is left enabled on both MC and DRAM side, while it's disabled at the end of cold flow.

Solution:
  Disable MultiCycleCS feature in the Fast flow, and store MR2 for runtime after DisableMcMulticycleCs() is called

[
Hsd-es-id: 14013084774
Original commit date: Mon Dec 7 18:52:14 2020 -0800
Change-Id: I85fecaa2b317b0c2f545edcac1f719772ef02071
Original commit hash: 4eb4fb6b6bc8bb97dc8c4d4e145a2462828ac45c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 2e2f93dce0d02c5d9a1e2b86a844b3ad15875efe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:14:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL P] Enable the GOP config driver to support the multiple display configuration.

Hsd-es-id: 16011950656
Original commit date: Wed Nov 25 16:51:26 2020 +0530
Change-Id: Ib3aaf04732bcdcb4c5a1b3c7aa03dff9d13e37af
Original commit hash: 241732d93424e116b503167b35c3b21b04e7f0cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8c4b016594c3c5923381ecd1dace72c264bb5e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:14:21 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Set dTBT sub setup options: GPIO Filter to POR value

GPIO Filter: Disabled

Hsd-es-id: N/A
Original commit date: Tue Dec 1 18:00:29 2020 -0800
Change-Id: I76fb3c533f318cc778165aa7e6cb97b24632d091
Original commit hash: bd5c3508047839970402c7b9f7c489daa70a9788

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 23f67fae10718db66e96989d8452e990e2618bbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:14:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fia Refactor and support FIA for IOE in EBG FRU

- Switch P2SB access to new P2SB Register Access in FIA IP block
- Modify EBG/ADL/MTLSOC FRU to new P2SB access
- Modify EBG FRU to support FIA in IOE

Hsd-es-id: 18013580791
[
Original commit date: Mon Dec 7 10:05:16 2020 +0100
Change-Id: I76349a99ad5fe668d0827b58cf81f419661c7fc9
Original commit hash: 647f4e1ef1edb754894a29b7f394a1535c3307ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/FiaSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.inf
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: 34639cf4637c761e65b260c8b0fae24af92a0ac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:13:51 2020 -0800 
-------------------------------------------------------------------------------- 
Remove CPU_POWER_MGMT_VR_CONFIG_EX config block

 - Removed the instances of CPU_POWER_MGMT_VR_CONFIG_EX block in Silicon and platform.

Hsd-es-id: 16012258478
Original commit date: Tue Dec 8 14:42:34 2020 +0530
Change-Id: Ifc17f8ba5c7afe0f0eda4a658b62f0804d3f2b4f
Original commit hash: 6abe7841ec6ce72ea6e62757192fa7e5bb49c34b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPolicyLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: ec00cf672c455471335a71f66ac5eb1d6bd011d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:13:20 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Gpio: PCH GPIO pins are not being configured for SGPIO

Return value of GpioIsPadHostOwned() function explicitly
compared to FALSE in GpioEnableSataSgpio() function

Hsd-es-id: 14013022097
[
Original commit date: Fri Nov 27 13:48:53 2020 +0100
Change-Id: I4504bc7f3ed935e714dc4f90c1adb0910ebefee1
Original commit hash: 10eab49b84c37629bfba8454ffce410b808203bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: 5f1efc031ce7fa6dc74dbb3ea1f864309c0864bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:12:57 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S881 B0]]ACPI Error: AE_NOT_FOUND, While resolving a named reference package element - ^SPI1.SPFD.CVFD

Fixed named reference problem with Linux OS.

Hsd-es-id: 1508619309
Original commit date: Fri Dec 4 17:11:58 2020 +0800
Change-Id: Ic77041392625b7d23a862fc2c0d2adbae9410bcc
Original commit hash: 40ec89c372c79ce371f93d8b79f9748e6a135c12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 6c8cf8bd795bb21cd34184554e5ac4c0a0dac88d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:12:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 8 01:27:11 2020 -0800
Change-Id: I3b282dc739ba33f8bcca357fb5c9f7975c439186
Original commit hash: a8eb648e7b83140ed7384ffd1c9e9eeaca1c080f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 036c4a6e5ff3554d4142cedd76a587907cb94192 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:11:55 2020 -0800 
-------------------------------------------------------------------------------- 
Remove GopDebugDxe and GopOverrideDriver from PlatformPkg
-Removed GopDebugDxe and GopOverrideDriver from AlderLakePlatSamplePkg\Features\Gop

Hsd-es-id: 16012215513
Original commit date: Wed Dec 2 12:30:08 2020 +0530
Change-Id: I12ec8bd58530d5bed6a64fdae721dda7b3a067e2
Original commit hash: fd2251b35a41eca572ef3554f8b604c7a733857d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Gop/GopDebugDxe/GopDebugDxe.c
AlderLakePlatSamplePkg/Features/Gop/GopDebugDxe/GopDebugDxe.h
AlderLakePlatSamplePkg/Features/Gop/GopDebugDxe/GopDebugDxe.inf
AlderLakePlatSamplePkg/Features/Gop/GopOverrideDriver/GopOverrideDriver.c
AlderLakePlatSamplePkg/Features/Gop/GopOverrideDriver/GopOverrideDriver.h
AlderLakePlatSamplePkg/Features/Gop/GopOverrideDriver/GopOverrideDriver.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: f07cd0cec08624395e40cea2b94d11e87dab35e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:11:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P J0 PO] BIOS need to fix GetCpuRpVirtualWireClkReqIndex for ADL P

Hsd-es-id: 16012187506

Original commit date: Mon Nov 23 15:36:56 2020 +0530
Change-Id: Ife6bb94952a129a3441907bcf51c4a161878786b
Original commit hash: fd53dca3603d3544f00ddcd5882948793b714fa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 0f31ff23f84d72c5227333ce83a694d5f7cf6a95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:11:11 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] Russia 11Ax control via wifi DSM

Bit 2 - Apply changes to country Russia. 11Ax Setting within module certification
  00 - None. Work with Wi-Fi FW/OTP definitions [Default]
  01 - Apply changes.

Bit 3 - 11Ax Mode. Effective only if Bit 2 set to 1
  00 - Disable 11Ax on country Russia [Default]
  01 - Enable 11Ax on country Russia

Bit 31:04 - Reserved

Hsd-es-id: 16012162123

Original commit date: Thu Dec 3 17:59:20 2020 +0530
Change-Id: I32311db2a10179744a3fa2da79ea09a6df54ddb4
Original commit hash: 802a991e80c2bdcce02d9ba6efc440bc9d61157a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: db27dc3fec89072e7b11da90b5cf8d8c5c024be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:10:46 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Fix Smbios small core cache return 0

Small core number = total support cores - enable big cores.
Because of big core use Multi thread to count core number,
Small core will return 0

Hsd-es-id: 16011027709
Original commit date: Wed Dec 2 15:05:54 2020 +0800
Change-Id: I64767d8fc5863a5291b3d46c92e2e27f1f59f4d9
Original commit hash: 00fa81b8955f63dc15d46125f2d38acaeec8cd3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: f0211d1c5911802c8a6dec3e0cee68af9672f09e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 23 00:10:38 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/Uba: Correct the slot power scale and value

Correct the slot power scale and value

Hsd-es-id: 1508622488
Original commit date: Mon Dec 7 18:04:19 2020 -0600
Change-Id: Icbe059efda648ef3443328f1d582ab5d6060b42f
Original commit hash: 577ac3dabc0d213c4744f630b016a94e5c8d2fbd

-------------------------------------------------------------------------------- 
[Changed Files]
.bashrc
Release_Notes.py
