// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mac_logger_mac_logger,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu5ev-sfvc784-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.977000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=20527,HLS_SYN_LUT=27077,HLS_VERSION=2022_2}" *)

module mac_logger (
        s_axi_axilites_AWVALID,
        s_axi_axilites_AWREADY,
        s_axi_axilites_AWADDR,
        s_axi_axilites_WVALID,
        s_axi_axilites_WREADY,
        s_axi_axilites_WDATA,
        s_axi_axilites_WSTRB,
        s_axi_axilites_ARVALID,
        s_axi_axilites_ARREADY,
        s_axi_axilites_ARADDR,
        s_axi_axilites_RVALID,
        s_axi_axilites_RREADY,
        s_axi_axilites_RDATA,
        s_axi_axilites_RRESP,
        s_axi_axilites_BVALID,
        s_axi_axilites_BREADY,
        s_axi_axilites_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_fifo_axi_full_AWVALID,
        m_axi_fifo_axi_full_AWREADY,
        m_axi_fifo_axi_full_AWADDR,
        m_axi_fifo_axi_full_AWID,
        m_axi_fifo_axi_full_AWLEN,
        m_axi_fifo_axi_full_AWSIZE,
        m_axi_fifo_axi_full_AWBURST,
        m_axi_fifo_axi_full_AWLOCK,
        m_axi_fifo_axi_full_AWCACHE,
        m_axi_fifo_axi_full_AWPROT,
        m_axi_fifo_axi_full_AWQOS,
        m_axi_fifo_axi_full_AWREGION,
        m_axi_fifo_axi_full_AWUSER,
        m_axi_fifo_axi_full_WVALID,
        m_axi_fifo_axi_full_WREADY,
        m_axi_fifo_axi_full_WDATA,
        m_axi_fifo_axi_full_WSTRB,
        m_axi_fifo_axi_full_WLAST,
        m_axi_fifo_axi_full_WID,
        m_axi_fifo_axi_full_WUSER,
        m_axi_fifo_axi_full_ARVALID,
        m_axi_fifo_axi_full_ARREADY,
        m_axi_fifo_axi_full_ARADDR,
        m_axi_fifo_axi_full_ARID,
        m_axi_fifo_axi_full_ARLEN,
        m_axi_fifo_axi_full_ARSIZE,
        m_axi_fifo_axi_full_ARBURST,
        m_axi_fifo_axi_full_ARLOCK,
        m_axi_fifo_axi_full_ARCACHE,
        m_axi_fifo_axi_full_ARPROT,
        m_axi_fifo_axi_full_ARQOS,
        m_axi_fifo_axi_full_ARREGION,
        m_axi_fifo_axi_full_ARUSER,
        m_axi_fifo_axi_full_RVALID,
        m_axi_fifo_axi_full_RREADY,
        m_axi_fifo_axi_full_RDATA,
        m_axi_fifo_axi_full_RLAST,
        m_axi_fifo_axi_full_RID,
        m_axi_fifo_axi_full_RUSER,
        m_axi_fifo_axi_full_RRESP,
        m_axi_fifo_axi_full_BVALID,
        m_axi_fifo_axi_full_BREADY,
        m_axi_fifo_axi_full_BRESP,
        m_axi_fifo_axi_full_BID,
        m_axi_fifo_axi_full_BUSER,
        m_axi_mac_fifo_AWVALID,
        m_axi_mac_fifo_AWREADY,
        m_axi_mac_fifo_AWADDR,
        m_axi_mac_fifo_AWID,
        m_axi_mac_fifo_AWLEN,
        m_axi_mac_fifo_AWSIZE,
        m_axi_mac_fifo_AWBURST,
        m_axi_mac_fifo_AWLOCK,
        m_axi_mac_fifo_AWCACHE,
        m_axi_mac_fifo_AWPROT,
        m_axi_mac_fifo_AWQOS,
        m_axi_mac_fifo_AWREGION,
        m_axi_mac_fifo_AWUSER,
        m_axi_mac_fifo_WVALID,
        m_axi_mac_fifo_WREADY,
        m_axi_mac_fifo_WDATA,
        m_axi_mac_fifo_WSTRB,
        m_axi_mac_fifo_WLAST,
        m_axi_mac_fifo_WID,
        m_axi_mac_fifo_WUSER,
        m_axi_mac_fifo_ARVALID,
        m_axi_mac_fifo_ARREADY,
        m_axi_mac_fifo_ARADDR,
        m_axi_mac_fifo_ARID,
        m_axi_mac_fifo_ARLEN,
        m_axi_mac_fifo_ARSIZE,
        m_axi_mac_fifo_ARBURST,
        m_axi_mac_fifo_ARLOCK,
        m_axi_mac_fifo_ARCACHE,
        m_axi_mac_fifo_ARPROT,
        m_axi_mac_fifo_ARQOS,
        m_axi_mac_fifo_ARREGION,
        m_axi_mac_fifo_ARUSER,
        m_axi_mac_fifo_RVALID,
        m_axi_mac_fifo_RREADY,
        m_axi_mac_fifo_RDATA,
        m_axi_mac_fifo_RLAST,
        m_axi_mac_fifo_RID,
        m_axi_mac_fifo_RUSER,
        m_axi_mac_fifo_RRESP,
        m_axi_mac_fifo_BVALID,
        m_axi_mac_fifo_BREADY,
        m_axi_mac_fifo_BRESP,
        m_axi_mac_fifo_BID,
        m_axi_mac_fifo_BUSER,
        m_axi_ps_AWVALID,
        m_axi_ps_AWREADY,
        m_axi_ps_AWADDR,
        m_axi_ps_AWID,
        m_axi_ps_AWLEN,
        m_axi_ps_AWSIZE,
        m_axi_ps_AWBURST,
        m_axi_ps_AWLOCK,
        m_axi_ps_AWCACHE,
        m_axi_ps_AWPROT,
        m_axi_ps_AWQOS,
        m_axi_ps_AWREGION,
        m_axi_ps_AWUSER,
        m_axi_ps_WVALID,
        m_axi_ps_WREADY,
        m_axi_ps_WDATA,
        m_axi_ps_WSTRB,
        m_axi_ps_WLAST,
        m_axi_ps_WID,
        m_axi_ps_WUSER,
        m_axi_ps_ARVALID,
        m_axi_ps_ARREADY,
        m_axi_ps_ARADDR,
        m_axi_ps_ARID,
        m_axi_ps_ARLEN,
        m_axi_ps_ARSIZE,
        m_axi_ps_ARBURST,
        m_axi_ps_ARLOCK,
        m_axi_ps_ARCACHE,
        m_axi_ps_ARPROT,
        m_axi_ps_ARQOS,
        m_axi_ps_ARREGION,
        m_axi_ps_ARUSER,
        m_axi_ps_RVALID,
        m_axi_ps_RREADY,
        m_axi_ps_RDATA,
        m_axi_ps_RLAST,
        m_axi_ps_RID,
        m_axi_ps_RUSER,
        m_axi_ps_RRESP,
        m_axi_ps_BVALID,
        m_axi_ps_BREADY,
        m_axi_ps_BRESP,
        m_axi_ps_BID,
        m_axi_ps_BUSER,
        timestamp
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 10;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FIFO_AXI_FULL_ID_WIDTH = 1;
parameter    C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH = 64;
parameter    C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH = 32;
parameter    C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH = 1;
parameter    C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH = 1;
parameter    C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH = 1;
parameter    C_M_AXI_FIFO_AXI_FULL_USER_VALUE = 0;
parameter    C_M_AXI_FIFO_AXI_FULL_PROT_VALUE = 0;
parameter    C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MAC_FIFO_ID_WIDTH = 1;
parameter    C_M_AXI_MAC_FIFO_ADDR_WIDTH = 64;
parameter    C_M_AXI_MAC_FIFO_DATA_WIDTH = 32;
parameter    C_M_AXI_MAC_FIFO_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MAC_FIFO_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MAC_FIFO_WUSER_WIDTH = 1;
parameter    C_M_AXI_MAC_FIFO_RUSER_WIDTH = 1;
parameter    C_M_AXI_MAC_FIFO_BUSER_WIDTH = 1;
parameter    C_M_AXI_MAC_FIFO_USER_VALUE = 0;
parameter    C_M_AXI_MAC_FIFO_PROT_VALUE = 0;
parameter    C_M_AXI_MAC_FIFO_CACHE_VALUE = 3;
parameter    C_M_AXI_PS_ID_WIDTH = 1;
parameter    C_M_AXI_PS_ADDR_WIDTH = 64;
parameter    C_M_AXI_PS_DATA_WIDTH = 32;
parameter    C_M_AXI_PS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PS_WUSER_WIDTH = 1;
parameter    C_M_AXI_PS_RUSER_WIDTH = 1;
parameter    C_M_AXI_PS_BUSER_WIDTH = 1;
parameter    C_M_AXI_PS_USER_VALUE = 0;
parameter    C_M_AXI_PS_PROT_VALUE = 0;
parameter    C_M_AXI_PS_CACHE_VALUE = 3;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FIFO_AXI_FULL_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MAC_FIFO_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PS_WSTRB_WIDTH = (32 / 8);

input   s_axi_axilites_AWVALID;
output   s_axi_axilites_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_axilites_AWADDR;
input   s_axi_axilites_WVALID;
output   s_axi_axilites_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_axilites_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_axilites_WSTRB;
input   s_axi_axilites_ARVALID;
output   s_axi_axilites_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_axilites_ARADDR;
output   s_axi_axilites_RVALID;
input   s_axi_axilites_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_axilites_RDATA;
output  [1:0] s_axi_axilites_RRESP;
output   s_axi_axilites_BVALID;
input   s_axi_axilites_BREADY;
output  [1:0] s_axi_axilites_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_fifo_axi_full_AWVALID;
input   m_axi_fifo_axi_full_AWREADY;
output  [C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH - 1:0] m_axi_fifo_axi_full_AWADDR;
output  [C_M_AXI_FIFO_AXI_FULL_ID_WIDTH - 1:0] m_axi_fifo_axi_full_AWID;
output  [7:0] m_axi_fifo_axi_full_AWLEN;
output  [2:0] m_axi_fifo_axi_full_AWSIZE;
output  [1:0] m_axi_fifo_axi_full_AWBURST;
output  [1:0] m_axi_fifo_axi_full_AWLOCK;
output  [3:0] m_axi_fifo_axi_full_AWCACHE;
output  [2:0] m_axi_fifo_axi_full_AWPROT;
output  [3:0] m_axi_fifo_axi_full_AWQOS;
output  [3:0] m_axi_fifo_axi_full_AWREGION;
output  [C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH - 1:0] m_axi_fifo_axi_full_AWUSER;
output   m_axi_fifo_axi_full_WVALID;
input   m_axi_fifo_axi_full_WREADY;
output  [C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH - 1:0] m_axi_fifo_axi_full_WDATA;
output  [C_M_AXI_FIFO_AXI_FULL_WSTRB_WIDTH - 1:0] m_axi_fifo_axi_full_WSTRB;
output   m_axi_fifo_axi_full_WLAST;
output  [C_M_AXI_FIFO_AXI_FULL_ID_WIDTH - 1:0] m_axi_fifo_axi_full_WID;
output  [C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH - 1:0] m_axi_fifo_axi_full_WUSER;
output   m_axi_fifo_axi_full_ARVALID;
input   m_axi_fifo_axi_full_ARREADY;
output  [C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH - 1:0] m_axi_fifo_axi_full_ARADDR;
output  [C_M_AXI_FIFO_AXI_FULL_ID_WIDTH - 1:0] m_axi_fifo_axi_full_ARID;
output  [7:0] m_axi_fifo_axi_full_ARLEN;
output  [2:0] m_axi_fifo_axi_full_ARSIZE;
output  [1:0] m_axi_fifo_axi_full_ARBURST;
output  [1:0] m_axi_fifo_axi_full_ARLOCK;
output  [3:0] m_axi_fifo_axi_full_ARCACHE;
output  [2:0] m_axi_fifo_axi_full_ARPROT;
output  [3:0] m_axi_fifo_axi_full_ARQOS;
output  [3:0] m_axi_fifo_axi_full_ARREGION;
output  [C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH - 1:0] m_axi_fifo_axi_full_ARUSER;
input   m_axi_fifo_axi_full_RVALID;
output   m_axi_fifo_axi_full_RREADY;
input  [C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH - 1:0] m_axi_fifo_axi_full_RDATA;
input   m_axi_fifo_axi_full_RLAST;
input  [C_M_AXI_FIFO_AXI_FULL_ID_WIDTH - 1:0] m_axi_fifo_axi_full_RID;
input  [C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH - 1:0] m_axi_fifo_axi_full_RUSER;
input  [1:0] m_axi_fifo_axi_full_RRESP;
input   m_axi_fifo_axi_full_BVALID;
output   m_axi_fifo_axi_full_BREADY;
input  [1:0] m_axi_fifo_axi_full_BRESP;
input  [C_M_AXI_FIFO_AXI_FULL_ID_WIDTH - 1:0] m_axi_fifo_axi_full_BID;
input  [C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH - 1:0] m_axi_fifo_axi_full_BUSER;
output   m_axi_mac_fifo_AWVALID;
input   m_axi_mac_fifo_AWREADY;
output  [C_M_AXI_MAC_FIFO_ADDR_WIDTH - 1:0] m_axi_mac_fifo_AWADDR;
output  [C_M_AXI_MAC_FIFO_ID_WIDTH - 1:0] m_axi_mac_fifo_AWID;
output  [7:0] m_axi_mac_fifo_AWLEN;
output  [2:0] m_axi_mac_fifo_AWSIZE;
output  [1:0] m_axi_mac_fifo_AWBURST;
output  [1:0] m_axi_mac_fifo_AWLOCK;
output  [3:0] m_axi_mac_fifo_AWCACHE;
output  [2:0] m_axi_mac_fifo_AWPROT;
output  [3:0] m_axi_mac_fifo_AWQOS;
output  [3:0] m_axi_mac_fifo_AWREGION;
output  [C_M_AXI_MAC_FIFO_AWUSER_WIDTH - 1:0] m_axi_mac_fifo_AWUSER;
output   m_axi_mac_fifo_WVALID;
input   m_axi_mac_fifo_WREADY;
output  [C_M_AXI_MAC_FIFO_DATA_WIDTH - 1:0] m_axi_mac_fifo_WDATA;
output  [C_M_AXI_MAC_FIFO_WSTRB_WIDTH - 1:0] m_axi_mac_fifo_WSTRB;
output   m_axi_mac_fifo_WLAST;
output  [C_M_AXI_MAC_FIFO_ID_WIDTH - 1:0] m_axi_mac_fifo_WID;
output  [C_M_AXI_MAC_FIFO_WUSER_WIDTH - 1:0] m_axi_mac_fifo_WUSER;
output   m_axi_mac_fifo_ARVALID;
input   m_axi_mac_fifo_ARREADY;
output  [C_M_AXI_MAC_FIFO_ADDR_WIDTH - 1:0] m_axi_mac_fifo_ARADDR;
output  [C_M_AXI_MAC_FIFO_ID_WIDTH - 1:0] m_axi_mac_fifo_ARID;
output  [7:0] m_axi_mac_fifo_ARLEN;
output  [2:0] m_axi_mac_fifo_ARSIZE;
output  [1:0] m_axi_mac_fifo_ARBURST;
output  [1:0] m_axi_mac_fifo_ARLOCK;
output  [3:0] m_axi_mac_fifo_ARCACHE;
output  [2:0] m_axi_mac_fifo_ARPROT;
output  [3:0] m_axi_mac_fifo_ARQOS;
output  [3:0] m_axi_mac_fifo_ARREGION;
output  [C_M_AXI_MAC_FIFO_ARUSER_WIDTH - 1:0] m_axi_mac_fifo_ARUSER;
input   m_axi_mac_fifo_RVALID;
output   m_axi_mac_fifo_RREADY;
input  [C_M_AXI_MAC_FIFO_DATA_WIDTH - 1:0] m_axi_mac_fifo_RDATA;
input   m_axi_mac_fifo_RLAST;
input  [C_M_AXI_MAC_FIFO_ID_WIDTH - 1:0] m_axi_mac_fifo_RID;
input  [C_M_AXI_MAC_FIFO_RUSER_WIDTH - 1:0] m_axi_mac_fifo_RUSER;
input  [1:0] m_axi_mac_fifo_RRESP;
input   m_axi_mac_fifo_BVALID;
output   m_axi_mac_fifo_BREADY;
input  [1:0] m_axi_mac_fifo_BRESP;
input  [C_M_AXI_MAC_FIFO_ID_WIDTH - 1:0] m_axi_mac_fifo_BID;
input  [C_M_AXI_MAC_FIFO_BUSER_WIDTH - 1:0] m_axi_mac_fifo_BUSER;
output   m_axi_ps_AWVALID;
input   m_axi_ps_AWREADY;
output  [C_M_AXI_PS_ADDR_WIDTH - 1:0] m_axi_ps_AWADDR;
output  [C_M_AXI_PS_ID_WIDTH - 1:0] m_axi_ps_AWID;
output  [7:0] m_axi_ps_AWLEN;
output  [2:0] m_axi_ps_AWSIZE;
output  [1:0] m_axi_ps_AWBURST;
output  [1:0] m_axi_ps_AWLOCK;
output  [3:0] m_axi_ps_AWCACHE;
output  [2:0] m_axi_ps_AWPROT;
output  [3:0] m_axi_ps_AWQOS;
output  [3:0] m_axi_ps_AWREGION;
output  [C_M_AXI_PS_AWUSER_WIDTH - 1:0] m_axi_ps_AWUSER;
output   m_axi_ps_WVALID;
input   m_axi_ps_WREADY;
output  [C_M_AXI_PS_DATA_WIDTH - 1:0] m_axi_ps_WDATA;
output  [C_M_AXI_PS_WSTRB_WIDTH - 1:0] m_axi_ps_WSTRB;
output   m_axi_ps_WLAST;
output  [C_M_AXI_PS_ID_WIDTH - 1:0] m_axi_ps_WID;
output  [C_M_AXI_PS_WUSER_WIDTH - 1:0] m_axi_ps_WUSER;
output   m_axi_ps_ARVALID;
input   m_axi_ps_ARREADY;
output  [C_M_AXI_PS_ADDR_WIDTH - 1:0] m_axi_ps_ARADDR;
output  [C_M_AXI_PS_ID_WIDTH - 1:0] m_axi_ps_ARID;
output  [7:0] m_axi_ps_ARLEN;
output  [2:0] m_axi_ps_ARSIZE;
output  [1:0] m_axi_ps_ARBURST;
output  [1:0] m_axi_ps_ARLOCK;
output  [3:0] m_axi_ps_ARCACHE;
output  [2:0] m_axi_ps_ARPROT;
output  [3:0] m_axi_ps_ARQOS;
output  [3:0] m_axi_ps_ARREGION;
output  [C_M_AXI_PS_ARUSER_WIDTH - 1:0] m_axi_ps_ARUSER;
input   m_axi_ps_RVALID;
output   m_axi_ps_RREADY;
input  [C_M_AXI_PS_DATA_WIDTH - 1:0] m_axi_ps_RDATA;
input   m_axi_ps_RLAST;
input  [C_M_AXI_PS_ID_WIDTH - 1:0] m_axi_ps_RID;
input  [C_M_AXI_PS_RUSER_WIDTH - 1:0] m_axi_ps_RUSER;
input  [1:0] m_axi_ps_RRESP;
input   m_axi_ps_BVALID;
output   m_axi_ps_BREADY;
input  [1:0] m_axi_ps_BRESP;
input  [C_M_AXI_PS_ID_WIDTH - 1:0] m_axi_ps_BID;
input  [C_M_AXI_PS_BUSER_WIDTH - 1:0] m_axi_ps_BUSER;
input  [63:0] timestamp;

 reg    ap_rst_n_inv;
wire   [63:0] fifo;
wire   [63:0] fifo_axi_full_offset;
wire   [63:0] ddr;
wire   [63:0] driver;
wire   [31:0] status;
wire   [15:0] writeStatus;
wire   [31:0] logger_vlan_enable_mask;
wire   [31:0] multicast_recv_enable;
wire   [31:0] unicast_filter_enable;
wire   [31:0] unicast_vlan100_macaddr_lsb;
wire   [31:0] unicast_vlan100_macaddr_msb;
wire   [31:0] unicast_vlan101_macaddr_lsb;
wire   [31:0] unicast_vlan101_macaddr_msb;
wire   [31:0] unicast_vlan102_macaddr_lsb;
wire   [31:0] unicast_vlan102_macaddr_msb;
wire   [31:0] unicast_vlan103_macaddr_lsb;
wire   [31:0] unicast_vlan103_macaddr_msb;
wire   [31:0] unicast_vlan104_macaddr_lsb;
wire   [31:0] unicast_vlan104_macaddr_msb;
wire   [31:0] unicast_vlan105_macaddr_lsb;
wire   [31:0] unicast_vlan105_macaddr_msb;
wire   [31:0] unicast_vlan106_macaddr_lsb;
wire   [31:0] unicast_vlan106_macaddr_msb;
wire   [31:0] unicast_vlan107_macaddr_lsb;
wire   [31:0] unicast_vlan107_macaddr_msb;
wire   [31:0] unicast_vlan108_macaddr_lsb;
wire   [31:0] unicast_vlan108_macaddr_msb;
wire   [31:0] unicast_vlan109_macaddr_lsb;
wire   [31:0] unicast_vlan109_macaddr_msb;
wire   [31:0] unicast_vlan110_macaddr_lsb;
wire   [31:0] unicast_vlan110_macaddr_msb;
wire   [31:0] unicast_vlan111_macaddr_lsb;
wire   [31:0] unicast_vlan111_macaddr_msb;
wire   [31:0] unicast_vlan112_macaddr_lsb;
wire   [31:0] unicast_vlan112_macaddr_msb;
wire   [31:0] unicast_vlan113_macaddr_lsb;
wire   [31:0] unicast_vlan113_macaddr_msb;
wire   [31:0] unicast_vlan114_macaddr_lsb;
wire   [31:0] unicast_vlan114_macaddr_msb;
wire   [31:0] unicast_vlan115_macaddr_lsb;
wire   [31:0] unicast_vlan115_macaddr_msb;
wire   [31:0] unicast_vlan116_macaddr_lsb;
wire   [31:0] unicast_vlan116_macaddr_msb;
wire   [31:0] unicast_vlan117_macaddr_lsb;
wire   [31:0] unicast_vlan117_macaddr_msb;
wire   [31:0] unicast_vlan118_macaddr_lsb;
wire   [31:0] unicast_vlan118_macaddr_msb;
wire   [31:0] unicast_vlan119_macaddr_lsb;
wire   [31:0] unicast_vlan119_macaddr_msb;
wire   [31:0] unicast_vlan120_macaddr_lsb;
wire   [31:0] unicast_vlan120_macaddr_msb;
wire   [31:0] unicast_vlan121_macaddr_lsb;
wire   [31:0] unicast_vlan121_macaddr_msb;
wire   [31:0] unicast_vlan122_macaddr_lsb;
wire   [31:0] unicast_vlan122_macaddr_msb;
wire   [31:0] unicast_vlan123_macaddr_lsb;
wire   [31:0] unicast_vlan123_macaddr_msb;
wire   [31:0] unicast_vlan124_macaddr_lsb;
wire   [31:0] unicast_vlan124_macaddr_msb;
wire   [31:0] unicast_vlan125_macaddr_lsb;
wire   [31:0] unicast_vlan125_macaddr_msb;
wire   [31:0] unicast_vlan126_macaddr_lsb;
wire   [31:0] unicast_vlan126_macaddr_msb;
wire   [31:0] unicast_vlan127_macaddr_lsb;
wire   [31:0] unicast_vlan127_macaddr_msb;
wire   [31:0] unicast_vlan128_macaddr_lsb;
wire   [31:0] unicast_vlan128_macaddr_msb;
wire   [31:0] unicast_vlan129_macaddr_lsb;
wire   [31:0] unicast_vlan129_macaddr_msb;
wire   [31:0] log_all_mask;
wire    ap_start;
reg    ap_ready;
reg    ap_done;
wire    ap_continue;
reg    ap_idle;
wire    fifo_axi_full_AWREADY;
wire    fifo_axi_full_WREADY;
wire    fifo_axi_full_ARREADY;
wire    fifo_axi_full_RVALID;
wire   [31:0] fifo_axi_full_RDATA;
wire    fifo_axi_full_RLAST;
wire   [0:0] fifo_axi_full_RID;
wire   [8:0] fifo_axi_full_RFIFONUM;
wire   [0:0] fifo_axi_full_RUSER;
wire   [1:0] fifo_axi_full_RRESP;
wire    fifo_axi_full_BVALID;
wire    mac_fifo_AWREADY;
wire    mac_fifo_WREADY;
wire    mac_fifo_ARREADY;
wire    mac_fifo_RVALID;
wire   [31:0] mac_fifo_RDATA;
wire    mac_fifo_RLAST;
wire   [0:0] mac_fifo_RID;
wire   [8:0] mac_fifo_RFIFONUM;
wire   [0:0] mac_fifo_RUSER;
wire   [1:0] mac_fifo_RRESP;
wire    mac_fifo_BVALID;
wire    ps_AWREADY;
wire    ps_WREADY;
wire    ps_ARREADY;
wire    ps_RVALID;
wire   [31:0] ps_RDATA;
wire    ps_RLAST;
wire   [0:0] ps_RID;
wire   [8:0] ps_RFIFONUM;
wire   [0:0] ps_RUSER;
wire   [1:0] ps_RRESP;
wire    ps_BVALID;
wire   [1:0] ps_BRESP;
wire   [0:0] ps_BID;
wire   [0:0] ps_BUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WVALID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WDATA;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WSTRB;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WLAST;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WID;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_RREADY;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_BREADY;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WVALID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WDATA;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WSTRB;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WLAST;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WID;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_RREADY;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_BREADY;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WVALID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WDATA;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WSTRB;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WLAST;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WID;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARUSER;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_RREADY;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_BREADY;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan100_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan101_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan102_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan103_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan104_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan105_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan106_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan107_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan108_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan109_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan110_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan111_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan112_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan113_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan114_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan115_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan116_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan117_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan118_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan119_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan120_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan121_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan122_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan123_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan124_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan125_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan126_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan127_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan128_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan129_received;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_1263_1_U0_droped;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_start;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan100_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan101_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan102_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan103_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan104_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan105_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan106_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan107_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan108_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan109_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan110_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan111_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan112_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan113_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan114_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan115_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan116_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan117_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan118_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan119_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan120_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan121_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan122_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan123_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan124_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan125_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan126_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan127_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan128_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan129_received_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_droped_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_done;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_ready;
wire    dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_idle;
reg    dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_continue;
reg   [15:0] loop_dataflow_input_count;
reg   [15:0] loop_dataflow_output_count;
wire   [15:0] bound_minus_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 loop_dataflow_input_count = 16'd0;
#0 loop_dataflow_output_count = 16'd0;
end

mac_logger_axilites_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
axilites_s_axi_U(
    .AWVALID(s_axi_axilites_AWVALID),
    .AWREADY(s_axi_axilites_AWREADY),
    .AWADDR(s_axi_axilites_AWADDR),
    .WVALID(s_axi_axilites_WVALID),
    .WREADY(s_axi_axilites_WREADY),
    .WDATA(s_axi_axilites_WDATA),
    .WSTRB(s_axi_axilites_WSTRB),
    .ARVALID(s_axi_axilites_ARVALID),
    .ARREADY(s_axi_axilites_ARREADY),
    .ARADDR(s_axi_axilites_ARADDR),
    .RVALID(s_axi_axilites_RVALID),
    .RREADY(s_axi_axilites_RREADY),
    .RDATA(s_axi_axilites_RDATA),
    .RRESP(s_axi_axilites_RRESP),
    .BVALID(s_axi_axilites_BVALID),
    .BREADY(s_axi_axilites_BREADY),
    .BRESP(s_axi_axilites_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .fifo(fifo),
    .fifo_axi_full_offset(fifo_axi_full_offset),
    .ddr(ddr),
    .driver(driver),
    .status(status),
    .writeStatus(writeStatus),
    .logger_vlan_enable_mask(logger_vlan_enable_mask),
    .vlan100_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan100_received),
    .vlan100_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan100_received_ap_vld),
    .vlan101_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan101_received),
    .vlan101_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan101_received_ap_vld),
    .vlan102_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan102_received),
    .vlan102_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan102_received_ap_vld),
    .vlan103_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan103_received),
    .vlan103_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan103_received_ap_vld),
    .vlan104_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan104_received),
    .vlan104_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan104_received_ap_vld),
    .vlan105_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan105_received),
    .vlan105_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan105_received_ap_vld),
    .vlan106_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan106_received),
    .vlan106_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan106_received_ap_vld),
    .vlan107_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan107_received),
    .vlan107_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan107_received_ap_vld),
    .vlan108_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan108_received),
    .vlan108_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan108_received_ap_vld),
    .vlan109_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan109_received),
    .vlan109_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan109_received_ap_vld),
    .vlan110_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan110_received),
    .vlan110_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan110_received_ap_vld),
    .vlan111_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan111_received),
    .vlan111_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan111_received_ap_vld),
    .vlan112_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan112_received),
    .vlan112_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan112_received_ap_vld),
    .vlan113_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan113_received),
    .vlan113_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan113_received_ap_vld),
    .vlan114_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan114_received),
    .vlan114_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan114_received_ap_vld),
    .vlan115_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan115_received),
    .vlan115_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan115_received_ap_vld),
    .vlan116_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan116_received),
    .vlan116_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan116_received_ap_vld),
    .vlan117_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan117_received),
    .vlan117_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan117_received_ap_vld),
    .vlan118_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan118_received),
    .vlan118_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan118_received_ap_vld),
    .vlan119_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan119_received),
    .vlan119_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan119_received_ap_vld),
    .vlan120_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan120_received),
    .vlan120_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan120_received_ap_vld),
    .vlan121_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan121_received),
    .vlan121_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan121_received_ap_vld),
    .vlan122_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan122_received),
    .vlan122_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan122_received_ap_vld),
    .vlan123_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan123_received),
    .vlan123_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan123_received_ap_vld),
    .vlan124_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan124_received),
    .vlan124_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan124_received_ap_vld),
    .vlan125_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan125_received),
    .vlan125_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan125_received_ap_vld),
    .vlan126_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan126_received),
    .vlan126_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan126_received_ap_vld),
    .vlan127_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan127_received),
    .vlan127_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan127_received_ap_vld),
    .vlan128_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan128_received),
    .vlan128_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan128_received_ap_vld),
    .vlan129_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan129_received),
    .vlan129_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan129_received_ap_vld),
    .droped(dataflow_in_loop_VITIS_LOOP_1263_1_U0_droped),
    .droped_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_droped_ap_vld),
    .multicast_recv_enable(multicast_recv_enable),
    .unicast_filter_enable(unicast_filter_enable),
    .unicast_vlan100_macaddr_lsb(unicast_vlan100_macaddr_lsb),
    .unicast_vlan100_macaddr_msb(unicast_vlan100_macaddr_msb),
    .unicast_vlan101_macaddr_lsb(unicast_vlan101_macaddr_lsb),
    .unicast_vlan101_macaddr_msb(unicast_vlan101_macaddr_msb),
    .unicast_vlan102_macaddr_lsb(unicast_vlan102_macaddr_lsb),
    .unicast_vlan102_macaddr_msb(unicast_vlan102_macaddr_msb),
    .unicast_vlan103_macaddr_lsb(unicast_vlan103_macaddr_lsb),
    .unicast_vlan103_macaddr_msb(unicast_vlan103_macaddr_msb),
    .unicast_vlan104_macaddr_lsb(unicast_vlan104_macaddr_lsb),
    .unicast_vlan104_macaddr_msb(unicast_vlan104_macaddr_msb),
    .unicast_vlan105_macaddr_lsb(unicast_vlan105_macaddr_lsb),
    .unicast_vlan105_macaddr_msb(unicast_vlan105_macaddr_msb),
    .unicast_vlan106_macaddr_lsb(unicast_vlan106_macaddr_lsb),
    .unicast_vlan106_macaddr_msb(unicast_vlan106_macaddr_msb),
    .unicast_vlan107_macaddr_lsb(unicast_vlan107_macaddr_lsb),
    .unicast_vlan107_macaddr_msb(unicast_vlan107_macaddr_msb),
    .unicast_vlan108_macaddr_lsb(unicast_vlan108_macaddr_lsb),
    .unicast_vlan108_macaddr_msb(unicast_vlan108_macaddr_msb),
    .unicast_vlan109_macaddr_lsb(unicast_vlan109_macaddr_lsb),
    .unicast_vlan109_macaddr_msb(unicast_vlan109_macaddr_msb),
    .unicast_vlan110_macaddr_lsb(unicast_vlan110_macaddr_lsb),
    .unicast_vlan110_macaddr_msb(unicast_vlan110_macaddr_msb),
    .unicast_vlan111_macaddr_lsb(unicast_vlan111_macaddr_lsb),
    .unicast_vlan111_macaddr_msb(unicast_vlan111_macaddr_msb),
    .unicast_vlan112_macaddr_lsb(unicast_vlan112_macaddr_lsb),
    .unicast_vlan112_macaddr_msb(unicast_vlan112_macaddr_msb),
    .unicast_vlan113_macaddr_lsb(unicast_vlan113_macaddr_lsb),
    .unicast_vlan113_macaddr_msb(unicast_vlan113_macaddr_msb),
    .unicast_vlan114_macaddr_lsb(unicast_vlan114_macaddr_lsb),
    .unicast_vlan114_macaddr_msb(unicast_vlan114_macaddr_msb),
    .unicast_vlan115_macaddr_lsb(unicast_vlan115_macaddr_lsb),
    .unicast_vlan115_macaddr_msb(unicast_vlan115_macaddr_msb),
    .unicast_vlan116_macaddr_lsb(unicast_vlan116_macaddr_lsb),
    .unicast_vlan116_macaddr_msb(unicast_vlan116_macaddr_msb),
    .unicast_vlan117_macaddr_lsb(unicast_vlan117_macaddr_lsb),
    .unicast_vlan117_macaddr_msb(unicast_vlan117_macaddr_msb),
    .unicast_vlan118_macaddr_lsb(unicast_vlan118_macaddr_lsb),
    .unicast_vlan118_macaddr_msb(unicast_vlan118_macaddr_msb),
    .unicast_vlan119_macaddr_lsb(unicast_vlan119_macaddr_lsb),
    .unicast_vlan119_macaddr_msb(unicast_vlan119_macaddr_msb),
    .unicast_vlan120_macaddr_lsb(unicast_vlan120_macaddr_lsb),
    .unicast_vlan120_macaddr_msb(unicast_vlan120_macaddr_msb),
    .unicast_vlan121_macaddr_lsb(unicast_vlan121_macaddr_lsb),
    .unicast_vlan121_macaddr_msb(unicast_vlan121_macaddr_msb),
    .unicast_vlan122_macaddr_lsb(unicast_vlan122_macaddr_lsb),
    .unicast_vlan122_macaddr_msb(unicast_vlan122_macaddr_msb),
    .unicast_vlan123_macaddr_lsb(unicast_vlan123_macaddr_lsb),
    .unicast_vlan123_macaddr_msb(unicast_vlan123_macaddr_msb),
    .unicast_vlan124_macaddr_lsb(unicast_vlan124_macaddr_lsb),
    .unicast_vlan124_macaddr_msb(unicast_vlan124_macaddr_msb),
    .unicast_vlan125_macaddr_lsb(unicast_vlan125_macaddr_lsb),
    .unicast_vlan125_macaddr_msb(unicast_vlan125_macaddr_msb),
    .unicast_vlan126_macaddr_lsb(unicast_vlan126_macaddr_lsb),
    .unicast_vlan126_macaddr_msb(unicast_vlan126_macaddr_msb),
    .unicast_vlan127_macaddr_lsb(unicast_vlan127_macaddr_lsb),
    .unicast_vlan127_macaddr_msb(unicast_vlan127_macaddr_msb),
    .unicast_vlan128_macaddr_lsb(unicast_vlan128_macaddr_lsb),
    .unicast_vlan128_macaddr_msb(unicast_vlan128_macaddr_msb),
    .unicast_vlan129_macaddr_lsb(unicast_vlan129_macaddr_lsb),
    .unicast_vlan129_macaddr_msb(unicast_vlan129_macaddr_msb),
    .log_all_mask(log_all_mask),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

mac_logger_fifo_axi_full_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FIFO_AXI_FULL_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FIFO_AXI_FULL_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FIFO_AXI_FULL_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FIFO_AXI_FULL_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FIFO_AXI_FULL_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FIFO_AXI_FULL_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FIFO_AXI_FULL_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FIFO_AXI_FULL_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FIFO_AXI_FULL_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FIFO_AXI_FULL_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FIFO_AXI_FULL_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
fifo_axi_full_m_axi_U(
    .AWVALID(m_axi_fifo_axi_full_AWVALID),
    .AWREADY(m_axi_fifo_axi_full_AWREADY),
    .AWADDR(m_axi_fifo_axi_full_AWADDR),
    .AWID(m_axi_fifo_axi_full_AWID),
    .AWLEN(m_axi_fifo_axi_full_AWLEN),
    .AWSIZE(m_axi_fifo_axi_full_AWSIZE),
    .AWBURST(m_axi_fifo_axi_full_AWBURST),
    .AWLOCK(m_axi_fifo_axi_full_AWLOCK),
    .AWCACHE(m_axi_fifo_axi_full_AWCACHE),
    .AWPROT(m_axi_fifo_axi_full_AWPROT),
    .AWQOS(m_axi_fifo_axi_full_AWQOS),
    .AWREGION(m_axi_fifo_axi_full_AWREGION),
    .AWUSER(m_axi_fifo_axi_full_AWUSER),
    .WVALID(m_axi_fifo_axi_full_WVALID),
    .WREADY(m_axi_fifo_axi_full_WREADY),
    .WDATA(m_axi_fifo_axi_full_WDATA),
    .WSTRB(m_axi_fifo_axi_full_WSTRB),
    .WLAST(m_axi_fifo_axi_full_WLAST),
    .WID(m_axi_fifo_axi_full_WID),
    .WUSER(m_axi_fifo_axi_full_WUSER),
    .ARVALID(m_axi_fifo_axi_full_ARVALID),
    .ARREADY(m_axi_fifo_axi_full_ARREADY),
    .ARADDR(m_axi_fifo_axi_full_ARADDR),
    .ARID(m_axi_fifo_axi_full_ARID),
    .ARLEN(m_axi_fifo_axi_full_ARLEN),
    .ARSIZE(m_axi_fifo_axi_full_ARSIZE),
    .ARBURST(m_axi_fifo_axi_full_ARBURST),
    .ARLOCK(m_axi_fifo_axi_full_ARLOCK),
    .ARCACHE(m_axi_fifo_axi_full_ARCACHE),
    .ARPROT(m_axi_fifo_axi_full_ARPROT),
    .ARQOS(m_axi_fifo_axi_full_ARQOS),
    .ARREGION(m_axi_fifo_axi_full_ARREGION),
    .ARUSER(m_axi_fifo_axi_full_ARUSER),
    .RVALID(m_axi_fifo_axi_full_RVALID),
    .RREADY(m_axi_fifo_axi_full_RREADY),
    .RDATA(m_axi_fifo_axi_full_RDATA),
    .RLAST(m_axi_fifo_axi_full_RLAST),
    .RID(m_axi_fifo_axi_full_RID),
    .RUSER(m_axi_fifo_axi_full_RUSER),
    .RRESP(m_axi_fifo_axi_full_RRESP),
    .BVALID(m_axi_fifo_axi_full_BVALID),
    .BREADY(m_axi_fifo_axi_full_BREADY),
    .BRESP(m_axi_fifo_axi_full_BRESP),
    .BID(m_axi_fifo_axi_full_BID),
    .BUSER(m_axi_fifo_axi_full_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARVALID),
    .I_ARREADY(fifo_axi_full_ARREADY),
    .I_ARADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARADDR),
    .I_ARLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARLEN),
    .I_RVALID(fifo_axi_full_RVALID),
    .I_RREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_RREADY),
    .I_RDATA(fifo_axi_full_RDATA),
    .I_RFIFONUM(fifo_axi_full_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(fifo_axi_full_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(fifo_axi_full_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(fifo_axi_full_BVALID),
    .I_BREADY(1'b0)
);

mac_logger_mac_fifo_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MAC_FIFO_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MAC_FIFO_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MAC_FIFO_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MAC_FIFO_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MAC_FIFO_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MAC_FIFO_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MAC_FIFO_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MAC_FIFO_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MAC_FIFO_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MAC_FIFO_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MAC_FIFO_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mac_fifo_m_axi_U(
    .AWVALID(m_axi_mac_fifo_AWVALID),
    .AWREADY(m_axi_mac_fifo_AWREADY),
    .AWADDR(m_axi_mac_fifo_AWADDR),
    .AWID(m_axi_mac_fifo_AWID),
    .AWLEN(m_axi_mac_fifo_AWLEN),
    .AWSIZE(m_axi_mac_fifo_AWSIZE),
    .AWBURST(m_axi_mac_fifo_AWBURST),
    .AWLOCK(m_axi_mac_fifo_AWLOCK),
    .AWCACHE(m_axi_mac_fifo_AWCACHE),
    .AWPROT(m_axi_mac_fifo_AWPROT),
    .AWQOS(m_axi_mac_fifo_AWQOS),
    .AWREGION(m_axi_mac_fifo_AWREGION),
    .AWUSER(m_axi_mac_fifo_AWUSER),
    .WVALID(m_axi_mac_fifo_WVALID),
    .WREADY(m_axi_mac_fifo_WREADY),
    .WDATA(m_axi_mac_fifo_WDATA),
    .WSTRB(m_axi_mac_fifo_WSTRB),
    .WLAST(m_axi_mac_fifo_WLAST),
    .WID(m_axi_mac_fifo_WID),
    .WUSER(m_axi_mac_fifo_WUSER),
    .ARVALID(m_axi_mac_fifo_ARVALID),
    .ARREADY(m_axi_mac_fifo_ARREADY),
    .ARADDR(m_axi_mac_fifo_ARADDR),
    .ARID(m_axi_mac_fifo_ARID),
    .ARLEN(m_axi_mac_fifo_ARLEN),
    .ARSIZE(m_axi_mac_fifo_ARSIZE),
    .ARBURST(m_axi_mac_fifo_ARBURST),
    .ARLOCK(m_axi_mac_fifo_ARLOCK),
    .ARCACHE(m_axi_mac_fifo_ARCACHE),
    .ARPROT(m_axi_mac_fifo_ARPROT),
    .ARQOS(m_axi_mac_fifo_ARQOS),
    .ARREGION(m_axi_mac_fifo_ARREGION),
    .ARUSER(m_axi_mac_fifo_ARUSER),
    .RVALID(m_axi_mac_fifo_RVALID),
    .RREADY(m_axi_mac_fifo_RREADY),
    .RDATA(m_axi_mac_fifo_RDATA),
    .RLAST(m_axi_mac_fifo_RLAST),
    .RID(m_axi_mac_fifo_RID),
    .RUSER(m_axi_mac_fifo_RUSER),
    .RRESP(m_axi_mac_fifo_RRESP),
    .BVALID(m_axi_mac_fifo_BVALID),
    .BREADY(m_axi_mac_fifo_BREADY),
    .BRESP(m_axi_mac_fifo_BRESP),
    .BID(m_axi_mac_fifo_BID),
    .BUSER(m_axi_mac_fifo_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARVALID),
    .I_ARREADY(mac_fifo_ARREADY),
    .I_ARADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARADDR),
    .I_ARLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARLEN),
    .I_RVALID(mac_fifo_RVALID),
    .I_RREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_RREADY),
    .I_RDATA(mac_fifo_RDATA),
    .I_RFIFONUM(mac_fifo_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(mac_fifo_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(mac_fifo_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(mac_fifo_BVALID),
    .I_BREADY(1'b0)
);

mac_logger_ps_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 64 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PS_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
ps_m_axi_U(
    .AWVALID(m_axi_ps_AWVALID),
    .AWREADY(m_axi_ps_AWREADY),
    .AWADDR(m_axi_ps_AWADDR),
    .AWID(m_axi_ps_AWID),
    .AWLEN(m_axi_ps_AWLEN),
    .AWSIZE(m_axi_ps_AWSIZE),
    .AWBURST(m_axi_ps_AWBURST),
    .AWLOCK(m_axi_ps_AWLOCK),
    .AWCACHE(m_axi_ps_AWCACHE),
    .AWPROT(m_axi_ps_AWPROT),
    .AWQOS(m_axi_ps_AWQOS),
    .AWREGION(m_axi_ps_AWREGION),
    .AWUSER(m_axi_ps_AWUSER),
    .WVALID(m_axi_ps_WVALID),
    .WREADY(m_axi_ps_WREADY),
    .WDATA(m_axi_ps_WDATA),
    .WSTRB(m_axi_ps_WSTRB),
    .WLAST(m_axi_ps_WLAST),
    .WID(m_axi_ps_WID),
    .WUSER(m_axi_ps_WUSER),
    .ARVALID(m_axi_ps_ARVALID),
    .ARREADY(m_axi_ps_ARREADY),
    .ARADDR(m_axi_ps_ARADDR),
    .ARID(m_axi_ps_ARID),
    .ARLEN(m_axi_ps_ARLEN),
    .ARSIZE(m_axi_ps_ARSIZE),
    .ARBURST(m_axi_ps_ARBURST),
    .ARLOCK(m_axi_ps_ARLOCK),
    .ARCACHE(m_axi_ps_ARCACHE),
    .ARPROT(m_axi_ps_ARPROT),
    .ARQOS(m_axi_ps_ARQOS),
    .ARREGION(m_axi_ps_ARREGION),
    .ARUSER(m_axi_ps_ARUSER),
    .RVALID(m_axi_ps_RVALID),
    .RREADY(m_axi_ps_RREADY),
    .RDATA(m_axi_ps_RDATA),
    .RLAST(m_axi_ps_RLAST),
    .RID(m_axi_ps_RID),
    .RUSER(m_axi_ps_RUSER),
    .RRESP(m_axi_ps_RRESP),
    .BVALID(m_axi_ps_BVALID),
    .BREADY(m_axi_ps_BREADY),
    .BRESP(m_axi_ps_BRESP),
    .BID(m_axi_ps_BID),
    .BUSER(m_axi_ps_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARVALID),
    .I_ARREADY(ps_ARREADY),
    .I_ARADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARADDR),
    .I_ARLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARLEN),
    .I_RVALID(ps_RVALID),
    .I_RREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_RREADY),
    .I_RDATA(ps_RDATA),
    .I_RFIFONUM(ps_RFIFONUM),
    .I_AWVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWVALID),
    .I_AWREADY(ps_AWREADY),
    .I_AWADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWADDR),
    .I_AWLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWLEN),
    .I_WVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WVALID),
    .I_WREADY(ps_WREADY),
    .I_WDATA(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WDATA),
    .I_WSTRB(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WSTRB),
    .I_BVALID(ps_BVALID),
    .I_BREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_BREADY)
);

mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1 dataflow_in_loop_VITIS_LOOP_1263_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .m_axi_ps_AWVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWVALID),
    .m_axi_ps_AWREADY(ps_AWREADY),
    .m_axi_ps_AWADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWADDR),
    .m_axi_ps_AWID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWID),
    .m_axi_ps_AWLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWLEN),
    .m_axi_ps_AWSIZE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWSIZE),
    .m_axi_ps_AWBURST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWBURST),
    .m_axi_ps_AWLOCK(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWLOCK),
    .m_axi_ps_AWCACHE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWCACHE),
    .m_axi_ps_AWPROT(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWPROT),
    .m_axi_ps_AWQOS(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWQOS),
    .m_axi_ps_AWREGION(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWREGION),
    .m_axi_ps_AWUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_AWUSER),
    .m_axi_ps_WVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WVALID),
    .m_axi_ps_WREADY(ps_WREADY),
    .m_axi_ps_WDATA(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WDATA),
    .m_axi_ps_WSTRB(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WSTRB),
    .m_axi_ps_WLAST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WLAST),
    .m_axi_ps_WID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WID),
    .m_axi_ps_WUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_WUSER),
    .m_axi_ps_ARVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARVALID),
    .m_axi_ps_ARREADY(ps_ARREADY),
    .m_axi_ps_ARADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARADDR),
    .m_axi_ps_ARID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARID),
    .m_axi_ps_ARLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARLEN),
    .m_axi_ps_ARSIZE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARSIZE),
    .m_axi_ps_ARBURST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARBURST),
    .m_axi_ps_ARLOCK(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARLOCK),
    .m_axi_ps_ARCACHE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARCACHE),
    .m_axi_ps_ARPROT(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARPROT),
    .m_axi_ps_ARQOS(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARQOS),
    .m_axi_ps_ARREGION(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARREGION),
    .m_axi_ps_ARUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_ARUSER),
    .m_axi_ps_RVALID(ps_RVALID),
    .m_axi_ps_RREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_RREADY),
    .m_axi_ps_RDATA(ps_RDATA),
    .m_axi_ps_RLAST(ps_RLAST),
    .m_axi_ps_RID(ps_RID),
    .m_axi_ps_RFIFONUM(ps_RFIFONUM),
    .m_axi_ps_RUSER(ps_RUSER),
    .m_axi_ps_RRESP(ps_RRESP),
    .m_axi_ps_BVALID(ps_BVALID),
    .m_axi_ps_BREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_ps_BREADY),
    .m_axi_ps_BRESP(ps_BRESP),
    .m_axi_ps_BID(ps_BID),
    .m_axi_ps_BUSER(ps_BUSER),
    .ddr(ddr),
    .driver(driver),
    .m_axi_mac_fifo_AWVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWVALID),
    .m_axi_mac_fifo_AWREADY(1'b0),
    .m_axi_mac_fifo_AWADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWADDR),
    .m_axi_mac_fifo_AWID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWID),
    .m_axi_mac_fifo_AWLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWLEN),
    .m_axi_mac_fifo_AWSIZE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWSIZE),
    .m_axi_mac_fifo_AWBURST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWBURST),
    .m_axi_mac_fifo_AWLOCK(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWLOCK),
    .m_axi_mac_fifo_AWCACHE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWCACHE),
    .m_axi_mac_fifo_AWPROT(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWPROT),
    .m_axi_mac_fifo_AWQOS(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWQOS),
    .m_axi_mac_fifo_AWREGION(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWREGION),
    .m_axi_mac_fifo_AWUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_AWUSER),
    .m_axi_mac_fifo_WVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WVALID),
    .m_axi_mac_fifo_WREADY(1'b0),
    .m_axi_mac_fifo_WDATA(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WDATA),
    .m_axi_mac_fifo_WSTRB(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WSTRB),
    .m_axi_mac_fifo_WLAST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WLAST),
    .m_axi_mac_fifo_WID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WID),
    .m_axi_mac_fifo_WUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_WUSER),
    .m_axi_mac_fifo_ARVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARVALID),
    .m_axi_mac_fifo_ARREADY(mac_fifo_ARREADY),
    .m_axi_mac_fifo_ARADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARADDR),
    .m_axi_mac_fifo_ARID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARID),
    .m_axi_mac_fifo_ARLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARLEN),
    .m_axi_mac_fifo_ARSIZE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARSIZE),
    .m_axi_mac_fifo_ARBURST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARBURST),
    .m_axi_mac_fifo_ARLOCK(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARLOCK),
    .m_axi_mac_fifo_ARCACHE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARCACHE),
    .m_axi_mac_fifo_ARPROT(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARPROT),
    .m_axi_mac_fifo_ARQOS(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARQOS),
    .m_axi_mac_fifo_ARREGION(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARREGION),
    .m_axi_mac_fifo_ARUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_ARUSER),
    .m_axi_mac_fifo_RVALID(mac_fifo_RVALID),
    .m_axi_mac_fifo_RREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_RREADY),
    .m_axi_mac_fifo_RDATA(mac_fifo_RDATA),
    .m_axi_mac_fifo_RLAST(mac_fifo_RLAST),
    .m_axi_mac_fifo_RID(mac_fifo_RID),
    .m_axi_mac_fifo_RFIFONUM(mac_fifo_RFIFONUM),
    .m_axi_mac_fifo_RUSER(mac_fifo_RUSER),
    .m_axi_mac_fifo_RRESP(mac_fifo_RRESP),
    .m_axi_mac_fifo_BVALID(1'b0),
    .m_axi_mac_fifo_BREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_mac_fifo_BREADY),
    .m_axi_mac_fifo_BRESP(2'd0),
    .m_axi_mac_fifo_BID(1'd0),
    .m_axi_mac_fifo_BUSER(1'd0),
    .fifo(fifo),
    .m_axi_fifo_axi_full_AWVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWVALID),
    .m_axi_fifo_axi_full_AWREADY(1'b0),
    .m_axi_fifo_axi_full_AWADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWADDR),
    .m_axi_fifo_axi_full_AWID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWID),
    .m_axi_fifo_axi_full_AWLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWLEN),
    .m_axi_fifo_axi_full_AWSIZE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWSIZE),
    .m_axi_fifo_axi_full_AWBURST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWBURST),
    .m_axi_fifo_axi_full_AWLOCK(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWLOCK),
    .m_axi_fifo_axi_full_AWCACHE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWCACHE),
    .m_axi_fifo_axi_full_AWPROT(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWPROT),
    .m_axi_fifo_axi_full_AWQOS(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWQOS),
    .m_axi_fifo_axi_full_AWREGION(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWREGION),
    .m_axi_fifo_axi_full_AWUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_AWUSER),
    .m_axi_fifo_axi_full_WVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WVALID),
    .m_axi_fifo_axi_full_WREADY(1'b0),
    .m_axi_fifo_axi_full_WDATA(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WDATA),
    .m_axi_fifo_axi_full_WSTRB(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WSTRB),
    .m_axi_fifo_axi_full_WLAST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WLAST),
    .m_axi_fifo_axi_full_WID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WID),
    .m_axi_fifo_axi_full_WUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_WUSER),
    .m_axi_fifo_axi_full_ARVALID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARVALID),
    .m_axi_fifo_axi_full_ARREADY(fifo_axi_full_ARREADY),
    .m_axi_fifo_axi_full_ARADDR(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARADDR),
    .m_axi_fifo_axi_full_ARID(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARID),
    .m_axi_fifo_axi_full_ARLEN(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARLEN),
    .m_axi_fifo_axi_full_ARSIZE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARSIZE),
    .m_axi_fifo_axi_full_ARBURST(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARBURST),
    .m_axi_fifo_axi_full_ARLOCK(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARLOCK),
    .m_axi_fifo_axi_full_ARCACHE(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARCACHE),
    .m_axi_fifo_axi_full_ARPROT(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARPROT),
    .m_axi_fifo_axi_full_ARQOS(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARQOS),
    .m_axi_fifo_axi_full_ARREGION(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARREGION),
    .m_axi_fifo_axi_full_ARUSER(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_ARUSER),
    .m_axi_fifo_axi_full_RVALID(fifo_axi_full_RVALID),
    .m_axi_fifo_axi_full_RREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_RREADY),
    .m_axi_fifo_axi_full_RDATA(fifo_axi_full_RDATA),
    .m_axi_fifo_axi_full_RLAST(fifo_axi_full_RLAST),
    .m_axi_fifo_axi_full_RID(fifo_axi_full_RID),
    .m_axi_fifo_axi_full_RFIFONUM(fifo_axi_full_RFIFONUM),
    .m_axi_fifo_axi_full_RUSER(fifo_axi_full_RUSER),
    .m_axi_fifo_axi_full_RRESP(fifo_axi_full_RRESP),
    .m_axi_fifo_axi_full_BVALID(1'b0),
    .m_axi_fifo_axi_full_BREADY(dataflow_in_loop_VITIS_LOOP_1263_1_U0_m_axi_fifo_axi_full_BREADY),
    .m_axi_fifo_axi_full_BRESP(2'd0),
    .m_axi_fifo_axi_full_BID(1'd0),
    .m_axi_fifo_axi_full_BUSER(1'd0),
    .fifo_axi_full_offset(fifo_axi_full_offset),
    .timestamp(timestamp),
    .logger_vlan_enable_mask(logger_vlan_enable_mask),
    .multicast_recv_enable(multicast_recv_enable),
    .unicast_filter_enable(unicast_filter_enable),
    .unicast_vlan100_macaddr_lsb(unicast_vlan100_macaddr_lsb),
    .unicast_vlan100_macaddr_msb(unicast_vlan100_macaddr_msb),
    .unicast_vlan101_macaddr_lsb(unicast_vlan101_macaddr_lsb),
    .unicast_vlan101_macaddr_msb(unicast_vlan101_macaddr_msb),
    .unicast_vlan102_macaddr_lsb(unicast_vlan102_macaddr_lsb),
    .unicast_vlan102_macaddr_msb(unicast_vlan102_macaddr_msb),
    .unicast_vlan103_macaddr_lsb(unicast_vlan103_macaddr_lsb),
    .unicast_vlan103_macaddr_msb(unicast_vlan103_macaddr_msb),
    .unicast_vlan104_macaddr_lsb(unicast_vlan104_macaddr_lsb),
    .unicast_vlan104_macaddr_msb(unicast_vlan104_macaddr_msb),
    .unicast_vlan105_macaddr_lsb(unicast_vlan105_macaddr_lsb),
    .unicast_vlan105_macaddr_msb(unicast_vlan105_macaddr_msb),
    .unicast_vlan106_macaddr_lsb(unicast_vlan106_macaddr_lsb),
    .unicast_vlan106_macaddr_msb(unicast_vlan106_macaddr_msb),
    .unicast_vlan107_macaddr_lsb(unicast_vlan107_macaddr_lsb),
    .unicast_vlan107_macaddr_msb(unicast_vlan107_macaddr_msb),
    .unicast_vlan108_macaddr_lsb(unicast_vlan108_macaddr_lsb),
    .unicast_vlan108_macaddr_msb(unicast_vlan108_macaddr_msb),
    .unicast_vlan109_macaddr_lsb(unicast_vlan109_macaddr_lsb),
    .unicast_vlan109_macaddr_msb(unicast_vlan109_macaddr_msb),
    .unicast_vlan110_macaddr_lsb(unicast_vlan110_macaddr_lsb),
    .unicast_vlan110_macaddr_msb(unicast_vlan110_macaddr_msb),
    .unicast_vlan111_macaddr_lsb(unicast_vlan111_macaddr_lsb),
    .unicast_vlan111_macaddr_msb(unicast_vlan111_macaddr_msb),
    .unicast_vlan112_macaddr_lsb(unicast_vlan112_macaddr_lsb),
    .unicast_vlan112_macaddr_msb(unicast_vlan112_macaddr_msb),
    .unicast_vlan113_macaddr_lsb(unicast_vlan113_macaddr_lsb),
    .unicast_vlan113_macaddr_msb(unicast_vlan113_macaddr_msb),
    .unicast_vlan114_macaddr_lsb(unicast_vlan114_macaddr_lsb),
    .unicast_vlan114_macaddr_msb(unicast_vlan114_macaddr_msb),
    .unicast_vlan115_macaddr_lsb(unicast_vlan115_macaddr_lsb),
    .unicast_vlan115_macaddr_msb(unicast_vlan115_macaddr_msb),
    .unicast_vlan116_macaddr_lsb(unicast_vlan116_macaddr_lsb),
    .unicast_vlan116_macaddr_msb(unicast_vlan116_macaddr_msb),
    .unicast_vlan117_macaddr_lsb(unicast_vlan117_macaddr_lsb),
    .unicast_vlan117_macaddr_msb(unicast_vlan117_macaddr_msb),
    .unicast_vlan118_macaddr_lsb(unicast_vlan118_macaddr_lsb),
    .unicast_vlan118_macaddr_msb(unicast_vlan118_macaddr_msb),
    .unicast_vlan119_macaddr_lsb(unicast_vlan119_macaddr_lsb),
    .unicast_vlan119_macaddr_msb(unicast_vlan119_macaddr_msb),
    .unicast_vlan120_macaddr_lsb(unicast_vlan120_macaddr_lsb),
    .unicast_vlan120_macaddr_msb(unicast_vlan120_macaddr_msb),
    .unicast_vlan121_macaddr_lsb(unicast_vlan121_macaddr_lsb),
    .unicast_vlan121_macaddr_msb(unicast_vlan121_macaddr_msb),
    .unicast_vlan122_macaddr_lsb(unicast_vlan122_macaddr_lsb),
    .unicast_vlan122_macaddr_msb(unicast_vlan122_macaddr_msb),
    .unicast_vlan123_macaddr_lsb(unicast_vlan123_macaddr_lsb),
    .unicast_vlan123_macaddr_msb(unicast_vlan123_macaddr_msb),
    .unicast_vlan124_macaddr_lsb(unicast_vlan124_macaddr_lsb),
    .unicast_vlan124_macaddr_msb(unicast_vlan124_macaddr_msb),
    .unicast_vlan125_macaddr_lsb(unicast_vlan125_macaddr_lsb),
    .unicast_vlan125_macaddr_msb(unicast_vlan125_macaddr_msb),
    .unicast_vlan126_macaddr_lsb(unicast_vlan126_macaddr_lsb),
    .unicast_vlan126_macaddr_msb(unicast_vlan126_macaddr_msb),
    .unicast_vlan127_macaddr_lsb(unicast_vlan127_macaddr_lsb),
    .unicast_vlan127_macaddr_msb(unicast_vlan127_macaddr_msb),
    .unicast_vlan128_macaddr_lsb(unicast_vlan128_macaddr_lsb),
    .unicast_vlan128_macaddr_msb(unicast_vlan128_macaddr_msb),
    .unicast_vlan129_macaddr_lsb(unicast_vlan129_macaddr_lsb),
    .unicast_vlan129_macaddr_msb(unicast_vlan129_macaddr_msb),
    .log_all_mask(log_all_mask),
    .vlan100_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan100_received),
    .vlan101_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan101_received),
    .vlan102_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan102_received),
    .vlan103_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan103_received),
    .vlan104_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan104_received),
    .vlan105_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan105_received),
    .vlan106_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan106_received),
    .vlan107_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan107_received),
    .vlan108_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan108_received),
    .vlan109_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan109_received),
    .vlan110_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan110_received),
    .vlan111_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan111_received),
    .vlan112_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan112_received),
    .vlan113_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan113_received),
    .vlan114_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan114_received),
    .vlan115_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan115_received),
    .vlan116_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan116_received),
    .vlan117_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan117_received),
    .vlan118_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan118_received),
    .vlan119_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan119_received),
    .vlan120_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan120_received),
    .vlan121_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan121_received),
    .vlan122_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan122_received),
    .vlan123_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan123_received),
    .vlan124_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan124_received),
    .vlan125_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan125_received),
    .vlan126_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan126_received),
    .vlan127_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan127_received),
    .vlan128_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan128_received),
    .vlan129_received(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan129_received),
    .droped(dataflow_in_loop_VITIS_LOOP_1263_1_U0_droped),
    .logger_vlan_enable_mask_ap_vld(1'b1),
    .multicast_recv_enable_ap_vld(1'b1),
    .unicast_filter_enable_ap_vld(1'b1),
    .unicast_vlan100_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan100_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan101_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan101_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan102_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan102_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan103_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan103_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan104_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan104_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan105_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan105_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan106_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan106_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan107_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan107_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan108_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan108_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan109_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan109_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan110_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan110_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan111_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan111_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan112_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan112_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan113_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan113_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan114_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan114_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan115_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan115_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan116_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan116_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan117_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan117_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan118_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan118_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan119_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan119_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan120_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan120_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan121_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan121_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan122_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan122_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan123_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan123_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan124_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan124_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan125_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan125_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan126_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan126_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan127_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan127_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan128_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan128_macaddr_msb_ap_vld(1'b1),
    .unicast_vlan129_macaddr_lsb_ap_vld(1'b1),
    .unicast_vlan129_macaddr_msb_ap_vld(1'b1),
    .log_all_mask_ap_vld(1'b1),
    .ap_start(dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_start),
    .ddr_ap_vld(1'b1),
    .driver_ap_vld(1'b1),
    .fifo_ap_vld(1'b1),
    .fifo_axi_full_offset_ap_vld(1'b1),
    .timestamp_ap_vld(1'b1),
    .vlan100_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan100_received_ap_vld),
    .vlan101_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan101_received_ap_vld),
    .vlan102_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan102_received_ap_vld),
    .vlan103_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan103_received_ap_vld),
    .vlan104_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan104_received_ap_vld),
    .vlan105_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan105_received_ap_vld),
    .vlan106_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan106_received_ap_vld),
    .vlan107_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan107_received_ap_vld),
    .vlan108_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan108_received_ap_vld),
    .vlan109_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan109_received_ap_vld),
    .vlan110_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan110_received_ap_vld),
    .vlan111_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan111_received_ap_vld),
    .vlan112_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan112_received_ap_vld),
    .vlan113_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan113_received_ap_vld),
    .vlan114_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan114_received_ap_vld),
    .vlan115_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan115_received_ap_vld),
    .vlan116_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan116_received_ap_vld),
    .vlan117_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan117_received_ap_vld),
    .vlan118_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan118_received_ap_vld),
    .vlan119_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan119_received_ap_vld),
    .vlan120_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan120_received_ap_vld),
    .vlan121_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan121_received_ap_vld),
    .vlan122_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan122_received_ap_vld),
    .vlan123_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan123_received_ap_vld),
    .vlan124_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan124_received_ap_vld),
    .vlan125_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan125_received_ap_vld),
    .vlan126_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan126_received_ap_vld),
    .vlan127_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan127_received_ap_vld),
    .vlan128_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan128_received_ap_vld),
    .vlan129_received_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_vlan129_received_ap_vld),
    .droped_ap_vld(dataflow_in_loop_VITIS_LOOP_1263_1_U0_droped_ap_vld),
    .ap_done(dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_done),
    .ap_ready(dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_ready),
    .ap_idle(dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_idle),
    .ap_continue(dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        loop_dataflow_input_count <= 16'd0;
    end else begin
        if ((~(loop_dataflow_input_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_ready == 1'b1) & (ap_start == 1'b1))) begin
            loop_dataflow_input_count <= (loop_dataflow_input_count + 16'd1);
        end else if (((loop_dataflow_input_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_ready == 1'b1) & (ap_start == 1'b1))) begin
            loop_dataflow_input_count <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        loop_dataflow_output_count <= 16'd0;
    end else begin
        if ((~(loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_continue == 1'b1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= (loop_dataflow_output_count + 16'd1);
        end else if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_continue == 1'b1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= 16'd0;
        end
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == 16'd0) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_idle == 1'b1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_input_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_ready == 1'b1) & (ap_start == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(loop_dataflow_output_count == bound_minus_1) | (ap_continue == 1'b1))) begin
        dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_continue = 1'b1;
    end else begin
        dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_continue = 1'b0;
    end
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound_minus_1 = (16'd65535 - 16'd1);

assign dataflow_in_loop_VITIS_LOOP_1263_1_U0_ap_start = ap_start;

assign fifo_axi_full_RID = 1'd0;

assign fifo_axi_full_RLAST = 1'b0;

assign fifo_axi_full_RRESP = 2'd0;

assign fifo_axi_full_RUSER = 1'd0;

assign mac_fifo_RID = 1'd0;

assign mac_fifo_RLAST = 1'b0;

assign mac_fifo_RRESP = 2'd0;

assign mac_fifo_RUSER = 1'd0;

assign ps_BID = 1'd0;

assign ps_BRESP = 2'd0;

assign ps_BUSER = 1'd0;

assign ps_RID = 1'd0;

assign ps_RLAST = 1'b0;

assign ps_RRESP = 2'd0;

assign ps_RUSER = 1'd0;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "mac_logger_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //mac_logger

