// Seed: 2397199383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output supply0 id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_8 = id_5 ? 1 : -1, id_9 = 1;
  wire id_10;
  wire id_11 = 1;
  assign id_11 = -1 ? 1 : id_1;
  assign id_6  = 1 ? {1, 1} : 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  tri0 id_5,
    input  wand id_6,
    output tri  id_7
);
  assign id_2 = 1;
  logic id_9;
  assign id_7 = id_3 & id_1;
  wire  id_10;
  wire  id_11;
  wire  id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12,
      id_11,
      id_12,
      id_9
  );
endmodule
