Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_tbb_behav xil_defaultlib.FIFO_tbb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/VivadoProjects/FIFO.sv" Line 1. Module FIFO_TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/VivadoProjects/FIFO.sv" Line 1. Module FIFO_TOP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Prueba
Compiling module xil_defaultlib.FIFO_TOP
Compiling module xil_defaultlib.FIFO_tbb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tbb_behav
