// Seed: 3102675004
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wand id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri id_8,
    input tri id_9
    , id_12,
    input wor id_10
);
  wire id_13;
  assign id_8 = (1 + id_9);
  uwire id_14 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    input wand id_12
    , id_15,
    input supply0 id_13
);
  wire id_16;
  module_0(
      id_9, id_9, id_2, id_5, id_5, id_3, id_11, id_4, id_5, id_11, id_12
  );
endmodule
