verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog/colector_display_Axi_lite_s_axi.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog/colector_display_hls_deadlock_idx0_monitor.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog/colector_display_regslice_both.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog/colector_display.v" \
"../../../bd/design_1/ip/design_1_colector_display_0_0/sim/design_1_colector_display_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/sim/bd_68d9.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_0/sim/bd_68d9_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_2/sim/bd_68d9_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_3/sim/bd_68d9_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_4/sim/bd_68d9_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_5/sim/bd_68d9_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_6/sim/bd_68d9_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_7/sim/bd_68d9_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_8/sim/bd_68d9_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_9/sim/bd_68d9_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/sim/design_1_axi_smc_3_0.v" \
"../../../bd/design_1/ip/design_1_colector_display_1_0/sim/design_1_colector_display_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/sim/bd_6cc2.v" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_0/sim/bd_6cc2_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_2/sim/bd_6cc2_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_3/sim/bd_6cc2_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_4/sim/bd_6cc2_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_5/sim/bd_6cc2_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_6/sim/bd_6cc2_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_7/sim/bd_6cc2_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_8/sim/bd_6cc2_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_9/sim/bd_6cc2_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_4/sim/design_1_axi_smc_4.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8b1d/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_0_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0/drivers/colector_display_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_0_0/drivers/wr_data_dir_adv_v1_0/src" --include "../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ip/design_1_wr_data_dir_adv_1_0/drivers/wr_data_dir_adv_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_bit_0_0/sim/design_1_xlslice_bit_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_bit_1_0/sim/design_1_xlslice_bit_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_bit_2_0/sim/design_1_xlslice_bit_2_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_bit_3_0/sim/design_1_xlslice_bit_3_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f60c_slot_2_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f60c_slot_2_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f60c_slot_2_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f60c_slot_2_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f60c_slot_2_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_17/sim/bd_f60c_slot_5_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_18/sim/bd_f60c_slot_5_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_19/sim/bd_f60c_slot_5_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_20/sim/bd_f60c_slot_5_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_21/sim/bd_f60c_slot_5_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_22/sim/bd_f60c_slot_6_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_23/sim/bd_f60c_slot_6_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_24/sim/bd_f60c_slot_6_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_25/sim/bd_f60c_slot_6_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_26/sim/bd_f60c_slot_6_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_27/sim/bd_f60c_slot_7_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_28/sim/bd_f60c_slot_7_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_29/sim/bd_f60c_slot_7_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_30/sim/bd_f60c_slot_7_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_31/sim/bd_f60c_slot_7_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_32/sim/bd_f60c_slot_8_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_33/sim/bd_f60c_slot_8_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_34/sim/bd_f60c_slot_8_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_35/sim/bd_f60c_slot_8_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_36/sim/bd_f60c_slot_8_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_adapter_axi_0_0/sim/design_1_adapter_axi_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_dir_fifo_0_0/sim/design_1_axis_dir_fifo_0_0.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog/wr_data_dir_adv_Axi_lite_s_axi.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog/wr_data_dir_adv_hls_deadlock_idx0_monitor.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog/wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog/wr_data_dir_adv_regslice_both.v" \
"../../../../proj_4HP_2GP.gen/sources_1/bd/design_1/ipshared/77ec/hdl/verilog/wr_data_dir_adv.v" \
"../../../bd/design_1/ip/design_1_wr_data_dir_adv_0_0/sim/design_1_wr_data_dir_adv_0_0.v" \
"../../../bd/design_1/ip/design_1_adapter_axi_1_0/sim/design_1_adapter_axi_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_dir_fifo_1_0/sim/design_1_axis_dir_fifo_1_0.v" \
"../../../bd/design_1/ip/design_1_wr_data_dir_adv_1_0/sim/design_1_wr_data_dir_adv_1_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
