BIT,FUNC_0
CLK_SET_RATE_PARENT,VAR_0
DIV_ROUND_UP_ULL,FUNC_1
PLL_POST_DIV_SHIFT,VAR_1
PLL_USER_CTL,FUNC_2
clk_hw_get_flags,FUNC_3
clk_hw_get_parent,FUNC_4
clk_hw_round_rate,FUNC_5
fls,FUNC_6
regmap_read,FUNC_7
to_clk_alpha_pll_postdiv,FUNC_8
clk_alpha_pll_postdiv_round_ro_rate,FUNC_9
hw,VAR_2
rate,VAR_3
prate,VAR_4
pll,VAR_5
ctl,VAR_6
div,VAR_7
