<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- lib/Codegen/MachineRegisterInfo.cpp --------------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Implementation of the MachineRegisterInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineRegisterInfo_8cpp.html#a5c5b49d49f903e72748f0b6e1c93d4c1">EnableSubRegLiveness</a>(<span class="stringliteral">&quot;enable-subreg-liveness&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable subregister liveness tracking.&quot;</span>));</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keywordtype">void</span> MachineRegisterInfo::Delegate::anchor() {}</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">   44</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo::MachineRegisterInfo</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    : MF(MF), TracksSubRegLiveness(MF-&gt;getSubtarget().enableSubRegLiveness() &amp;&amp;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                   <a class="code" href="MachineRegisterInfo_8cpp.html#a5c5b49d49f903e72748f0b6e1c93d4c1">EnableSubRegLiveness</a>),</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      IsUpdatedCSRsInitialized(<a class="code" href="namespacefalse.html">false</a>) {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>();</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>.reserve(256);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  RegAllocHints.reserve(256);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(NumRegs);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  PhysRegUseDefLists.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>*[NumRegs]());</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// setRegClass - Set the register class of the specified virtual register.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">   58</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">MachineRegisterInfo::setRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>() &amp;&amp; <span class="stringliteral">&quot;Invalid RC for virtual register&quot;</span>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first = RC;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">   63</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">MachineRegisterInfo::setRegBank</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first = &amp;RegBank;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="MachineRegisterInfo_8cpp.html#ae59f102d3f1d3f51b028b73d7bac7b8f">   69</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OldRC,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> MinNumRegs) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (OldRC == RC)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a>(OldRC, RC);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (!NewRC || NewRC == OldRC)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> NewRC;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">if</span> (NewRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>() &lt; MinNumRegs)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Reg, NewRC);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">return</span> NewRC;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">   85</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">MachineRegisterInfo::constrainRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                       <span class="keywordtype">unsigned</span> MinNumRegs) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="MachineRegisterInfo_8cpp.html#ae59f102d3f1d3f51b028b73d7bac7b8f">return ::constrainRegClass</a>(*<span class="keyword">this</span>, Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg), RC, MinNumRegs);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">   92</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">MachineRegisterInfo::constrainRegAttrs</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                       <span class="keywordtype">unsigned</span> ConstrainingReg,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                       <span class="keywordtype">unsigned</span> MinNumRegs) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> RegTy = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> ConstrainingRegTy = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(ConstrainingReg);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">if</span> (RegTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp; ConstrainingRegTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      RegTy != ConstrainingRegTy)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> ConstrainingRegCB = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(ConstrainingReg);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (!ConstrainingRegCB.isNull()) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> RegCB = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(Reg);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">if</span> (RegCB.isNull())</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">setRegClassOrRegBank</a>(Reg, ConstrainingRegCB);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegCB.is&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;() !=</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;             ConstrainingRegCB.is&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;())</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegCB.is&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;()) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keywordflow">if</span> (!::<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;              *<span class="keyword">this</span>, Reg, RegCB.get&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;(),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;              ConstrainingRegCB.get&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;(), MinNumRegs))</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegCB != ConstrainingRegCB)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">if</span> (ConstrainingRegTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(Reg, ConstrainingRegTy);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">  122</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">MachineRegisterInfo::recomputeRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OldRC = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">getLargestLegalSuperClass</a>(OldRC, *MF);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// Stop early if there is no room to grow.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">if</span> (NewRC == OldRC)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// Accumulate constraints from all uses.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">reg_nodbg_operands</a>(Reg)) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// Apply the effect of the given operand to NewRC.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MO.getParent();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">unsigned</span> OpNo = &amp;MO - &amp;MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    NewRC = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a88f8cb24fba67649c1f32531d0f6ab90">getRegClassConstraintEffect</a>(OpNo, NewRC, TII,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (!NewRC || NewRC == OldRC)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Reg, NewRC);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">  146</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">MachineRegisterInfo::createIncompleteVirtualRegister</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>());</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>.grow(Reg);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  RegAllocHints.grow(Reg);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">insertVRegByName</a>(Name, Reg);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/// createVirtualRegister - Create and return a new virtual register in the</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/// function with the specified register class.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Register.html">Register</a></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">  158</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">MachineRegisterInfo::createVirtualRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                           <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegClass &amp;&amp; <span class="stringliteral">&quot;Cannot create register without RegClass!&quot;</span>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegClass-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>() &amp;&amp;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         <span class="stringliteral">&quot;Virtual register RegClass must be allocatable.&quot;</span>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// New virtual register number.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">createIncompleteVirtualRegister</a>(Name);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first = RegClass;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">if</span> (TheDelegate)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    TheDelegate-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">MRI_NoteNewVirtualRegister</a>(Reg);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">  172</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">MachineRegisterInfo::cloneVirtualRegister</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                                   <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">createIncompleteVirtualRegister</a>(Name);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first = <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[VReg].first;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VReg));</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">if</span> (TheDelegate)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    TheDelegate-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">MRI_NoteNewVirtualRegister</a>(Reg);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">  182</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">MachineRegisterInfo::setType</a>(<span class="keywordtype">unsigned</span> VReg, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  VRegToType.<a class="code" href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">grow</a>(VReg);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  VRegToType[VReg] = Ty;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">  188</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">MachineRegisterInfo::createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">// New virtual register number.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">createIncompleteVirtualRegister</a>(Name);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// FIXME: Should we use a dummy register class?</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<span class="keyword">&gt;</span>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(Reg, Ty);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">if</span> (TheDelegate)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    TheDelegate-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">MRI_NoteNewVirtualRegister</a>(Reg);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">  199</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">MachineRegisterInfo::clearVirtRegTypes</a>() { VRegToType.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>(); }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/// clearVirtRegs - Remove all virtual registers (after physreg assignment).</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">  202</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">MachineRegisterInfo::clearVirtRegs</a>() {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(i);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>[Reg].<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">verifyUseList</a>(Reg);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Remaining virtual register operands&quot;</span>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>.clear();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : LiveIns)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.second = 0;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">  217</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">MachineRegisterInfo::verifyUseList</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">bool</span> Valid = <span class="keyword">true</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;M : <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">reg_operands</a>(Reg)) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = &amp;M;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (!MI) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>())</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; use list MachineOperand &quot;</span> &lt;&lt; MO</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; has no parent instruction.\n&quot;</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      Valid = <span class="keyword">false</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO0 = &amp;MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">unsigned</span> NumOps = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> (!(MO &gt;= MO0 &amp;&amp; MO &lt; MO0+NumOps)) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>())</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; use list MachineOperand &quot;</span> &lt;&lt; MO</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; doesn&#39;t belong to parent MI: &quot;</span> &lt;&lt; *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      Valid = <span class="keyword">false</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>())</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; MachineOperand &quot;</span> &lt;&lt; MO &lt;&lt; <span class="stringliteral">&quot;: &quot;</span> &lt;&lt; *MO</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; is not a register\n&quot;</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      Valid = <span class="keyword">false</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>())</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; use-list MachineOperand &quot;</span> &lt;&lt; MO &lt;&lt; <span class="stringliteral">&quot;: &quot;</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;             &lt;&lt; *MO &lt;&lt; <span class="stringliteral">&quot; is the wrong register\n&quot;</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      Valid = <span class="keyword">false</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Valid &amp;&amp; <span class="stringliteral">&quot;Invalid use list&quot;</span>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">  255</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">MachineRegisterInfo::verifyUseLists</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">verifyUseList</a>(<a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(i));</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;getNumRegs(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">verifyUseList</a>(i);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/// Add MO to the linked list of operands for its register.</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">  265</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">MachineRegisterInfo::addRegOperandToUseList</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO-&gt;isOnRegUseList() &amp;&amp; <span class="stringliteral">&quot;Already on list&quot;</span>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;HeadRef = getRegUseDefListHead(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<span class="keyword">const</span> Head = HeadRef;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Head points to the first list element.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// Next is NULL on the last list element.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// Prev pointers are circular, so Head-&gt;Prev == Last.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// Head is NULL for an empty list.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (!Head) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    MO-&gt;Contents.Reg.Prev = MO;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    MO-&gt;Contents.Reg.Next = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    HeadRef = MO;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Head-&gt;getReg() &amp;&amp; <span class="stringliteral">&quot;Different regs on the same list!&quot;</span>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// Insert MO between Last and Head in the circular Prev chain.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Last = Head-&gt;Contents.Reg.Prev;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Last &amp;&amp; <span class="stringliteral">&quot;Inconsistent use list&quot;</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Last-&gt;getReg() &amp;&amp; <span class="stringliteral">&quot;Different regs on the same list!&quot;</span>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  Head-&gt;Contents.Reg.Prev = MO;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  MO-&gt;Contents.Reg.Prev = Last;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// Def operands always precede uses. This allows def_iterator to stop early.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// Insert def operands at the front, and use operands at the back.</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">// Insert def at the front.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    MO-&gt;Contents.Reg.Next = Head;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    HeadRef = MO;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// Insert use at the end.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    MO-&gt;Contents.Reg.Next = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    Last-&gt;Contents.Reg.Next = MO;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  }</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/// Remove MO from its use-def list.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">  304</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">MachineRegisterInfo::removeRegOperandFromUseList</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO-&gt;isOnRegUseList() &amp;&amp; <span class="stringliteral">&quot;Operand not on use list&quot;</span>);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;HeadRef = getRegUseDefListHead(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<span class="keyword">const</span> Head = HeadRef;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Head &amp;&amp; <span class="stringliteral">&quot;List already empty&quot;</span>);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// Unlink this from the doubly linked list of operands.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Next = MO-&gt;Contents.Reg.Next;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Prev = MO-&gt;Contents.Reg.Prev;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// Prev links are circular, next link is NULL instead of looping back to Head.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">if</span> (MO == Head)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    HeadRef = Next;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    Prev-&gt;Contents.Reg.Next = Next;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  (Next ? Next : Head)-&gt;Contents.Reg.Prev = Prev;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  MO-&gt;Contents.Reg.Prev = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  MO-&gt;Contents.Reg.Next = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;}</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/// Move NumOps operands from Src to Dst, updating use-def lists as needed.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/// The Dst range is assumed to be uninitialized memory. (Or it may contain</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/// operands that won&#39;t be destroyed, which is OK because the MO destructor is</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/// trivial anyway).</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/// The Src and Dst ranges may overlap.</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">  333</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">MachineRegisterInfo::moveOperands</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                       <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                       <span class="keywordtype">unsigned</span> NumOps) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src != Dst &amp;&amp; NumOps &amp;&amp; <span class="stringliteral">&quot;Noop moveOperands&quot;</span>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// Copy backwards if Dst is within the Src range.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">int</span> Stride = 1;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">if</span> (Dst &gt;= Src &amp;&amp; Dst &lt; Src + NumOps) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    Stride = -1;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    Dst += NumOps - 1;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    Src += NumOps - 1;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// Copy one operand at a time.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keyword">new</span> (Dst) <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>(*Src);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// Dst takes Src&#39;s place in the use-def chain.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">if</span> (Src-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Head = getRegUseDefListHead(Src-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Prev = Src-&gt;Contents.Reg.Prev;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Next = Src-&gt;Contents.Reg.Next;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Head &amp;&amp; <span class="stringliteral">&quot;List empty, but operand is chained&quot;</span>);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Prev &amp;&amp; <span class="stringliteral">&quot;Operand was not on use-def list&quot;</span>);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="comment">// Prev links are circular, next link is NULL instead of looping back to</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="comment">// Head.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keywordflow">if</span> (Src == Head)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        Head = Dst;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        Prev-&gt;Contents.Reg.Next = Dst;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="comment">// Update Prev pointer. This also works when Src was pointing to itself</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <span class="comment">// in a 1-element list. In that case Head == Dst.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      (Next ? Next : Head)-&gt;Contents.Reg.Prev = Dst;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    Dst += Stride;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    Src += Stride;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  } <span class="keywordflow">while</span> (--NumOps);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/// replaceRegWith - Replace all instances of FromReg with ToReg in the</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/// except that it also changes any definitions of the register as well.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/// If ToReg is a physical register we apply the sub register to obtain the</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/// final/proper physical register.</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">  380</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">MachineRegisterInfo::replaceRegWith</a>(<span class="keywordtype">unsigned</span> FromReg, <span class="keywordtype">unsigned</span> ToReg) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FromReg != ToReg &amp;&amp; <span class="stringliteral">&quot;Cannot replace a reg with itself&quot;</span>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">// TODO: This could be more efficient by bulk changing the operands.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">reg_begin</a>(FromReg), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ) {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(ToReg)) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      O.<a class="code" href="classllvm_1_1MachineOperand.html#a9842e6805ce84262b6bbe7da2b26772c">substPhysReg</a>(ToReg, *TRI);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      O.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(ToReg);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/// getVRegDef - Return the machine instr that defines the specified virtual</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/// register or null if none is found.  This assumes that the code is in SSA</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/// form, so there should only be one definition.</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">  400</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">MachineRegisterInfo::getVRegDef</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// Since we are in SSA form, we can use the first definition.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a>(Reg);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((I.<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a95a091a913522ead1e0eac89c95d0274">atEnd</a>() || std::next(I) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>()) &amp;&amp;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;         <span class="stringliteral">&quot;getVRegDef assumes a single definition or no definition&quot;</span>);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">return</span> !I.<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a95a091a913522ead1e0eac89c95d0274">atEnd</a>() ? &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/// getUniqueVRegDef - Return the unique machine instr that defines the</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/// specified virtual register or null if none is found.  If there are</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/// multiple definitions or no definition, return null.</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">  411</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">MachineRegisterInfo::getUniqueVRegDef</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a>(Reg)) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a>(Reg);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">if</span> (std::next(I) != <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>())</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">return</span> &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">  419</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">MachineRegisterInfo::hasOneNonDBGUse</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_nodbg_iterator</a> UI = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">use_nodbg_begin</a>(RegNo);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">if</span> (UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>())</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">return</span> ++UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">  426</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">MachineRegisterInfo::hasOneNonDBGUser</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_nodbg_iterator</a> UI = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">use_instr_nodbg_begin</a>(RegNo);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">if</span> (UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a>())</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">return</span> ++UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a>();</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/// clearKillFlags - Iterate over all the uses of the given register and</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/// clear the kill flag from the MachineOperand. This function is used by</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/// optimization passes which extend register lifetimes and need only</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/// preserve conservative kill flag information.</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">  437</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">MachineRegisterInfo::clearKillFlags</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">use_operands</a>(Reg))</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    MO.setIsKill(<span class="keyword">false</span>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;}</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">  442</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">MachineRegisterInfo::isLiveIn</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first == Reg || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second == Reg)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/// getLiveInPhysReg - If VReg is a live-in virtual register, return the</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/// corresponding live-in physical register.</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">  451</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">MachineRegisterInfo::getLiveInPhysReg</a>(<span class="keywordtype">unsigned</span> VReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second == VReg)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/// getLiveInVirtReg - If PReg is a live-in physical register, return the</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/// corresponding live-in physical register.</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">  460</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">MachineRegisterInfo::getLiveInVirtReg</a>(<span class="keywordtype">unsigned</span> PReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first == PReg)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;}</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/// EmitLiveInCopies - Emit copies to initialize livein virtual registers</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/// into the given entry block.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">  470</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">MachineRegisterInfo::EmitLiveInCopies</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="comment">// Emit the copies into the top of the block.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = LiveIns.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span> (LiveIns[i].<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(LiveIns[i].second)) {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="comment">// The livein has no non-dbg uses. Drop it.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="comment">// It would be preferable to have isel avoid creating live-in</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="comment">// records for unused arguments in the first place, but it&#39;s</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="comment">// complicated by the debug info code for arguments.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        LiveIns.erase(LiveIns.begin() + i);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        --i; --<a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="comment">// Emit a copy.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*EntryMBB, EntryMBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), LiveIns[i].second)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;          .addReg(LiveIns[i].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="comment">// Add the register to the entry block live-in set.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        EntryMBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(LiveIns[i].first);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="comment">// Add the register to the entry block live-in set.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      EntryMBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(LiveIns[i].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;}</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">  499</a></span>&#160;<a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">MachineRegisterInfo::getMaxLaneMaskForVReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// Lane masks are only defined for vregs.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg));</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;TRC = *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">return</span> TRC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">getLaneMask</a>();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">  507</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">MachineRegisterInfo::dumpUses</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(Reg))</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.dump();</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">  513</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">MachineRegisterInfo::freezeReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  ReservedRegs = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(MF);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ReservedRegs.<a class="code" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>() == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>() &amp;&amp;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;         <span class="stringliteral">&quot;Invalid ReservedRegs vector from target&quot;</span>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;}</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">  519</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">MachineRegisterInfo::isConstantPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(PhysReg));</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">isConstantPhysReg</a>(PhysReg))</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// Check if any overlapping register is modified, or allocatable so it may be</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// used later.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(PhysReg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;       AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a>(*AI) || <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(*AI))</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">  536</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">MachineRegisterInfo::isCallerPreservedOrConstPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">isConstantPhysReg</a>(PhysReg) ||</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae03123b84c73ae75438c2fdf81f11313">isCallerPreservedPhysReg</a>(PhysReg, *MF);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/// markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/// specified register as undefined which causes the DBG_VALUE to be</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/// deleted during LiveDebugVariables analysis.</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">  545</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">MachineRegisterInfo::markUsesInDebugValueAsUndef</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// Mark any DBG_VALUE that uses Reg as undef (but don&#39;t delete it.)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::use_instr_iterator</a> nextI;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(Reg), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>();</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = nextI) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    nextI = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);  <span class="comment">// I is invalidated by the setReg</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>())</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(0U);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;}</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="MachineRegisterInfo_8cpp.html#ae5ead6d8af76f387b3a8c8e3164be2a5">  557</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="MachineRegisterInfo_8cpp.html#ae5ead6d8af76f387b3a8c8e3164be2a5">getCalledFunction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">if</span> (!MO.isGlobal())</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *Func = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1Function.html">Function</a>&gt;(MO.getGlobal());</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">if</span> (Func != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <span class="keywordflow">return</span> Func;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;}</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="MachineRegisterInfo_8cpp.html#ac0001ca0e66f6badb71cca036c24cab0">  568</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MachineRegisterInfo_8cpp.html#ac0001ca0e66f6badb71cca036c24cab0">isNoReturnDef</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="comment">// Anything which is not a noreturn function is a real def.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MO.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>())</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">if</span> (!MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>())</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="comment">// We need to keep correct unwind information even if the function will</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="comment">// not return, since the runtime may need it.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::UWTable))</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *Called = <a class="code" href="MachineRegisterInfo_8cpp.html#ae5ead6d8af76f387b3a8c8e3164be2a5">getCalledFunction</a>(MI);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">return</span> !(Called == <span class="keyword">nullptr</span> || !Called-&gt;<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::NoReturn) ||</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;           !Called-&gt;<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::NoUnwind));</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;}</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">  586</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">MachineRegisterInfo::isPhysRegModified</a>(<span class="keywordtype">unsigned</span> PhysReg,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                                            <span class="keywordtype">bool</span> SkipNoReturnDef)<span class="keyword"> const </span>{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">if</span> (UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg))</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(PhysReg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(*AI), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>())) {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordflow">if</span> (!SkipNoReturnDef &amp;&amp; <a class="code" href="MachineRegisterInfo_8cpp.html#ac0001ca0e66f6badb71cca036c24cab0">isNoReturnDef</a>(MO))</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">  601</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">MachineRegisterInfo::isPhysRegUsed</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">if</span> (UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg))</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AliasReg(PhysReg, TRI, <span class="keyword">true</span>); AliasReg.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;       ++AliasReg) {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(*AliasReg))</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">  613</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">MachineRegisterInfo::disableCalleeSavedRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg &amp;&amp; (Reg &lt; TRI-&gt;getNumRegs()) &amp;&amp;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;         <span class="stringliteral">&quot;Trying to disable an invalid register&quot;</span>);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">if</span> (!IsUpdatedCSRsInitialized) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *CSR = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">getCalleeSavedRegs</a>(MF);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CSR; *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      UpdatedCSRs.push_back(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">// Zero value represents the end of the register list</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">// (no more registers should be pushed).</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    UpdatedCSRs.push_back(0);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    IsUpdatedCSRsInitialized = <span class="keyword">true</span>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">// Remove the register (and its aliases from the list).</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    UpdatedCSRs.erase(<a class="code" href="namespacellvm_1_1sys_1_1fs.html#a921e0b01f22f9a37012450f9b5f0ccb7">std::remove</a>(UpdatedCSRs.begin(), UpdatedCSRs.end(), *AI),</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                      UpdatedCSRs.end());</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;}</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">  637</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">MachineRegisterInfo::getCalleeSavedRegs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">if</span> (IsUpdatedCSRsInitialized)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordflow">return</span> UpdatedCSRs.data();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">getCalleeSavedRegs</a>(MF);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;}</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">  644</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">MachineRegisterInfo::setCalleeSavedRegs</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> CSRs) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> (IsUpdatedCSRsInitialized)</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    UpdatedCSRs.clear();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : CSRs)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    UpdatedCSRs.push_back(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">// Zero value represents the end of the register list</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="comment">// (no more registers should be pushed).</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  UpdatedCSRs.push_back(0);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  IsUpdatedCSRsInitialized = <span class="keyword">true</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;}</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">  657</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">MachineRegisterInfo::isReservedRegUnit</a>(<span class="keywordtype">unsigned</span> Unit)<span class="keyword"> const </span>{</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> Root(Unit, TRI); Root.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>(); ++Root) {</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordtype">bool</span> IsRootReserved = <span class="keyword">true</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> Super(*Root, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;         Super.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Super) {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = *Super;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(Reg)) {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        IsRootReserved = <span class="keyword">false</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span> (IsRootReserved)</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00371">BitVector.h:371</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aedb0a0a2518786aa67a8e98974f49a40"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">llvm::MachineRegisterInfo::hasOneNonDBGUser</a></div><div class="ttdeci">bool hasOneNonDBGUser(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified regis...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00426">MachineRegisterInfo.cpp:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">llvm::MachineRegisterInfo::EmitLiveInCopies</a></div><div class="ttdeci">void EmitLiveInCopies(MachineBasicBlock *EntryMBB, const TargetRegisterInfo &amp;TRI, const TargetInstrInfo &amp;TII)</div><div class="ttdoc">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00470">MachineRegisterInfo.cpp:470</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00882">raw_ostream.cpp:882</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e932ae6f5e4f886aac63b679f94f305"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(Register PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00897">MachineRegisterInfo.h:897</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ade38103c28d56389d7848497aae70bba"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00934">MachineRegisterInfo.h:934</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aea6bca2d194dea4aa5634cf5c394ebdc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">llvm::MachineRegisterInfo::removeRegOperandFromUseList</a></div><div class="ttdeci">void removeRegOperandFromUseList(MachineOperand *MO)</div><div class="ttdoc">Remove MO from its use-def list. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00304">MachineRegisterInfo.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&amp;#39;t been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00915">MachineRegisterInfo.h:915</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a99d53825c081045b4e59ed65576130ec"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">llvm::MachineRegisterInfo::clearVirtRegTypes</a></div><div class="ttdeci">void clearVirtRegTypes()</div><div class="ttdoc">Remove all types associated to virtual registers (after instruction selection and constraining of all...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00199">MachineRegisterInfo.cpp:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a35cdf8b9e0c19566eb24b080a04b7b35"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg</a></div><div class="ttdeci">LaneBitmask getMaxLaneMaskForVReg(unsigned Reg) const</div><div class="ttdoc">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00499">MachineRegisterInfo.cpp:499</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="Compiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds...</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00492">Compiler.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a140a96e49ab5e53e99c3233291d98eb4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00075">TargetRegisterInfo.h:75</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8cpp_html_ae59f102d3f1d3f51b028b73d7bac7b8f"><div class="ttname"><a href="MachineRegisterInfo_8cpp.html#ae59f102d3f1d3f51b028b73d7bac7b8f">constrainRegClass</a></div><div class="ttdeci">static const TargetRegisterClass * constrainRegClass(MachineRegisterInfo &amp;MRI, unsigned Reg, const TargetRegisterClass *OldRC, const TargetRegisterClass *RC, unsigned MinNumRegs)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00069">MachineRegisterInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1fs_html_a921e0b01f22f9a37012450f9b5f0ccb7"><div class="ttname"><a href="namespacellvm_1_1sys_1_1fs.html#a921e0b01f22f9a37012450f9b5f0ccb7">llvm::sys::fs::remove</a></div><div class="ttdeci">std::error_code remove(const Twine &amp;path, bool IgnoreNonExisting=true)</div><div class="ttdoc">Remove path. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3f4e7e42c7fa8e740ea609860a881aa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">llvm::MachineRegisterInfo::isPhysRegModified</a></div><div class="ttdeci">bool isPhysRegModified(unsigned PhysReg, bool SkipNoReturnDef=false) const</div><div class="ttdoc">Return true if the specified register is modified in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00586">MachineRegisterInfo.cpp:586</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe9c9aa968d736395f54528df95357bc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">llvm::MachineRegisterInfo::reg_nodbg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_nodbg_iterator &gt; reg_nodbg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00337">MachineRegisterInfo.h:337</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab7d991cb3f56dc25f5f473dacc2a2b54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">llvm::MachineRegisterInfo::reg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_iterator &gt; reg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00286">MachineRegisterInfo.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a72253aca109632c9c1fd754ae5454a5d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">llvm::MachineRegisterInfo::constrainRegAttrs</a></div><div class="ttdeci">bool constrainRegAttrs(unsigned Reg, unsigned ConstrainingReg, unsigned MinNumRegs=0)</div><div class="ttdoc">Constrain the register class or the register bank of the virtual register Reg (and low-level type) to...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00092">MachineRegisterInfo.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a214d41566573f1f0035d941485fe6900"><div class="ttname"><a href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00083">Register.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a045d8b89fdced7e84e7fcef52843b087"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(unsigned Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00063">MachineRegisterInfo.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab144d3ebe68e42833265587bf91f7889"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">llvm::MachineRegisterInfo::use_nodbg_begin</a></div><div class="ttdeci">use_nodbg_iterator use_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00511">MachineRegisterInfo.h:511</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12fa9d44c84f7cadd81bf4758a22e1e9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">llvm::MachineRegisterInfo::verifyUseLists</a></div><div class="ttdeci">void verifyUseLists() const</div><div class="ttdoc">Verify the use list of all registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00255">MachineRegisterInfo.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a355ba266da19094cc0948311c431768e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a></div><div class="ttdeci">static use_nodbg_iterator use_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00514">MachineRegisterInfo.h:514</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e2e403e3e1f758b87c25302090c96c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">llvm::MachineRegisterInfo::clearVirtRegs</a></div><div class="ttdeci">void clearVirtRegs()</div><div class="ttdoc">clearVirtRegs - Remove all virtual registers (after physreg assignment). </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00202">MachineRegisterInfo.cpp:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9842e6805ce84262b6bbe7da2b26772c"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9842e6805ce84262b6bbe7da2b26772c">llvm::MachineOperand::substPhysReg</a></div><div class="ttdeci">void substPhysReg(MCRegister Reg, const TargetRegisterInfo &amp;)</div><div class="ttdoc">substPhysReg - Substitute the current register with the physical register Reg, taking any existing Su...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00085">MachineOperand.cpp:85</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad32d5b4fe86449641427a131c27c03f7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">llvm::MachineRegisterInfo::freezeReservedRegs</a></div><div class="ttdeci">void freezeReservedRegs(const MachineFunction &amp;)</div><div class="ttdoc">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00513">MachineRegisterInfo.cpp:513</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada584bbca3ecf7eda9a0777665ad1401"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00384">MachineRegisterInfo.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a88f8cb24fba67649c1f32531d0f6ab90"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a88f8cb24fba67649c1f32531d0f6ab90">llvm::MachineInstr::getRegClassConstraintEffect</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraintEffect(unsigned OpIdx, const TargetRegisterClass *CurRC, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Applies the constraints (def/use) implied by the OpIdx operand to the given CurRC. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00899">MachineInstr.cpp:899</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1844ba886f473d14ebcf4788d6bd37d1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">llvm::MachineRegisterInfo::getLiveInPhysReg</a></div><div class="ttdeci">unsigned getLiveInPhysReg(unsigned VReg) const</div><div class="ttdoc">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00451">MachineRegisterInfo.cpp:451</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdoc">defusechain_iterator - This class provides iterator support for machine operands in the function that...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8cpp_html_a5c5b49d49f903e72748f0b6e1c93d4c1"><div class="ttname"><a href="MachineRegisterInfo_8cpp.html#a5c5b49d49f903e72748f0b6e1c93d4c1">EnableSubRegLiveness</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSubRegLiveness(&quot;enable-subreg-liveness&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Enable subregister liveness tracking.&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5564fc93a2fdf66aeb6a6c3e8cd12dc6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">llvm::MachineRegisterInfo::insertVRegByName</a></div><div class="ttdeci">void insertVRegByName(StringRef Name, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00432">MachineRegisterInfo.h:432</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86d8bbbfb8278ba2c26c581e232918d0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const</div><div class="ttdoc">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the Mac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00437">MachineRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a52921494ed817c48aa6e4bc9cb8d01bf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(unsigned Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00738">MCRegisterInfo.h:738</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa5c135f0c45228e88b1927c069fc1d88"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00935">MachineRegisterInfo.h:935</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00400">MachineRegisterInfo.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07f41ff85bf1059ff0144b61cb4e35d1"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00709">TargetRegisterInfo.h:709</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">llvm::TargetRegisterClass::getLaneMask</a></div><div class="ttdeci">LaneBitmask getLaneMask() const</div><div class="ttdoc">Returns the combination of all lane masks of register in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00203">TargetRegisterInfo.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6801a273e861350b84268644b09a4783"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">virtual const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const =0</div><div class="ttdoc">Return a null-terminated list of all of the callee-saved registers on this target. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0a7c9335c5112fe5667eb2ad081175e0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">llvm::MachineRegisterInfo::disableCalleeSavedRegister</a></div><div class="ttdeci">void disableCalleeSavedRegister(unsigned Reg)</div><div class="ttdoc">Disables the register from the list of CSRs. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00613">MachineRegisterInfo.cpp:613</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00484">MCRegisterInfo.h:484</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5bbb43404d392ed21de1ef8c4fd36061"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">llvm::MachineRegisterInfo::isCallerPreservedOrConstPhysReg</a></div><div class="ttdeci">bool isCallerPreservedOrConstPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00536">MachineRegisterInfo.cpp:536</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab72b0d596bd6f8648e1be951b782ea62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(unsigned VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00182">MachineRegisterInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab10b034976e75d74e80f4a49af43d4c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00467">MachineRegisterInfo.h:467</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a666dc30b9326da6b9e69740a241df89d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(Register RegNo) const</div><div class="ttdoc">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00377">MachineRegisterInfo.h:377</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7d0764332d0d09b2fe5ef6719865e5ae"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const</div><div class="ttdoc">def_empty - Return true if there are no instructions defining the specified register (it may be live-...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00426">MachineRegisterInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaefaeb20cd3228ca22ecaff2fa385f9c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">llvm::MachineRegisterInfo::setCalleeSavedRegs</a></div><div class="ttdeci">void setCalleeSavedRegs(ArrayRef&lt; MCPhysReg &gt; CSRs)</div><div class="ttdoc">Sets the updated Callee Saved Registers list. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00644">MachineRegisterInfo.cpp:644</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00754">MachineRegisterInfo.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a39f9ede79138f45d7211761b7143805c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">llvm::TargetRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">virtual bool isConstantPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00487">TargetRegisterInfo.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8cpp_html_ae5ead6d8af76f387b3a8c8e3164be2a5"><div class="ttname"><a href="MachineRegisterInfo_8cpp.html#ae5ead6d8af76f387b3a8c8e3164be2a5">getCalledFunction</a></div><div class="ttdeci">static const Function * getCalledFunction(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00557">MachineRegisterInfo.cpp:557</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4b344055038c0e8ca5cc37818db8ac62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">llvm::MachineRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00519">MachineRegisterInfo.cpp:519</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_a1672231b4c403877a69e1104ad69e006"><div class="ttname"><a href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a></div><div class="ttdeci">unsigned first</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00220">HexagonShuffler.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1VRegInfo_html"><div class="ttname"><a href="structllvm_1_1VRegInfo.html">llvm::VRegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00034">MIParser.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe7178771a2d20bb0f7c7cb554daa57a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">llvm::MachineRegisterInfo::createIncompleteVirtualRegister</a></div><div class="ttdeci">unsigned createIncompleteVirtualRegister(StringRef Name=&quot;&quot;)</div><div class="ttdoc">Creates a new virtual register that has no register class, register bank or size assigned yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00146">MachineRegisterInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a266b6e4e1a7494ccbcce8548143144a5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">llvm::MachineRegisterInfo::use_operands</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; use_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00459">MachineRegisterInfo.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accb3520c6008297678829eed493b6c68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01057">MachineInstr.h:1057</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a95a091a913522ead1e0eac89c95d0274"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a95a091a913522ead1e0eac89c95d0274">llvm::MachineRegisterInfo::defusechain_instr_iterator::atEnd</a></div><div class="ttdeci">bool atEnd() const</div><div class="ttdoc">atEnd - return true if this iterator is equal to reg_end() on the value. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01129">MachineRegisterInfo.h:1129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada7de8e2cf4949a58445f955d4d98caa"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">llvm::MachineRegisterInfo::isReservedRegUnit</a></div><div class="ttdeci">bool isReservedRegUnit(unsigned Unit) const</div><div class="ttdoc">Returns true when the given register unit is considered reserved. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00657">MachineRegisterInfo.cpp:657</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acaf3a34039722dc78157301709872e04"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">llvm::MachineRegisterInfo::reg_begin</a></div><div class="ttdeci">reg_iterator reg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00281">MachineRegisterInfo.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac27689339b95eeb89bc9e40aa1e394f9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">llvm::MachineRegisterInfo::cloneVirtualRegister</a></div><div class="ttdeci">Register cloneVirtualRegister(Register VReg, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new virtual register in the function with the same attributes as the given regist...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00172">MachineRegisterInfo.cpp:172</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4ed4564189302ded06c4afe4998796c6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">llvm::MachineRegisterInfo::recomputeRegClass</a></div><div class="ttdeci">bool recomputeRegClass(unsigned Reg)</div><div class="ttdoc">recomputeRegClass - Try to find a legal super-class of Reg&amp;#39;s register class that still satisfies the ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00122">MachineRegisterInfo.cpp:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed9edbca092a4412142216b59cfc3461"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00601">MachineRegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a82390447c4d818e9ba87147186f2bc9a"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a></div><div class="ttdeci">virtual BitVector getReservedRegs(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">Returns a bitset indexed by physical register number indicating if a register is a special register t...</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad5d93934c9bbebe3e1768de7d0ed87a2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">llvm::MachineRegisterInfo::verifyUseList</a></div><div class="ttdeci">void verifyUseList(unsigned Reg) const</div><div class="ttdoc">Verify the sanity of the use list for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00217">MachineRegisterInfo.cpp:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a734704e257f859b52021ca205fe43854"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">llvm::MachineRegisterInfo::dumpUses</a></div><div class="ttdeci">void dumpUses(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00507">MachineRegisterInfo.cpp:507</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab0fae869007b900fbe4275983eda693f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00397">MachineRegisterInfo.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3b95a9806561854bf48f8f3828b271ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const</div><div class="ttdoc">Find the largest common subclass of A and B. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00249">TargetRegisterInfo.cpp:249</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a466ce899b4682c8608c399ad215da282"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">llvm::MachineRegisterInfo::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00442">MachineRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab108abebfb89a6a71dbdd9178da60bb0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00933">MachineRegisterInfo.h:933</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae03123b84c73ae75438c2fdf81f11313"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae03123b84c73ae75438c2fdf81f11313">llvm::TargetRegisterInfo::isCallerPreservedPhysReg</a></div><div class="ttdeci">virtual bool isCallerPreservedPhysReg(unsigned PhysReg, const MachineFunction &amp;MF) const</div><div class="ttdoc">Physical registers that may be modified within a function but are guaranteed to be restored before an...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00499">TargetRegisterInfo.h:499</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af09e7e49f709b8daeda7e77037aa4ccb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef</a></div><div class="ttdeci">void markUsesInDebugValueAsUndef(unsigned Reg) const</div><div class="ttdoc">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined wh...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00545">MachineRegisterInfo.cpp:545</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_abf86e1383aec181a5a2d9967eb8070fd"><div class="ttname"><a href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">llvm::BitVector::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdoc">size - Returns the number of bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00169">BitVector.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a68b1cbd38847abc3e56eca6df316d5a1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00114">TargetRegisterInfo.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12cf2c9d0141338b1095ed6cdf393d9b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00475">MachineRegisterInfo.h:475</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_a5e822b0690502a04b87125e63dbc8316"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">llvm::IndexedMap::grow</a></div><div class="ttdeci">void grow(IndexT n)</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00067">IndexedMap.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afb1fd76e39ba4dfa2c428df88bbc82c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">llvm::MachineRegisterInfo::use_instr_nodbg_end</a></div><div class="ttdeci">static use_instr_nodbg_iterator use_instr_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00531">MachineRegisterInfo.h:531</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00387">MachineRegisterInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6fe8abe7fcd341a7f3be4120a6b79c63"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">llvm::MachineRegisterInfo::use_instr_nodbg_begin</a></div><div class="ttdeci">use_instr_nodbg_iterator use_instr_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00528">MachineRegisterInfo.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3e736a38ebafb662ddd8645d83a1d534"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">llvm::MachineRegisterInfo::MachineRegisterInfo</a></div><div class="ttdeci">MachineRegisterInfo(MachineFunction *MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00044">MachineRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8cpp_html_ac0001ca0e66f6badb71cca036c24cab0"><div class="ttname"><a href="MachineRegisterInfo_8cpp.html#ac0001ca0e66f6badb71cca036c24cab0">isNoReturnDef</a></div><div class="ttdeci">static bool isNoReturnDef(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00568">MachineRegisterInfo.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a557ce2bfb3c946e43d65d750b2537987"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">llvm::MachineRegisterInfo::moveOperands</a></div><div class="ttdeci">void moveOperands(MachineOperand *Dst, MachineOperand *Src, unsigned NumOps)</div><div class="ttdoc">Move NumOps operands from Src to Dst, updating use-def lists as needed. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00333">MachineRegisterInfo.cpp:333</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7a73104304bf1f9d344ad495283561b5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">llvm::MachineRegisterInfo::use_instr_end</a></div><div class="ttdeci">static use_instr_iterator use_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00470">MachineRegisterInfo.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="LowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html_a3da97de747916863d0b55bfdffd5f290"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister</a></div><div class="ttdeci">virtual void MRI_NoteNewVirtualRegister(unsigned Reg)=0</div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_abd29ecab24058fdf823addcad29c6939"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check if the iterator is at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00757">MCRegisterInfo.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a777418fff099e9dfdfd83ef6a4c6ab78"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">llvm::MachineRegisterInfo::setRegClassOrRegBank</a></div><div class="ttdeci">void setRegClassOrRegBank(unsigned Reg, const RegClassOrRegBank &amp;RCOrRB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00675">MachineRegisterInfo.h:675</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_ac835fc191baf29fc0fd54d1c41146868"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">llvm::IndexedMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00063">IndexedMap.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1d8edf72c1d3e14e4d2396b98e07ad72"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a></div><div class="ttdeci">static reg_iterator reg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00284">MachineRegisterInfo.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afdef738c41b02f8f089b8774974eb0cb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">unsigned getLiveInVirtReg(unsigned PReg) const</div><div class="ttdoc">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00460">MachineRegisterInfo.cpp:460</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdoc">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00266">MachineRegisterInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af7f7e5eb5b55add81ed8fe39ac83b9c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">llvm::MachineRegisterInfo::addRegOperandToUseList</a></div><div class="ttdeci">void addRegOperandToUseList(MachineOperand *MO)</div><div class="ttdoc">Add MO to the linked list of operands for its register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00265">MachineRegisterInfo.cpp:265</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
