<!DOCTYPE html>
<html data-bs-theme="light" lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, shrink-to-fit=no">
    <title>Features - Brand</title>
    <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Montserrat:400,400i,700,700i,600,600i&amp;display=swap">
    <link rel="stylesheet" href="assets/fonts/simple-line-icons.min.css">
    <link rel="stylesheet" href="assets/css/baguetteBox.min.css">
    <link rel="stylesheet" href="assets/css/vanilla-zoom.min.css">
</head>

<body>
    <nav class="navbar navbar-expand-lg fixed-top bg-body clean-navbar">
        <div class="container"><a class="navbar-brand logo" href="#">Sundaram S S</a><button data-bs-toggle="collapse" class="navbar-toggler" data-bs-target="#navcol-1"><span class="visually-hidden">Toggle navigation</span><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navcol-1">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="index.html">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="about.html">About</a></li>
                    <li class="nav-item"><a class="nav-link active" href="skills.html">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="projects.html">Projects</a></li>
                    <li class="nav-item"><a class="nav-link" href="academic.html">Academic</a></li>
                    <li class="nav-item"><a class="nav-link" href="publications.html">Publications</a></li>
                    <li class="nav-item"><a class="nav-link" href="research.html">Research</a></li>
                    <li class="nav-item"><a class="nav-link" href="contact.html">Contact</a></li>
                    <li class="nav-item"><a class="nav-link" href="resume.html">RÃ©sumÃ©</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <main class="page">
        <section class="clean-block features">
            <div class="container">
                <div class="block-heading">
                    <h2 class="text-info">Skills</h2>
                    <p>Highlighting key skills in languages, protocols, tools, and system competencies.</p>
                </div>
                <div class="row justify-content-center">
                    <div class="col-md-5 feature-box"><i class="icon-star icon"></i>
                        <h4>RTL Design &amp; Verification</h4>
                        <p>Verilog, SystemVerilog (synthesizable RTL)<br>Streaming datapaths, FSMs, pipelines, counters/monitors<br>AXI-Stream correctness (tvalid/tready), backpressure-safe design<br>CDC awareness, reset strategy, timing closure mindset<br>Simulation debug: waveforms, assertions/coverage</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-organization icon"></i>
                        <h4>FPGA SoC &amp; AXI Integration</h4>
                        <p>AXI-Lite control registers, address maps, control/status design<br>AXI DMA usage patterns, buffer descriptors, interrupt-driven flows<br>SmartConnect/interconnect, throughput-oriented datapath planning<br>On-chip debug with ILA, trigger-based capture</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-vector icon"></i>
                        <h4>Embedded Systems &amp; Networking</h4>
                        <p>Embedded C (bare-metal), interrupt handling, ring buffers<br>PS GEM Ethernet basics, PHY link/MDIO awareness<br>VLAN concepts, ARP behavior, packet parsing basics<br>Wireshark validation for functional + timing behavior</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-crop icon"></i>
                        <h4>EDA Tools &amp; Platforms</h4>
                        <p>Xilinx Vivado/Vitis flows (build, bitstream, XSA export)<br>Cadence Virtuoso/Innovus, Synopsys Genus (exposure/workflows)<br>MATLAB/Simulink modeling for DSP + HDL generation</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-refresh icon"></i>
                        <h4>Physical Design &amp; Synthesis</h4>
                        <p>Timing analysis: STA (Static Timing Analysis), multi-corner optimization, ECO fixes<br>Floorplanning, placement &amp; routing (P&amp;R), CTS (Clock Tree Synthesis)<br>Parasitic extraction, IR drop analysis, EM (Electromigration) checks<br>Power grid design, signal integrity (SI) awareness<br>Synthesis constraints: SDC files, multi-mode multi-corner (MMMC) setups</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-credit-card icon"></i>
                        <h4>ASIC Flow &amp; Tapeout Preparation</h4>
                        <p>Full-chip integration: IP hardening, SoC assembly<br>Hierarchical design partitioning, block-level vs. top-level flows<br>Tapeout checklists: DRC/LVS clean, GDSII generation<br>Post-silicon debug: scan chains, failure analysis basics<br>Process nodes awareness: FinFET, 7nm/5nm/3nm challenges</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-note icon"></i>
                        <h4>Scripting &amp; Automation</h4>
                        <p>TCL scripting for EDA tools, Perl/Python for flow automation</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-target icon"></i>
                        <h4>Semiconductor Fundamentals &amp; Emerging Tech</h4>
                        <p>CMOS transistor, device physics&nbsp;basics<br>Analog/mixed-signal: ADC/DAC interfaces, PLL design exposure<br>AI/ML accelerators: Processing units integration basics<br><br></p>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <footer class="page-footer dark">
        <div class="container">
            <div class="row">
                <div class="col-sm-3">
                    <h5><strong>Professional Focus</strong><br><br><span style="font-weight: normal !important;">SoC Development&nbsp;</span><br><span style="font-weight: normal !important;">FPGA Prototyping</span><br><span style="font-weight: normal !important;">IC Design (RTL to GDS-ii)</span><br><span style="font-weight: normal !important;">Hardware Security</span><br><span style="font-weight: normal !important;">VLSI Design &amp; Verification</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Professional Links<br><br><span style="font-weight: normal !important;">ðŸ”— </span><a href="https://www.linkedin.com/in/sundaram-s-s/"><span style="font-weight: normal !important;">LinkedIn</span></a><span style="font-weight: normal !important;"> â€“ Professional profile&nbsp;</span><br><span style="font-weight: normal !important;">ðŸ’» </span><a href="https://github.com/vrctsssundaram"><span style="font-weight: normal !important;">GitHub</span></a><span style="font-weight: normal !important;"> â€“ Projects Repo</span><br><span style="font-weight: normal !important;">ðŸ“„ </span><a href="https://1drv.ms/b/c/d46122272d436dae/IQBj26DXycX4S4NkF87CWcO9ARc4R11Y3RLyr2ge5bswD8M?e=8jaFVE"><span style="font-weight: normal !important;">RÃ©sumÃ© </span></a><span style="font-weight: normal !important;">&nbsp;â€“ Download (PDF)</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5><strong>Academic Profile</strong><br><br><span style="font-weight: normal !important;">M.E. VLSI Design â€“ PSG Tech</span><br><span style="font-weight: normal !important;">B.E. EEE - KCT</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Contact<br><br><span style="font-weight: normal !important;">Email: 24mv05@psgtech.ac.in &amp; vrctsssundaram@gmail.com</span><br><span style="font-weight: normal !important;">Phone: +91 94866 47513</span><br><span style="font-weight: normal !important;">Location: Coimbatore, India</span><br><br></h5>
                    <ul></ul>
                </div>
            </div>
        </div>
        <div class="footer-copyright">
            <p>Â© 2026 Sundaram S S</p>
        </div>
    </footer>
    <script src="assets/bootstrap/js/bootstrap.min.js"></script>
    <script src="assets/js/baguetteBox.min.js"></script>
    <script src="assets/js/vanilla-zoom.js"></script>
    <script src="assets/js/theme.js"></script>
</body>

</html>