#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Fri Dec 20 22:54:07 2024
# Process ID: 15764
# Current directory: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1\vivado.jou
# Running On: ECIT80703, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 33995 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.820 ; gain = 196.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_Comparator_v2_2_0_0/design_1_Comparator_v2_2_0_0.dcp' for cell 'design_1_i/Comparator_v2_2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_Counter_latch_0_0/design_1_Counter_latch_0_0.dcp' for cell 'design_1_i/Counter_latch_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_PUF_Controller_0_0/design_1_PUF_Controller_0_0.dcp' for cell 'design_1_i/PUF_Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_Test_CRO_0_0/design_1_Test_CRO_0_0.dcp' for cell 'design_1_i/Test_CRO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_Test_CRO_1_0_0/design_1_Test_CRO_1_0_0.dcp' for cell 'design_1_i/Test_CRO_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_XOR_3bit_0_0/design_1_XOR_3bit_0_0.dcp' for cell 'design_1_i/XOR_3bit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_XOR_64bit_0_0/design_1_XOR_64bit_0_0.dcp' for cell 'design_1_i/XOR_64bit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_1/design_1_axi_gpio_4_1.dcp' for cell 'design_1_i/axi_gpio_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.dcp' for cell 'design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp' for cell 'design_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.dcp' for cell 'design_1_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2013.621 ; gain = 0.074
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_board.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_board.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_1/design_1_axi_gpio_4_1_board.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_1/design_1_axi_gpio_4_1_board.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_1/design_1_axi_gpio_4_1.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_4_1/design_1_axi_gpio_4_1.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Finished Parsing XDC File [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Parsing XDC File [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/constrs_1/imports/new/Rounting.xdc]
Finished Parsing XDC File [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/constrs_1/imports/new/Rounting.xdc]
Parsing XDC File [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/constrs_1/new/Routing_1.xdc]
Finished Parsing XDC File [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/constrs_1/new/Routing_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2181.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.430 ; gain = 584.523
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.591 . Memory (MB): peak = 2210.441 ; gain = 29.012

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 31e1f0be9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2743.035 ; gain = 532.594

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2d2e6744c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 59 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 2b5110776

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 17 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 295fd8fbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 103 cells
INFO: [Opt 31-1021] In phase Sweep, 375 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 295fd8fbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2826e9d48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21ef2d761

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              59  |                                              0  |
|  Constant propagation         |               2  |              17  |                                              0  |
|  Sweep                        |               0  |             103  |                                            375  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3096.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23a6d835a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 3096.449 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23a6d835a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3096.449 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23a6d835a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3096.449 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3096.449 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23a6d835a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3096.449 ; gain = 915.020
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 121575625

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3096.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_5_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_6 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_1_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_2 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_2_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_3 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_3_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_4 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_10_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_11 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/Delay_line_MUX' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_0 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_11_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_12 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_13_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_14 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_6_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_7 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_7_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_8 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_8_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_9 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_9_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_10 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_4_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_5 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_0_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_1 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_12_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_13 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_1/inst/FF_14_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_1/inst/DFF_15 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_5_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_6 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_13_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_14 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_9_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_10 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_11_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_12 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_12_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_13 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_14_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_15 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_7_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_8 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_3_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_4 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_2_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_3 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_8_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_9 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/Delay_line_MUX' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_0 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_4_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_5 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_6_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_7 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_0_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_1 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_10_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_11 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/Test_CRO_0/inst/FF_1_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/Test_CRO_0/inst/DFF_2 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/PUF_Controller_0/inst/Cycle_finish' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0 {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/PUF_Controller_0/inst/FF_0_inver' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/PUF_Controller_0/inst/DFF_1 {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6bcb69d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a7e87ae7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a7e87ae7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a7e87ae7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1df594962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.726 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17f2537e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17f2537e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.791 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1882e912f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 49 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 0 LUT, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3096.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             22  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             22  |                    22  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ee692ac9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: b4b8aaa6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 2 Global Placement | Checksum: b4b8aaa6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e77863f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d877158c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e41062ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 162aa46b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f6080161

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1037c038f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 199591dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 199591dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: da262fb9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.315 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 125b12ece

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e867e39d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: da262fb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.315. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11747f09f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11747f09f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9fea56e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d9fea56e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d9fea56e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3096.449 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2366b6014

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000
Ending Placer Task | Checksum: 1ee7525dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3096.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 3102.703 ; gain = 6.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 3113.125 ; gain = 10.422
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 3134.320 ; gain = 21.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab0013d3 ConstDB: 0 ShapeSum: 80be5d3b RouteDB: c2b6b4cf
Post Restoration Checksum: NetGraph: 995970 | NumContArr: 2a805d7f | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 44240c9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.207 ; gain = 32.125

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 44240c9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.207 ; gain = 32.125

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 44240c9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.207 ; gain = 32.125
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10c6a9cce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3177.211 ; gain = 37.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.350  | TNS=0.000  | WHS=-0.188 | THS=-28.216|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0822072 %
  Global Horizontal Routing Utilization  = 0.017693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2472
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2181
  Number of Partially Routed Nets     = 291
  Number of Node Overlaps             = 85

Phase 2 Router Initialization | Checksum: cf35f35f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: cf35f35f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3177.211 ; gain = 37.129
Phase 3 Initial Routing | Checksum: 16c665072

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f1c23d76

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14151aa0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129
Phase 4 Rip-up And Reroute | Checksum: 14151aa0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14151aa0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14151aa0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129
Phase 5 Delay and Skew Optimization | Checksum: 14151aa0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b1dab93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.811  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15c135aae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129
Phase 6 Post Hold Fix | Checksum: 15c135aae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.16639 %
  Global Horizontal Routing Utilization  = 1.28332 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16946fd63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16946fd63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cffc5b8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.811  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cffc5b8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e845a7bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 37.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.211 ; gain = 42.891
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 3227.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 130 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/Test_CRO_0/inst/A0[0]. Please evaluate your design. The cells in the loop are: design_1_i/Test_CRO_0/inst/Enable_A, design_1_i/Test_CRO_0/inst/Enable_B, design_1_i/Test_CRO_0/inst/MUX_A1, design_1_i/Test_CRO_0/inst/MUX_A2, design_1_i/Test_CRO_0/inst/MUX_A3, design_1_i/Test_CRO_0/inst/MUX_A4, design_1_i/Test_CRO_0/inst/MUX_A5, design_1_i/Test_CRO_0/inst/MUX_A6, design_1_i/Test_CRO_0/inst/MUX_A7, design_1_i/Test_CRO_0/inst/MUX_A8, design_1_i/Test_CRO_0/inst/MUX_A9, design_1_i/Test_CRO_0/inst/MUX_A10, design_1_i/Test_CRO_0/inst/MUX_A11, design_1_i/Test_CRO_0/inst/MUX_A12, design_1_i/Test_CRO_0/inst/MUX_A13... and (the first 15 of 130 listed).
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 130 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/Test_CRO_1/inst/A0[0]. Please evaluate your design. The cells in the loop are: design_1_i/Test_CRO_1/inst/Enable_A, design_1_i/Test_CRO_1/inst/Enable_B, design_1_i/Test_CRO_1/inst/MUX_A1, design_1_i/Test_CRO_1/inst/MUX_A2, design_1_i/Test_CRO_1/inst/MUX_A3, design_1_i/Test_CRO_1/inst/MUX_A4, design_1_i/Test_CRO_1/inst/MUX_A5, design_1_i/Test_CRO_1/inst/MUX_A6, design_1_i/Test_CRO_1/inst/MUX_A7, design_1_i/Test_CRO_1/inst/MUX_A8, design_1_i/Test_CRO_1/inst/MUX_A9, design_1_i/Test_CRO_1/inst/MUX_A10, design_1_i/Test_CRO_1/inst/MUX_A11, design_1_i/Test_CRO_1/inst/MUX_A12, design_1_i/Test_CRO_1/inst/MUX_A13... and (the first 15 of 130 listed).
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B1 (pin design_1_i/Test_CRO_0/inst/MUX_B1/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B10 (pin design_1_i/Test_CRO_0/inst/MUX_B10/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B11 (pin design_1_i/Test_CRO_0/inst/MUX_B11/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B12 (pin design_1_i/Test_CRO_0/inst/MUX_B12/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B13 (pin design_1_i/Test_CRO_0/inst/MUX_B13/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B14 (pin design_1_i/Test_CRO_0/inst/MUX_B14/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B15 (pin design_1_i/Test_CRO_0/inst/MUX_B15/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B16 (pin design_1_i/Test_CRO_0/inst/MUX_B16/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B17 (pin design_1_i/Test_CRO_0/inst/MUX_B17/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B18 (pin design_1_i/Test_CRO_0/inst/MUX_B18/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B19 (pin design_1_i/Test_CRO_0/inst/MUX_B19/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B2 (pin design_1_i/Test_CRO_0/inst/MUX_B2/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B20 (pin design_1_i/Test_CRO_0/inst/MUX_B20/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B21 (pin design_1_i/Test_CRO_0/inst/MUX_B21/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B22 (pin design_1_i/Test_CRO_0/inst/MUX_B22/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B23 (pin design_1_i/Test_CRO_0/inst/MUX_B23/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B24 (pin design_1_i/Test_CRO_0/inst/MUX_B24/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B25 (pin design_1_i/Test_CRO_0/inst/MUX_B25/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B26 (pin design_1_i/Test_CRO_0/inst/MUX_B26/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B27 (pin design_1_i/Test_CRO_0/inst/MUX_B27/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B28 (pin design_1_i/Test_CRO_0/inst/MUX_B28/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B29 (pin design_1_i/Test_CRO_0/inst/MUX_B29/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B3 (pin design_1_i/Test_CRO_0/inst/MUX_B3/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B30 (pin design_1_i/Test_CRO_0/inst/MUX_B30/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B31 (pin design_1_i/Test_CRO_0/inst/MUX_B31/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B32 (pin design_1_i/Test_CRO_0/inst/MUX_B32/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B33 (pin design_1_i/Test_CRO_0/inst/MUX_B33/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B34 (pin design_1_i/Test_CRO_0/inst/MUX_B34/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B35 (pin design_1_i/Test_CRO_0/inst/MUX_B35/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B36 (pin design_1_i/Test_CRO_0/inst/MUX_B36/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B37 (pin design_1_i/Test_CRO_0/inst/MUX_B37/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B38 (pin design_1_i/Test_CRO_0/inst/MUX_B38/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B39 (pin design_1_i/Test_CRO_0/inst/MUX_B39/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B4 (pin design_1_i/Test_CRO_0/inst/MUX_B4/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B40 (pin design_1_i/Test_CRO_0/inst/MUX_B40/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B41 (pin design_1_i/Test_CRO_0/inst/MUX_B41/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B42 (pin design_1_i/Test_CRO_0/inst/MUX_B42/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B43 (pin design_1_i/Test_CRO_0/inst/MUX_B43/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B44 (pin design_1_i/Test_CRO_0/inst/MUX_B44/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B45 (pin design_1_i/Test_CRO_0/inst/MUX_B45/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B46 (pin design_1_i/Test_CRO_0/inst/MUX_B46/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B47 (pin design_1_i/Test_CRO_0/inst/MUX_B47/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B48 (pin design_1_i/Test_CRO_0/inst/MUX_B48/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B49 (pin design_1_i/Test_CRO_0/inst/MUX_B49/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B5 (pin design_1_i/Test_CRO_0/inst/MUX_B5/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B50 (pin design_1_i/Test_CRO_0/inst/MUX_B50/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B51 (pin design_1_i/Test_CRO_0/inst/MUX_B51/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B52 (pin design_1_i/Test_CRO_0/inst/MUX_B52/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B53 (pin design_1_i/Test_CRO_0/inst/MUX_B53/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B54 (pin design_1_i/Test_CRO_0/inst/MUX_B54/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B55 (pin design_1_i/Test_CRO_0/inst/MUX_B55/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B56 (pin design_1_i/Test_CRO_0/inst/MUX_B56/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B57 (pin design_1_i/Test_CRO_0/inst/MUX_B57/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B58 (pin design_1_i/Test_CRO_0/inst/MUX_B58/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B59 (pin design_1_i/Test_CRO_0/inst/MUX_B59/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B6 (pin design_1_i/Test_CRO_0/inst/MUX_B6/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B60 (pin design_1_i/Test_CRO_0/inst/MUX_B60/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B61 (pin design_1_i/Test_CRO_0/inst/MUX_B61/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B62 (pin design_1_i/Test_CRO_0/inst/MUX_B62/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B63 (pin design_1_i/Test_CRO_0/inst/MUX_B63/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B64 (pin design_1_i/Test_CRO_0/inst/MUX_B64/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B7 (pin design_1_i/Test_CRO_0/inst/MUX_B7/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B8 (pin design_1_i/Test_CRO_0/inst/MUX_B8/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_0/inst/MUX_B9 (pin design_1_i/Test_CRO_0/inst/MUX_B9/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B1 (pin design_1_i/Test_CRO_1/inst/MUX_B1/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B10 (pin design_1_i/Test_CRO_1/inst/MUX_B10/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B11 (pin design_1_i/Test_CRO_1/inst/MUX_B11/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B12 (pin design_1_i/Test_CRO_1/inst/MUX_B12/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B13 (pin design_1_i/Test_CRO_1/inst/MUX_B13/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B14 (pin design_1_i/Test_CRO_1/inst/MUX_B14/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B15 (pin design_1_i/Test_CRO_1/inst/MUX_B15/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B16 (pin design_1_i/Test_CRO_1/inst/MUX_B16/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B17 (pin design_1_i/Test_CRO_1/inst/MUX_B17/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B18 (pin design_1_i/Test_CRO_1/inst/MUX_B18/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B19 (pin design_1_i/Test_CRO_1/inst/MUX_B19/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B2 (pin design_1_i/Test_CRO_1/inst/MUX_B2/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B20 (pin design_1_i/Test_CRO_1/inst/MUX_B20/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B21 (pin design_1_i/Test_CRO_1/inst/MUX_B21/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B22 (pin design_1_i/Test_CRO_1/inst/MUX_B22/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B23 (pin design_1_i/Test_CRO_1/inst/MUX_B23/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B24 (pin design_1_i/Test_CRO_1/inst/MUX_B24/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B25 (pin design_1_i/Test_CRO_1/inst/MUX_B25/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B26 (pin design_1_i/Test_CRO_1/inst/MUX_B26/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B27 (pin design_1_i/Test_CRO_1/inst/MUX_B27/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B28 (pin design_1_i/Test_CRO_1/inst/MUX_B28/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B29 (pin design_1_i/Test_CRO_1/inst/MUX_B29/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B3 (pin design_1_i/Test_CRO_1/inst/MUX_B3/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B30 (pin design_1_i/Test_CRO_1/inst/MUX_B30/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B31 (pin design_1_i/Test_CRO_1/inst/MUX_B31/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B32 (pin design_1_i/Test_CRO_1/inst/MUX_B32/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B33 (pin design_1_i/Test_CRO_1/inst/MUX_B33/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B34 (pin design_1_i/Test_CRO_1/inst/MUX_B34/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B35 (pin design_1_i/Test_CRO_1/inst/MUX_B35/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B36 (pin design_1_i/Test_CRO_1/inst/MUX_B36/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B37 (pin design_1_i/Test_CRO_1/inst/MUX_B37/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B38 (pin design_1_i/Test_CRO_1/inst/MUX_B38/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B39 (pin design_1_i/Test_CRO_1/inst/MUX_B39/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B4 (pin design_1_i/Test_CRO_1/inst/MUX_B4/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B40 (pin design_1_i/Test_CRO_1/inst/MUX_B40/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A4))+((~A1)*A2*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/Test_CRO_1/inst/MUX_B41 (pin design_1_i/Test_CRO_1/inst/MUX_B41/I3) is not included in the LUT equation: 'O6=(A1*A2)+(A1*(~A2)*(~A6))+((~A1)*A2*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'DRC PDCN-1569' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/PUF_Controller_0/inst/Cycle_counter_bit_0_1 is a gated clock net sourced by a combinational pin design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0_inver/O, cell design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/PUF_Controller_0/inst/Cycle_finish_flag is a gated clock net sourced by a combinational pin design_1_i/PUF_Controller_0/inst/Cycle_finish/O, cell design_1_i/PUF_Controller_0/inst/Cycle_finish. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/PUF_Controller_0/inst/Q_0_1 is a gated clock net sourced by a combinational pin design_1_i/PUF_Controller_0/inst/FF_0_inver/O, cell design_1_i/PUF_Controller_0/inst/FF_0_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_0_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_0_inver/O, cell design_1_i/Test_CRO_0/inst/FF_0_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_10_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_10_inver/O, cell design_1_i/Test_CRO_0/inst/FF_10_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_11_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_11_inver/O, cell design_1_i/Test_CRO_0/inst/FF_11_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_12_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_12_inver/O, cell design_1_i/Test_CRO_0/inst/FF_12_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_13_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_13_inver/O, cell design_1_i/Test_CRO_0/inst/FF_13_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_14_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_14_inver/O, cell design_1_i/Test_CRO_0/inst/FF_14_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_1_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_1_inver/O, cell design_1_i/Test_CRO_0/inst/FF_1_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_2_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_2_inver/O, cell design_1_i/Test_CRO_0/inst/FF_2_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_3_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_3_inver/O, cell design_1_i/Test_CRO_0/inst/FF_3_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_4_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_4_inver/O, cell design_1_i/Test_CRO_0/inst/FF_4_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_5_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_5_inver/O, cell design_1_i/Test_CRO_0/inst/FF_5_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_6_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_6_inver/O, cell design_1_i/Test_CRO_0/inst/FF_6_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_7_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_7_inver/O, cell design_1_i/Test_CRO_0/inst/FF_7_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_8_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_8_inver/O, cell design_1_i/Test_CRO_0/inst/FF_8_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/Q_9_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/FF_9_inver/O, cell design_1_i/Test_CRO_0/inst/FF_9_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_0/inst/to_counter is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_0/inst/Delay_line_MUX/O, cell design_1_i/Test_CRO_0/inst/Delay_line_MUX. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_0_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_0_inver/O, cell design_1_i/Test_CRO_1/inst/FF_0_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_10_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_10_inver/O, cell design_1_i/Test_CRO_1/inst/FF_10_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_11_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_11_inver/O, cell design_1_i/Test_CRO_1/inst/FF_11_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_12_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_12_inver/O, cell design_1_i/Test_CRO_1/inst/FF_12_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_13_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_13_inver/O, cell design_1_i/Test_CRO_1/inst/FF_13_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_14_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_14_inver/O, cell design_1_i/Test_CRO_1/inst/FF_14_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_1_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_1_inver/O, cell design_1_i/Test_CRO_1/inst/FF_1_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_2_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_2_inver/O, cell design_1_i/Test_CRO_1/inst/FF_2_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_3_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_3_inver/O, cell design_1_i/Test_CRO_1/inst/FF_3_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_4_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_4_inver/O, cell design_1_i/Test_CRO_1/inst/FF_4_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_5_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_5_inver/O, cell design_1_i/Test_CRO_1/inst/FF_5_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_6_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_6_inver/O, cell design_1_i/Test_CRO_1/inst/FF_6_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_7_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_7_inver/O, cell design_1_i/Test_CRO_1/inst/FF_7_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_8_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_8_inver/O, cell design_1_i/Test_CRO_1/inst/FF_8_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/Q_9_1 is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/FF_9_inver/O, cell design_1_i/Test_CRO_1/inst/FF_9_inver. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Test_CRO_1/inst/to_counter is a gated clock net sourced by a combinational pin design_1_i/Test_CRO_1/inst/Delay_line_MUX/O, cell design_1_i/Test_CRO_1/inst/Delay_line_MUX. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/PUF_Controller_0/inst/Cycle_finish is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/PUF_Controller_0/inst/FF_0_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/PUF_Controller_0/inst/DFF_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/Delay_line_MUX is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_0
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_0_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_10_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_11
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_11_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_12
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_12_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_13
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_13_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_14
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_14_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_15
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_1_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_2_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_3
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_3_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_4
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_4_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_5
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_5_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_6
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_6_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_7
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_7_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_8
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_8_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_9
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_0/inst/FF_9_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_0/inst/DFF_10
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/Delay_line_MUX is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_0
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_0_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_10_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_11
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_11_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_12
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_12_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_13
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_13_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_14
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_14_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_15
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_1_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_2
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_2_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_3
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_3_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_4
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_4_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_5
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_5_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_6
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_6_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_7
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_7_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_8
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_8_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_9
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/Test_CRO_1/inst/FF_9_inver is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/Test_CRO_1/inst/DFF_10
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 331 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3703.793 ; gain = 475.930
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 22:55:02 2024...
