#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 11 19:51:56 2022
# Process ID: 75256
# Current directory: /home/mashahed/projects/cva6/cva6/corev_apu/fpga
# Command line: vivado
# Log file: /home/mashahed/projects/cva6/cva6/corev_apu/fpga/vivado.log
# Journal file: /home/mashahed/projects/cva6/cva6/corev_apu/fpga/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3312.003 MHz, CPU Physical cores: 12, Host memory: 16742 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
pwd
/home/mashahed/projects/cva6/cva6/corev_apu/fpga
source ./scripts/prologue.tcl
# set project ariane
# create_project $project . -force -part $::env(XILINX_PART)
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
# set_property board_part $::env(XILINX_BOARD) [current_project]
# set_param general.maxThreads 8
# set_msg_config -id {[Synth 8-5858]} -new_severity "info"
# set_msg_config -id {[Synth 8-4480]} -limit 1000
source ./scripts/run.tcl
# if {$::env(BOARD) eq "genesys2"} {
#     add_files -fileset constrs_1 -norecurse constraints/genesys-2.xdc
# } elseif {$::env(BOARD) eq "kc705"} {
#       add_files -fileset constrs_1 -norecurse constraints/kc705.xdc
# } elseif {$::env(BOARD) eq "vc707"} {
#       add_files -fileset constrs_1 -norecurse constraints/vc707.xdc
# } else {
#       exit 1
# }
# read_ip { \
#       "xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.xci" \
#       "xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci" \
#       "xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci" \
#       "xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.xci" \
#       "xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.xci" \
#       "xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci" \
#       "xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci" \
#       "xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci" \
# }
# set_property include_dirs { "src/axi_sd_bridge/include" "../../common/submodules/common_cells/include" "../axi/include" "../register_interface/include"} [current_fileset]
# source scripts/add_sources.tcl
## read_vhdl {/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd}
## read_verilog -sv {/home/mashahed/projects/cva6/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/riscv_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/ariane_rvfi_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/std_cache_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/wt_cache_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/cvxif_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/register_interface/src/reg_intf.sv /home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/rvfi_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv /home/mashahed/projects/cva6/cva6/core/include/ariane_axi_pkg.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_pkg.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cf_math_pkg.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv}
## read_verilog -sv {/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_gating.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/mock_uart.sv /home/mashahed/projects/cva6/cva6/common/local/util/sram.sv}
## read_verilog -sv {/home/mashahed/projects/cva6/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv}
WARNING: [filemgmt 56-12] File '/home/mashahed/projects/cva6/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog -sv {/home/mashahed/projects/cva6/cva6/core/serdiv.sv /home/mashahed/projects/cva6/cva6/core/issue_stage.sv /home/mashahed/projects/cva6/cva6/core/cvxif_fu.sv /home/mashahed/projects/cva6/cva6/core/branch_unit.sv /home/mashahed/projects/cva6/cva6/core/ariane_regfile_ff.sv /home/mashahed/projects/cva6/cva6/core/dromajo_ram.sv /home/mashahed/projects/cva6/cva6/core/controller.sv /home/mashahed/projects/cva6/cva6/core/commit_stage.sv /home/mashahed/projects/cva6/cva6/core/re_name.sv /home/mashahed/projects/cva6/cva6/core/ariane.sv /home/mashahed/projects/cva6/cva6/core/csr_buffer.sv /home/mashahed/projects/cva6/cva6/core/decoder.sv /home/mashahed/projects/cva6/cva6/core/ex_stage.sv /home/mashahed/projects/cva6/cva6/core/scoreboard.sv /home/mashahed/projects/cva6/cva6/core/store_buffer.sv /home/mashahed/projects/cva6/cva6/core/store_unit.sv /home/mashahed/projects/cva6/cva6/core/mult.sv /home/mashahed/projects/cva6/cva6/core/axi_adapter.sv /home/mashahed/projects/cva6/cva6/core/fpu_wrap.sv /home/mashahed/projects/cva6/cva6/core/csr_regfile.sv /home/mashahed/projects/cva6/cva6/core/load_store_unit.sv /home/mashahed/projects/cva6/cva6/core/id_stage.sv /home/mashahed/projects/cva6/cva6/core/multiplier.sv /home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv /home/mashahed/projects/cva6/cva6/core/axi_shim.sv /home/mashahed/projects/cva6/cva6/core/alu.sv /home/mashahed/projects/cva6/cva6/core/instr_realign.sv /home/mashahed/projects/cva6/cva6/core/perf_counters.sv /home/mashahed/projects/cva6/cva6/core/cva6.sv /home/mashahed/projects/cva6/cva6/core/amo_buffer.sv /home/mashahed/projects/cva6/cva6/core/load_unit.sv /home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_fmt_slice.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_divsqrt_multi.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma_multi.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_classifier.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_noncomp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_block.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_top.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv /home/mashahed/projects/cva6/cva6/core/frontend/instr_scan.sv /home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv /home/mashahed/projects/cva6/cva6/core/frontend/bht.sv /home/mashahed/projects/cva6/cva6/core/frontend/btb.sv /home/mashahed/projects/cva6/cva6/core/frontend/ras.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/tag_cmp.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/cache_ctrl.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/amo_alu.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_axi_adapter.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/std_nbdcache.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_ctrl.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/miss_handler.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/std_cache_subsystem.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/cva6_icache.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_l15_adapter.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_mem.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_cache_subsystem.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache.sv /home/mashahed/projects/cva6/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv /home/mashahed/projects/cva6/cva6/corev_apu/bootrom/dromajo_bootrom.sv /home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv /home/mashahed/projects/cva6/cva6/corev_apu/clint/clint.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/timer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv /home/mashahed/projects/cva6/cva6/core/pmp/src/pmp_entry.sv /home/mashahed/projects/cva6/cva6/core/pmp/src/pmp.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv /home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/rv_plic_target.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv /home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_top.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_top.sv /home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/mashahed/projects/cva6/cva6/corev_apu/register_interface/src/apb_to_reg.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_multicut.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/generic_fifo.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/pulp_sync.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/find_first_one.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen_bypass.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_mux.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_demux.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/exp_backoff.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/addr_decode.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_register.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_cut.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_join.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_delayer.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_to_axi_lite.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_id_prepend.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_err_slv.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_mux.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv /home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/unread.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/sync.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/sync_wedge.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/edge_detect.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_arbiter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_arbiter_flushable.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v1.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/popcount.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/rrarbiter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_delay.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lfsr.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lfsr_8bit.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lfsr_16bit.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv /home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/shift_reg.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_gating.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv /home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_testharness.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/ariane_peripherals.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/rvfi_tracer.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/uart.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/SimDTM.sv /home/mashahed/projects/cva6/cva6/corev_apu/tb/common/SimJTAG.sv /home/mashahed/projects/cva6/cva6/core/mmu_sv39/tlb.sv /home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv /home/mashahed/projects/cva6/cva6/core/mmu_sv39/ptw.sv}
WARNING: [filemgmt 56-12] File '/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv' cannot be added to the project because it already exists in the project, skipping this file
## read_verilog -sv {/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/fan_ctrl.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_xilinx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_32.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/oddr.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/iddr.sv /home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/framing_top.sv}
# set_property top ${project}_xilinx [current_fileset]
# if {$::env(BOARD) eq "genesys2"} {
#     read_verilog -sv {src/genesysii.svh ../../common/submodules/common_cells/include/common_cells/registers.svh}
#     set file "src/genesysii.svh"
#     set registers "../../common/submodules/common_cells/include/common_cells/registers.svh"
# } elseif {$::env(BOARD) eq "kc705"} {
#       read_verilog -sv {src/kc705.svh ../../common/submodules/common_cells/include/common_cells/registers.svh}
#       set file "src/kc705.svh"
#       set registers "../../common/submodules/common_cells/include/common_cells/registers.svh"
# } elseif {$::env(BOARD) eq "vc707"} {
#       read_verilog -sv {src/vc707.svh ../../common/submodules/common_cells/include/common_cells/registers.svh}
#       set file "src/vc707.svh"
#       set registers "../../common/submodules/common_cells/include/common_cells/registers.svh"
# } else {
#     exit 1
# }
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file" "$registers"]]
# set_property -dict { file_type {Verilog Header} is_global_include 1} -objects $file_obj
# update_compile_order -fileset sources_1
# add_files -fileset constrs_1 -norecurse constraints/$project.xdc
# synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: ariane_xilinx
INFO: [Device 21-403] Loading part xc7k325tffg900-2
WARNING: [Synth 8-2507] parameter declaration becomes local in rgmii_lfsr with formal parameter declaration list [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7865.012 ; gain = 0.000 ; free physical = 8056 ; free virtual = 11843
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_xilinx.sv:14]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'bootrom_64' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'bootrom_64' (1#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rstgen_bypass' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen_bypass' (2#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (3#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar_intf' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:242]
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 2 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 10 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 2 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 10 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 10 - type: integer 
	Parameter NoRules bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (4#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:19]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:576]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (5#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (6#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:576]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (7#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (8#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (10#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (12#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (12#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (13#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (14#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (15#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (16#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (17#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_mux.sv:27]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 2 - type: integer 
	Parameter MaxWTrans bound to: 1 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_id_prepend.sv:18]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (18#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_id_prepend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized7' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (19#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_mux.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (20#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar_intf' (21#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:242]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:101]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_inverter' [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_inverter' (22#1) [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_mux2' [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_mux2' (23#1) [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (24#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src' (25#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst' (26#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src__parameterized0' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst__parameterized0' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase__parameterized0' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (28#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (29#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:360]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (29#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (29#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (30#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:72]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (31#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (32#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:351]
WARNING: [Synth 8-6014] Unused sequential element word_enable32_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (33#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (34#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi2mem' [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:230]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:285]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem' (35#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_adapter' [/home/mashahed/projects/cva6/cva6/core/axi_adapter.sv:19]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/axi_adapter.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (36#1) [/home/mashahed/projects/cva6/cva6/core/axi_adapter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/mashahed/projects/cva6/cva6/core/ariane.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cvxif_example_coprocessor' [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [/home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv:10]
	Parameter NbInstr bound to: 32'sb00000000000000000000000000000010 
	Parameter CoproInstr bound to: 140'b00000000000000000000000000101011000000000000000000000000011111111000000000000000000000000000000101101100000000000000000000000001111111110000 
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [/home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized6' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized6' (37#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (37#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (37#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
WARNING: [Synth 8-3848] Net x_mem_valid_o in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:34]
WARNING: [Synth 8-3848] Net x_mem_req_o[id] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[addr] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[mode] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[we] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[size] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[wdata] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[last] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[spec] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'cvxif_example_coprocessor' (38#1) [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/mashahed/projects/cva6/cva6/core/cva6.sv:26]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:18]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_scan' [/home/mashahed/projects/cva6/cva6/core/frontend/instr_scan.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'instr_scan' (39#1) [/home/mashahed/projects/cva6/cva6/core/frontend/instr_scan.sv:18]
INFO: [Synth 8-6157] synthesizing module 'instr_realign' [/home/mashahed/projects/cva6/cva6/core/instr_realign.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_realign' (40#1) [/home/mashahed/projects/cva6/cva6/core/instr_realign.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:171]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:171]
INFO: [Synth 8-6157] synthesizing module 'ras' [/home/mashahed/projects/cva6/cva6/core/frontend/ras.sv:17]
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-5858] RAM stack_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM stack_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ras' (41#1) [/home/mashahed/projects/cva6/cva6/core/frontend/ras.sv:17]
INFO: [Synth 8-6157] synthesizing module 'btb' [/home/mashahed/projects/cva6/cva6/core/frontend/btb.sv:17]
	Parameter NR_ENTRIES bound to: 32 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/btb.sv:40]
INFO: [Synth 8-6157] synthesizing module 'unread' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/unread.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'unread' (42#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/unread.sv:16]
WARNING: [Synth 8-5856] 3D RAM btb_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM btb_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'btb' (43#1) [/home/mashahed/projects/cva6/cva6/core/frontend/btb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'bht' [/home/mashahed/projects/cva6/cva6/core/frontend/bht.sv:17]
	Parameter NR_ENTRIES bound to: 128 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/bht.sv:38]
WARNING: [Synth 8-5856] 3D RAM bht_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bht_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'bht' (44#1) [/home/mashahed/projects/cva6/cva6/core/frontend/bht.sv:17]
INFO: [Synth 8-6157] synthesizing module 'instr_queue' [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:46]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized7' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized7' (44#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/popcount.sv:19]
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'popcount' (45#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/popcount.sv:19]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:237]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:237]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized8' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized8' (45#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:323]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:324]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:326]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:327]
INFO: [Synth 8-6155] done synthesizing module 'instr_queue' (46#1) [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (47#1) [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [/home/mashahed/projects/cva6/cva6/core/id_stage.sv:16]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:41]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:205]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'compressed_decoder' (48#1) [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:483]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:519]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:544]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:580]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:611]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:627]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:650]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:673]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:704]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:712]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/decoder.sv:712]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:723]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:728]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:735]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:756]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:804]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:859]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/decoder.sv:859]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:870]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:875]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:882]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:907]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:926]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (49#1) [/home/mashahed/projects/cva6/cva6/core/decoder.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (50#1) [/home/mashahed/projects/cva6/cva6/core/id_stage.sv:16]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:550]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-6155] done synthesizing module 're_name' (51#1) [/home/mashahed/projects/cva6/cva6/core/re_name.sv:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
INFO: [Synth 8-5858] RAM commit_instr_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:219]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:233]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:238]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:455]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:456]
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu_wrap.sv:421]
	Parameter Features[Width] bound to: 64 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 5'b11000 
	Parameter Features[IntFmtMask] bound to: 4'b0011 
	Parameter Implementation[PipeRegs][0][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 2 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:533]
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:533]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv:45]
INFO: [Synth 8-5858] RAM mid_pipe_info_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:379]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_valid_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:370]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_target_q_reg[1] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:376]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_aux_q_reg[1] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:377]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_valid_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:370]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_target_q_reg[2] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:376]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_aux_q_reg[2] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:377]
WARNING: [Synth 8-3848] Net ifmt_slice_result[1] in module/entity fpnew_opgroup_multifmt_slice__parameterized0 does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:80]
WARNING: [Synth 8-3848] Net ifmt_slice_result[0] in module/entity fpnew_opgroup_multifmt_slice__parameterized0 does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:80]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
WARNING: [Synth 8-3848] Net fpu_exception_o[tval] in module/entity fpu_wrap does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu_wrap.sv:31]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/branch_unit.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/ex_stage.sv:209]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-5858] RAM tags_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM content_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM tags_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM content_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/ptw.sv:118]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/ptw.sv:119]
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter NR_ENTRIES bound to: 8 - type: integer 
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter WIDTH bound to: 32'b00000000000000000000000000111000 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/pmp/src/pmp_entry.sv:40]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:220]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:245]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:256]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:258]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:362]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:372]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:391]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:393]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/store_unit.sv:184]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/store_buffer.sv:136]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/store_buffer.sv:137]
INFO: [Synth 8-5858] RAM speculative_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM commit_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM speculative_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM commit_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/amo_buffer.sv:52]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/load_unit.sv:106]
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:793]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:802]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:411]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:418]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:429]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:436]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:449]
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DmBaseAddress bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter NrCommitPorts bound to: 32'b00000000000000000000000000000010 
	Parameter NrPMPEntries bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:366]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:462]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:462]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:497]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:508]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:689]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:708]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:757]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:765]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:780]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:783]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:789]
INFO: [Synth 8-5858] RAM pmpcfg_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM pmpcfg_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter RdTxId bound to: 2'b00 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 45 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter SIM_INIT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000000100 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000010 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter RdTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:109]
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000011 
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/exp_backoff.sv:59]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv:321]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv:321]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv:321]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-5858] RAM tx_stat_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM wbuffer_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM wbuffer_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM tx_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-3848] Net axi_req_o[aw][user] in module/entity axi_shim does not have driver. [/home/mashahed/projects/cva6/cva6/core/axi_shim.sv:61]
WARNING: [Synth 8-3848] Net axi_req_o[w][user] in module/entity axi_shim does not have driver. [/home/mashahed/projects/cva6/cva6/core/axi_shim.sv:61]
WARNING: [Synth 8-3848] Net axi_req_o[ar][user] in module/entity axi_shim does not have driver. [/home/mashahed/projects/cva6/cva6/core/axi_shim.sv:61]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter NR_CORES bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv:78]
WARNING: [Synth 8-3848] Net axi_resp_o[b][user] in module/entity axi_lite_interface does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-3848] Net axi_resp_o[r][user] in module/entity axi_lite_interface does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv:27]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:230]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:285]
	Parameter AxiAddrWidth bound to: 64 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 1 - type: integer 
	Parameter InclUART bound to: 1'b1 
	Parameter InclSPI bound to: 1'b1 
	Parameter InclEthernet bound to: 1'b1 
	Parameter InclGPIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apb_uart' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (116#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (117#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (118#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (119#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (120#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (121#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (122#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (122#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (123#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (124#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (125#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (125#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (126#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:1006]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:516]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iIER_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:429]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iMCR_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (127#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:230]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:285]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv:86]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rgmii_tx_clk_rise_reg was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv:118]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
WARNING: [Synth 8-3848] Net tx_fifo_overflow in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:95]
WARNING: [Synth 8-3848] Net tx_fifo_bad_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:96]
WARNING: [Synth 8-3848] Net tx_fifo_good_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:97]
WARNING: [Synth 8-3848] Net rx_fifo_overflow in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:100]
WARNING: [Synth 8-3848] Net rx_fifo_bad_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:101]
WARNING: [Synth 8-3848] Net rx_fifo_good_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:102]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter AXI4_ADDRESS_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001100011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/timer.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/timer.sv:116]
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter ALGORITHM bound to: SEQUENTIAL - type: string 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
WARNING: [Synth 8-87] always_comb on 'ip_re_o_reg' did not result in combinational logic [/home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
WARNING: [Synth 8-3848] Net gen_ethernet.eth_int_n in module/entity ariane_peripherals does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:514]
WARNING: [Synth 8-3848] Net gen_ethernet.eth_pme_n in module/entity ariane_peripherals does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:514]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter NumIn bound to: 2 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-3848] Net master\.aw_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:50]
WARNING: [Synth 8-3848] Net master\.w_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:57]
WARNING: [Synth 8-3848] Net master\.b_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:59]
WARNING: [Synth 8-3848] Net master\.b_resp in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:60]
WARNING: [Synth 8-3848] Net master\.b_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:61]
WARNING: [Synth 8-3848] Net master\.b_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:62]
WARNING: [Synth 8-3848] Net master\.ar_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:77]
WARNING: [Synth 8-3848] Net master\.r_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:79]
WARNING: [Synth 8-3848] Net master\.r_data in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:80]
WARNING: [Synth 8-3848] Net master\.r_resp in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:81]
WARNING: [Synth 8-3848] Net master\.r_last in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:82]
WARNING: [Synth 8-3848] Net master\.r_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:83]
WARNING: [Synth 8-3848] Net master\.r_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:84]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:37]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_addr in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:38]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_len in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:39]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_size in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:40]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_burst in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:41]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_lock in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:42]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_cache in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:43]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_prot in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:44]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_qos in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:45]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_atop in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:46]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_region in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:47]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:48]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:49]
WARNING: [Synth 8-3848] Net master_to_dm\.w_data in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:52]
WARNING: [Synth 8-3848] Net master_to_dm\.w_strb in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:53]
WARNING: [Synth 8-3848] Net master_to_dm\.w_last in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:54]
WARNING: [Synth 8-3848] Net master_to_dm\.w_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:55]
WARNING: [Synth 8-3848] Net master_to_dm\.w_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:56]
WARNING: [Synth 8-3848] Net master_to_dm\.b_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:63]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:65]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_addr in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:66]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_len in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:67]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_size in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:68]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_burst in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:69]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_lock in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:70]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_cache in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:71]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_prot in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:72]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_qos in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:73]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_region in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:74]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:75]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:76]
WARNING: [Synth 8-3848] Net master_to_dm\.r_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:85]
WARNING: [Synth 8-7129] Port rr_i[0] in module rr_arb_tree__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSLVERR in module axi2apb_64_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wdata][31] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][3] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][2] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][1] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][0] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_o\.clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[9] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[8] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[7] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[6] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[5] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[4] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_overflow in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_bad_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_good_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_overflow in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_bad_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_good_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_int_n in module rgmii_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_pme_n in module rgmii_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_size[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_size[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_size[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_lock in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_prot[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_prot[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_prot[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[5] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[4] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_user[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.w_user[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_size[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_size[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_size[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_lock in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_prot[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_prot[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_prot[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_user[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXCLEAR in module uart_receiver is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 8357.332 ; gain = 492.320 ; free physical = 7580 ; free virtual = 11378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 8369.207 ; gain = 504.195 ; free physical = 7721 ; free virtual = 11519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 8369.207 ; gain = 504.195 ; free physical = 7721 ; free virtual = 11519
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.dcp' for cell 'i_xlnx_axi_clock_converter_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.dcp' for cell 'i_xlnx_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.dcp' for cell 'i_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.dcp' for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.dcp' for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.dcp' for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 8404.895 ; gain = 0.000 ; free physical = 7485 ; free virtual = 11283
INFO: [Netlist 29-17] Analyzing 873 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_xlnx_clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc] for cell 'i_ddr'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc:544]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc:551]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc] for cell 'i_ddr'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc:19]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8878.910 ; gain = 0.000 ; free physical = 7240 ; free virtual = 11039
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances
  RAMB16_S9_S36 => RAMB36E1: 10 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 8991.629 ; gain = 1126.617 ; free physical = 7214 ; free virtual = 11021
477 Infos, 290 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:17 . Memory (MB): peak = 8991.629 ; gain = 1126.617 ; free physical = 7214 ; free virtual = 11021
# set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
# launch_runs synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Feb 11 19:54:23 2022] Launched synth_1...
Run output will be captured here: /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Feb 11 19:54:23 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:54:28 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:54:33 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:54:38 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:54:48 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:54:58 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:55:08 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:55:18 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:55:38 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:55:58 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:56:18 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:56:38 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:57:18 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:57:58 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:58:38 2022] Waiting for synth_1 to finish...
[Fri Feb 11 19:59:18 2022] Waiting for synth_1 to finish...
[Fri Feb 11 20:00:38 2022] Waiting for synth_1 to finish...
[Fri Feb 11 20:01:58 2022] Waiting for synth_1 to finish...
[Fri Feb 11 20:03:18 2022] Waiting for synth_1 to finish...
[Fri Feb 11 20:04:38 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ariane_xilinx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ariane_xilinx.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: synth_design -top ariane_xilinx -part xc7k325tffg900-2 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75690
WARNING: [Synth 8-2507] parameter declaration becomes local in rgmii_lfsr with formal parameter declaration list [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2766.480 ; gain = 0.000 ; free physical = 5381 ; free virtual = 9189
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_xilinx.sv:14]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'bootrom_64' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'bootrom_64' (1#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rstgen_bypass' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen_bypass' (2#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (3#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar_intf' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:242]
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 2 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 10 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 2 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 10 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 10 - type: integer 
	Parameter NoRules bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (4#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:19]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:576]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (5#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (6#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:576]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (7#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (8#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (10#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (11#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (12#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_demux.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (12#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (13#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (14#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (15#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (15#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (16#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (17#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_mux.sv:27]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 2 - type: integer 
	Parameter MaxWTrans bound to: 1 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_id_prepend.sv:18]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (18#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_id_prepend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized7' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (18#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (19#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_mux.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (20#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar_intf' (21#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi/src/axi_xbar.sv:242]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:101]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_inverter' [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_inverter' (22#1) [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_mux2' [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_mux2' (23#1) [/home/mashahed/projects/cva6/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (24#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src' (25#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst' (26#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src__parameterized0' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst__parameterized0' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase__parameterized0' (27#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (28#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (29#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:360]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (29#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (29#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (30#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:72]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (31#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (32#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:351]
WARNING: [Synth 8-6014] Unused sequential element word_enable32_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (33#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (34#1) [/home/mashahed/projects/cva6/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi2mem' [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:230]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:285]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem' (35#1) [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_adapter' [/home/mashahed/projects/cva6/cva6/core/axi_adapter.sv:19]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/axi_adapter.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (36#1) [/home/mashahed/projects/cva6/cva6/core/axi_adapter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/mashahed/projects/cva6/cva6/core/ariane.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cvxif_example_coprocessor' [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [/home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv:10]
	Parameter NbInstr bound to: 32'sb00000000000000000000000000000010 
	Parameter CoproInstr bound to: 140'b00000000000000000000000000101011000000000000000000000000011111111000000000000000000000000000000101101100000000000000000000000001111111110000 
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [/home/mashahed/projects/cva6/cva6/core/cvxif_example/instr_decoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized6' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized6' (37#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (37#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (37#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/counter.sv:14]
WARNING: [Synth 8-3848] Net x_mem_valid_o in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:34]
WARNING: [Synth 8-3848] Net x_mem_req_o[id] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[addr] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[mode] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[we] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[size] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[wdata] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[last] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
WARNING: [Synth 8-3848] Net x_mem_req_o[spec] in module/entity cvxif_example_coprocessor does not have driver. [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'cvxif_example_coprocessor' (38#1) [/home/mashahed/projects/cva6/cva6/core/cvxif_example/cvxif_example_coprocessor.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/mashahed/projects/cva6/cva6/core/cva6.sv:26]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:18]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_scan' [/home/mashahed/projects/cva6/cva6/core/frontend/instr_scan.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'instr_scan' (39#1) [/home/mashahed/projects/cva6/cva6/core/frontend/instr_scan.sv:18]
INFO: [Synth 8-6157] synthesizing module 'instr_realign' [/home/mashahed/projects/cva6/cva6/core/instr_realign.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_realign' (40#1) [/home/mashahed/projects/cva6/cva6/core/instr_realign.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:171]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:171]
INFO: [Synth 8-6157] synthesizing module 'ras' [/home/mashahed/projects/cva6/cva6/core/frontend/ras.sv:17]
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-5858] RAM stack_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM stack_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ras' (41#1) [/home/mashahed/projects/cva6/cva6/core/frontend/ras.sv:17]
INFO: [Synth 8-6157] synthesizing module 'btb' [/home/mashahed/projects/cva6/cva6/core/frontend/btb.sv:17]
	Parameter NR_ENTRIES bound to: 32 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/btb.sv:40]
INFO: [Synth 8-6157] synthesizing module 'unread' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/unread.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'unread' (42#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/unread.sv:16]
WARNING: [Synth 8-5856] 3D RAM btb_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM btb_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'btb' (43#1) [/home/mashahed/projects/cva6/cva6/core/frontend/btb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'bht' [/home/mashahed/projects/cva6/cva6/core/frontend/bht.sv:17]
	Parameter NR_ENTRIES bound to: 128 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/bht.sv:38]
WARNING: [Synth 8-5856] 3D RAM bht_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bht_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'bht' (44#1) [/home/mashahed/projects/cva6/cva6/core/frontend/bht.sv:17]
INFO: [Synth 8-6157] synthesizing module 'instr_queue' [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:46]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized7' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized7' (44#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/popcount.sv:19]
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'popcount' (45#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/popcount.sv:19]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:237]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:237]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized8' [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized8' (45#1) [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:323]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:324]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:326]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:327]
INFO: [Synth 8-6155] done synthesizing module 'instr_queue' (46#1) [/home/mashahed/projects/cva6/cva6/core/frontend/instr_queue.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (47#1) [/home/mashahed/projects/cva6/cva6/core/frontend/frontend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [/home/mashahed/projects/cva6/cva6/core/id_stage.sv:16]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:41]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:205]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'compressed_decoder' (48#1) [/home/mashahed/projects/cva6/cva6/core/compressed_decoder.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:483]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:519]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:544]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:580]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:611]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:627]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:650]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:673]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:704]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:712]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/decoder.sv:712]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:723]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:728]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:735]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:756]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:804]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:859]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/decoder.sv:859]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:870]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:875]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:882]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:907]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/decoder.sv:926]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (49#1) [/home/mashahed/projects/cva6/cva6/core/decoder.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (50#1) [/home/mashahed/projects/cva6/cva6/core/id_stage.sv:16]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:550]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-6155] done synthesizing module 're_name' (51#1) [/home/mashahed/projects/cva6/cva6/core/re_name.sv:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:504]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:521]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:538]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
INFO: [Synth 8-5858] RAM commit_instr_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/mashahed/projects/cva6/cva6/core/scoreboard.sv:367]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:219]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:233]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:238]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:455]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/issue_read_operands.sv:456]
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu_wrap.sv:421]
	Parameter Features[Width] bound to: 64 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 5'b11000 
	Parameter Features[IntFmtMask] bound to: 4'b0011 
	Parameter Implementation[PipeRegs][0][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 2 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:533]
	Parameter OpGroup bound to: 2'b00 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:533]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b11000 
	Parameter IntFmtMask bound to: 4'b0011 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFmtConfig bound to: 5'b11000 
	Parameter IntFmtConfig bound to: 4'b0011 
	Parameter NumPipeRegs bound to: 2 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_rounding.sv:45]
INFO: [Synth 8-5858] RAM mid_pipe_info_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:375]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_cast_multi.sv:379]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_valid_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:370]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_target_q_reg[1] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:376]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_aux_q_reg[1] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:377]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_valid_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:370]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_target_q_reg[2] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:376]
WARNING: [Synth 8-6014] Unused sequential element target_regs.byp_pipe_aux_q_reg[2] was removed.  [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:377]
WARNING: [Synth 8-3848] Net ifmt_slice_result[1] in module/entity fpnew_opgroup_multifmt_slice__parameterized0 does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:80]
WARNING: [Synth 8-3848] Net ifmt_slice_result[0] in module/entity fpnew_opgroup_multifmt_slice__parameterized0 does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_opgroup_multifmt_slice.sv:80]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
WARNING: [Synth 8-3848] Net fpu_exception_o[tval] in module/entity fpu_wrap does not have driver. [/home/mashahed/projects/cva6/cva6/core/fpu_wrap.sv:31]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/branch_unit.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/ex_stage.sv:209]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-5858] RAM tags_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM content_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM tags_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM content_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/ptw.sv:118]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/ptw.sv:119]
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter NR_ENTRIES bound to: 8 - type: integer 
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter WIDTH bound to: 32'b00000000000000000000000000111000 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/pmp/src/pmp_entry.sv:40]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:220]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:245]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:256]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:258]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:362]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:372]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:391]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:393]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/mashahed/projects/cva6/cva6/core/mmu_sv39/mmu.sv:438]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/store_unit.sv:184]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/store_buffer.sv:136]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/store_buffer.sv:137]
INFO: [Synth 8-5858] RAM speculative_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM commit_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM speculative_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM commit_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/amo_buffer.sv:52]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/load_unit.sv:106]
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:793]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/core/include/ariane_pkg.sv:802]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:411]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:418]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:429]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:436]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/load_store_unit.sv:449]
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DmBaseAddress bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter NrCommitPorts bound to: 32'b00000000000000000000000000000010 
	Parameter NrPMPEntries bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:366]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:462]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:462]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:497]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:508]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:689]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:708]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:757]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:765]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:780]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:783]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/core/csr_regfile.sv:789]
INFO: [Synth 8-5858] RAM pmpcfg_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM pmpcfg_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter RdTxId bound to: 2'b00 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 45 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter SIM_INIT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000000100 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000010 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter RdTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:109]
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000011 
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mashahed/projects/cva6/cva6/common/submodules/common_cells/src/exp_backoff.sv:59]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv:321]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv:321]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/mashahed/projects/cva6/cva6/core/cache_subsystem/wt_dcache_missunit.sv:321]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter LockIn bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-5858] RAM tx_stat_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM wbuffer_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM wbuffer_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM tx_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-3848] Net axi_req_o[aw][user] in module/entity axi_shim does not have driver. [/home/mashahed/projects/cva6/cva6/core/axi_shim.sv:61]
WARNING: [Synth 8-3848] Net axi_req_o[w][user] in module/entity axi_shim does not have driver. [/home/mashahed/projects/cva6/cva6/core/axi_shim.sv:61]
WARNING: [Synth 8-3848] Net axi_req_o[ar][user] in module/entity axi_shim does not have driver. [/home/mashahed/projects/cva6/cva6/core/axi_shim.sv:61]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter NR_CORES bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv:78]
WARNING: [Synth 8-3848] Net axi_resp_o[b][user] in module/entity axi_lite_interface does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-3848] Net axi_resp_o[r][user] in module/entity axi_lite_interface does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/clint/axi_lite_interface.sv:27]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:230]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:285]
	Parameter AxiAddrWidth bound to: 64 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 1 - type: integer 
	Parameter InclUART bound to: 1'b1 
	Parameter InclSPI bound to: 1'b1 
	Parameter InclEthernet bound to: 1'b1 
	Parameter InclGPIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apb_uart' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (116#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (117#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (118#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (119#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (120#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (121#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (122#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (122#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (123#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (124#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (125#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (125#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (126#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:1006]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:516]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iIER_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:429]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iMCR_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (127#1) [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:230]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:285]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv:86]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rgmii_tx_clk_rise_reg was removed.  [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv:118]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
WARNING: [Synth 8-3848] Net tx_fifo_overflow in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:95]
WARNING: [Synth 8-3848] Net tx_fifo_bad_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:96]
WARNING: [Synth 8-3848] Net tx_fifo_good_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:97]
WARNING: [Synth 8-3848] Net rx_fifo_overflow in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:100]
WARNING: [Synth 8-3848] Net rx_fifo_bad_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:101]
WARNING: [Synth 8-3848] Net rx_fifo_good_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:102]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter AXI4_ADDRESS_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001100011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/timer.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/apb_timer/timer.sv:116]
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter ALGORITHM bound to: SEQUENTIAL - type: string 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
WARNING: [Synth 8-87] always_comb on 'ip_re_o_reg' did not result in combinational logic [/home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
WARNING: [Synth 8-3848] Net gen_ethernet.eth_int_n in module/entity ariane_peripherals does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:514]
WARNING: [Synth 8-3848] Net gen_ethernet.eth_pme_n in module/entity ariane_peripherals does not have driver. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:514]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-226] default block is never used [/home/mashahed/projects/cva6/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter NumIn bound to: 2 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
WARNING: [Synth 8-3848] Net master\.aw_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:50]
WARNING: [Synth 8-3848] Net master\.w_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:57]
WARNING: [Synth 8-3848] Net master\.b_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:59]
WARNING: [Synth 8-3848] Net master\.b_resp in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:60]
WARNING: [Synth 8-3848] Net master\.b_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:61]
WARNING: [Synth 8-3848] Net master\.b_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:62]
WARNING: [Synth 8-3848] Net master\.ar_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:77]
WARNING: [Synth 8-3848] Net master\.r_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:79]
WARNING: [Synth 8-3848] Net master\.r_data in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:80]
WARNING: [Synth 8-3848] Net master\.r_resp in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:81]
WARNING: [Synth 8-3848] Net master\.r_last in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:82]
WARNING: [Synth 8-3848] Net master\.r_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:83]
WARNING: [Synth 8-3848] Net master\.r_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:84]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:37]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_addr in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:38]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_len in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:39]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_size in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:40]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_burst in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:41]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_lock in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:42]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_cache in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:43]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_prot in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:44]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_qos in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:45]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_atop in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:46]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_region in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:47]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:48]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:49]
WARNING: [Synth 8-3848] Net master_to_dm\.w_data in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:52]
WARNING: [Synth 8-3848] Net master_to_dm\.w_strb in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:53]
WARNING: [Synth 8-3848] Net master_to_dm\.w_last in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:54]
WARNING: [Synth 8-3848] Net master_to_dm\.w_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:55]
WARNING: [Synth 8-3848] Net master_to_dm\.w_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:56]
WARNING: [Synth 8-3848] Net master_to_dm\.b_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:63]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_id in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:65]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_addr in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:66]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_len in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:67]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_size in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:68]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_burst in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:69]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_lock in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:70]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_cache in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:71]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_prot in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:72]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_qos in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:73]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_region in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:74]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_user in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:75]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_valid in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:76]
WARNING: [Synth 8-3848] Net master_to_dm\.r_ready in module/entity ariane_xilinx does not have driver. [/home/mashahed/projects/cva6/cva6/core/include/axi_intf.sv:85]
WARNING: [Synth 8-7129] Port rr_i[0] in module rr_arb_tree__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSLVERR in module axi2apb_64_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wdata][31] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][3] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][2] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][1] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_i[wstrb][0] in module plic_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_o\.clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module apb_to_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[9] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[8] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[7] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[6] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[5] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[4] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_overflow in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_bad_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_good_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_overflow in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_bad_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_fifo_good_frame in module eth_mac_1g_rgmii_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_int_n in module rgmii_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_pme_n in module rgmii_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_size[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_size[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_size[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_lock in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_cache[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_prot[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_prot[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_prot[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_qos[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[5] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[4] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_atop[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_region[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.aw_user[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.w_user[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_size[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_size[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_size[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_lock in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_cache[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_prot[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_prot[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_prot[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_qos[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[3] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[2] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[1] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_region[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave\.ar_user[0] in module axi2mem__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXCLEAR in module uart_receiver is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3216.902 ; gain = 450.422 ; free physical = 5546 ; free virtual = 9366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3228.777 ; gain = 462.297 ; free physical = 5686 ; free virtual = 9506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3228.777 ; gain = 462.297 ; free physical = 5686 ; free virtual = 9506
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3240.652 ; gain = 0.000 ; free physical = 5477 ; free virtual = 9298
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc] for cell 'i_ddr'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc] for cell 'i_ddr'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen/xlnx_clk_gen_in_context.xdc] for cell 'i_xlnx_clk_gen'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen/xlnx_clk_gen_in_context.xdc] for cell 'i_xlnx_clk_gen'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter/xlnx_axi_clock_converter_in_context.xdc] for cell 'i_xlnx_axi_clock_converter_ddr'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter/xlnx_axi_clock_converter_in_context.xdc] for cell 'i_xlnx_axi_clock_converter_ddr'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio/xlnx_axi_gpio_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio/xlnx_axi_gpio_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi/xlnx_axi_quad_spi_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi/xlnx_axi_quad_spi_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_xlnx_clk_gen'. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out2_xlnx_clk_gen]'. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C'. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc:127]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ariane_xilinx_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc:19]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3619.902 ; gain = 0.000 ; free physical = 5133 ; free virtual = 8954
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAMB16_S9_S36 => RAMB36E1: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3619.902 ; gain = 0.000 ; free physical = 5133 ; free virtual = 8954
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_xlnx_axi_clock_converter_ddr' at clock pin 'm_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:01 . Memory (MB): peak = 3619.902 ; gain = 853.422 ; free physical = 5627 ; free virtual = 9448
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_lvl_q_reg' in module 'ptw'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cva6_icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_missunit'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_q_reg' in module 'axi_shim'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi_lite_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi2mem__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'UART_TXPROC.State_reg' in module 'apb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi2mem__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi2apb_64_32'
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'b_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_lrsc'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi2mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_AW_READY |                             0001 |                             0010
WAIT_LAST_W_READY_AW_READY |                             0010 |                             0100
     WAIT_AW_READY_BURST |                             0011 |                             0101
       WAIT_LAST_W_READY |                             0100 |                             0011
            WAIT_B_VALID |                             0101 |                             0001
            WAIT_R_VALID |                             0110 |                             0110
   WAIT_R_VALID_MULTIPLE |                             0111 |                             0111
           COMPLETE_READ |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              100 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_lvl_q_reg' using encoding 'one-hot' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              000
                    IDLE |                              001 |                              001
                    READ |                              010 |                              010
                    MISS |                              011 |                              011
               KILL_MISS |                              100 |                              101
             KILL_ATRANS |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cva6_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
                MISS_REQ |                              010 |                              010
           KILL_MISS_ACK |                              011 |                              101
              REPLAY_REQ |                              100 |                              110
             REPLAY_READ |                              101 |                              111
               MISS_WAIT |                              110 |                              011
               KILL_MISS |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              011
                    IDLE |                              001 |                              000
                   DRAIN |                              010 |                              001
                     AMO |                              011 |                              010
                AMO_WAIT |                              100 |                              110
              STORE_WAIT |                              101 |                              100
               LOAD_WAIT |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_missunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
           WAIT_AW_READY |                              001 |                             0001
WAIT_LAST_W_READY_AW_READY |                              010 |                             0011
     WAIT_AW_READY_BURST |                              011 |                             0100
       WAIT_LAST_W_READY |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_q_reg' using encoding 'sequential' in module 'axi_shim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WRITE |                               01 |                               10
                 WRITE_B |                               10 |                               11
                    READ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_lite_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi2mem__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                   start |                    0000000000010 |                             0001
                    bit0 |                    0000000000100 |                             0010
                    bit1 |                    0000000001000 |                             0011
                    bit2 |                    0000000010000 |                             0100
                    bit3 |                    0000000100000 |                             0101
                    bit4 |                    0000001000000 |                             0110
                    bit5 |                    0000010000000 |                             0111
                    bit6 |                    0000100000000 |                             1000
                    bit7 |                    0001000000000 |                             1001
                     par |                    0010000000000 |                             1010
                    stop |                    0100000000000 |                             1011
                   stop2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                   start |                           000010 |                              001
                    data |                           000100 |                              010
                     par |                           001000 |                              011
                    stop |                           010000 |                              100
                   mwait |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 txstart |                               01 |                               01
                   txrun |                               10 |                               10
                   txend |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'UART_TXPROC.State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi2mem__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
           STATE_PAYLOAD |                               01 |                              001
         STATE_WAIT_LAST |                               10 |                              010
               STATE_CRC |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
          STATE_WAIT_END |                              110 |                              110
               STATE_IFG |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_R_PREADY |                             0001 |                             1010
            SINGLE_RD_64 |                             0010 |                             0010
               SINGLE_RD |                             0011 |                             0001
             BURST_RD_64 |                             0100 |                             0101
                BURST_RD |                             0101 |                             0100
              BURST_RD_1 |                             0110 |                             0011
           WAIT_W_PREADY |                             0111 |                             1011
            SINGLE_WR_64 |                             1000 |                             1001
               SINGLE_WR |                             1001 |                             1000
             BURST_WR_64 |                             1010 |                             0111
                BURST_WR |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi2apb_64_32'
WARNING: [Synth 8-327] inferring latch for variable 'ip_re_o_reg' [/home/mashahed/projects/cva6/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AR |                              001 |                               00
         WAIT_CHANNEL_AR |                              010 |                               01
                 SEND_AR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_q_reg' using encoding 'one-hot' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_B |                               00 |                               00
         WAIT_COMPLETE_B |                               01 |                               01
          WAIT_CHANNEL_B |                               10 |                               10
                  SEND_B |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_R |                               00 |                               00
             WAIT_DATA_R |                               01 |                               01
          WAIT_CHANNEL_R |                               10 |                               10
                  SEND_R |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_W |                              000 |                              000
             WAIT_DATA_W |                              001 |                              001
           WAIT_RESULT_W |                              010 |                              010
          WAIT_CHANNEL_W |                              011 |                              011
                  SEND_W |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AW |                              001 |                               00
          WAIT_RESULT_AW |                              010 |                               01
                 SEND_AW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aw_state_q_reg' using encoding 'one-hot' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AW_IDLE |                              000 |                              000
               W_FORWARD |                              001 |                              001
          W_WAIT_ART_CLR |                              010 |                              011
               B_FORWARD |                              011 |                              101
                  W_DROP |                              100 |                              100
                B_INJECT |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
               R_WAIT_AR |                               01 |                               01
                R_WAIT_R |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 3619.902 ; gain = 853.422 ; free physical = 1252 ; free virtual = 5088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  164 Bit       Adders := 1     
	   2 Input  163 Bit       Adders := 1     
	   3 Input   77 Bit       Adders := 1     
	   2 Input   76 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 2     
	   3 Input   65 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 52    
	   3 Input   64 Bit       Adders := 9     
	   2 Input   63 Bit       Adders := 1     
	   3 Input   59 Bit       Adders := 3     
	   2 Input   54 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 18    
	   2 Input   31 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   5 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 5     
	   6 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   4 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   5 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 11    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 37    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 32    
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 140   
	   3 Input    2 Bit       Adders := 64    
	   4 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 61    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 62    
	   4 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 10    
	   7 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 10    
	   8 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 9     
	   9 Input      1 Bit         XORs := 5     
	  10 Input      1 Bit         XORs := 2     
+---Registers : 
	              197 Bit    Registers := 1     
	              163 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               99 Bit    Registers := 12    
	               76 Bit    Registers := 1     
	               74 Bit    Registers := 6     
	               73 Bit    Registers := 6     
	               64 Bit    Registers := 456   
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 15    
	               54 Bit    Registers := 9     
	               53 Bit    Registers := 10    
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 38    
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 57    
	               30 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 42    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 76    
	               10 Bit    Registers := 40    
	                9 Bit    Registers := 105   
	                8 Bit    Registers := 241   
	                7 Bit    Registers := 27    
	                6 Bit    Registers := 52    
	                5 Bit    Registers := 105   
	                4 Bit    Registers := 304   
	                3 Bit    Registers := 255   
	                2 Bit    Registers := 567   
	                1 Bit    Registers := 1478  
+---Multipliers : 
	              65x65  Multipliers := 1     
	              53x53  Multipliers := 1     
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 36    
	               88 Bit	(8 X 11 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 3     
	   2 Input   99 Bit        Muxes := 6     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 3     
	   2 Input   73 Bit        Muxes := 3     
	   8 Input   65 Bit        Muxes := 3     
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1535  
	   4 Input   64 Bit        Muxes := 101   
	   3 Input   64 Bit        Muxes := 15    
	   5 Input   64 Bit        Muxes := 16    
	   9 Input   64 Bit        Muxes := 1     
	  12 Input   64 Bit        Muxes := 2     
	  60 Input   64 Bit        Muxes := 3     
	  61 Input   64 Bit        Muxes := 1     
	  49 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 3     
	   6 Input   64 Bit        Muxes := 3     
	  11 Input   64 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 71    
	   4 Input   58 Bit        Muxes := 3     
	   2 Input   57 Bit        Muxes := 19    
	   3 Input   57 Bit        Muxes := 1     
	   4 Input   57 Bit        Muxes := 2     
	  17 Input   57 Bit        Muxes := 1     
	   8 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 12    
	   7 Input   56 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 2     
	   3 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   4 Input   54 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 35    
	   7 Input   52 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 23    
	   4 Input   52 Bit        Muxes := 7     
	   5 Input   52 Bit        Muxes := 1     
	   3 Input   52 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 3     
	   9 Input   48 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 138   
	   3 Input   44 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 80    
	   5 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 9     
	   3 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 9     
	  39 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  40 Input   31 Bit        Muxes := 1     
	  41 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 62    
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   7 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 19    
	   4 Input   23 Bit        Muxes := 5     
	   5 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 40    
	   8 Input   16 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 21    
	  13 Input   13 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 94    
	   4 Input   11 Bit        Muxes := 7     
	   5 Input   11 Bit        Muxes := 1     
	   8 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 135   
	   3 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 139   
	   4 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 469   
	   3 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 17    
	   5 Input    8 Bit        Muxes := 5     
	   8 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 60    
	   8 Input    7 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 2     
	  20 Input    7 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 2     
	  17 Input    7 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 1     
	  19 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 214   
	   8 Input    6 Bit        Muxes := 39    
	   9 Input    6 Bit        Muxes := 35    
	   5 Input    6 Bit        Muxes := 3     
	  10 Input    6 Bit        Muxes := 24    
	   4 Input    6 Bit        Muxes := 3     
	  17 Input    6 Bit        Muxes := 1     
	  66 Input    6 Bit        Muxes := 1     
	  12 Input    6 Bit        Muxes := 1     
	  19 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 148   
	   8 Input    5 Bit        Muxes := 32    
	   9 Input    5 Bit        Muxes := 31    
	  21 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 5     
	   6 Input    5 Bit        Muxes := 3     
	   7 Input    5 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 3     
	  31 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1614  
	   5 Input    4 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 15    
	   3 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 33    
	   8 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	  46 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 767   
	   5 Input    3 Bit        Muxes := 56    
	   7 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 8     
	   8 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 12    
	  34 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	  19 Input    3 Bit        Muxes := 5     
	  17 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1079  
	   3 Input    2 Bit        Muxes := 82    
	   4 Input    2 Bit        Muxes := 26    
	   7 Input    2 Bit        Muxes := 10    
	   8 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 8     
	  20 Input    2 Bit        Muxes := 3     
	  34 Input    2 Bit        Muxes := 1     
	  19 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 3     
	  40 Input    2 Bit        Muxes := 3     
	  41 Input    2 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 7459  
	   6 Input    1 Bit        Muxes := 236   
	   3 Input    1 Bit        Muxes := 222   
	   7 Input    1 Bit        Muxes := 84    
	   5 Input    1 Bit        Muxes := 71    
	   8 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 215   
	  34 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 7     
	  16 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 55    
	  15 Input    1 Bit        Muxes := 2     
	  60 Input    1 Bit        Muxes := 7     
	  66 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 5     
	  19 Input    1 Bit        Muxes := 5     
	  30 Input    1 Bit        Muxes := 2     
	  39 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: Generating DSP i_multiplier/mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
DSP Report: operator i_multiplier/mult_result_d is absorbed into DSP i_multiplier/mult_result_d.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[25]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[24]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[23]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[22]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[21]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[20]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[19]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[18]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[17]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[25]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[24]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[23]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[22]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[21]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[20]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[19]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[18]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[17]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[31]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[30]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[29]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[28]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[27]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[26]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[47]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[46]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[45]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[44]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[43]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[42]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[41]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[40]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[39]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[38]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[37]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[36]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[35]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[34]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[33]__2) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (i_multiplier/mult_result_q_reg[32]__2) is unused and will be removed from module mult.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "i_atop_filter/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_atop_filter/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[1].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[9].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[8].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[7].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[6].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[5].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[4].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[3].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[2].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[1].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs1][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs2][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rd][5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_issue_read_operands/\i_ariane_regfile/mem_reg[0][63] )
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:322]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fmt_shift_compensation" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][22]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][22]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][23]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][23]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][24]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][24]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][25]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][25]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][26]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][26]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][27]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][27]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][28]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][28]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][29]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][29]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][30]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][30]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][31]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][31]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][32]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][32]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][33]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][33]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][34]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][34]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][35]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][35]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][36]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][36]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][37]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][37]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][38]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][38]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][39]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][39]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][40]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][40]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][41]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][41]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][42]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][42]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][43]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][43]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][44]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][44]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][45]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][45]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][46]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][46]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][47]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][47]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][48]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][48]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][49]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][49]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[0].i_opgroup_block /\gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][50] )
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][7]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][8]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][8]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][9]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][9]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][10]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[2].i_opgroup_block /\gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_aux_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[2].i_opgroup_block /\gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_aux_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][12]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][13]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][14]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][15]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][16]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][17]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][18]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][19]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][20]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[0].i_opgroup_block /\gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21] )
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][0]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][1]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][3]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][4]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][5]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][6]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][exponent][7]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][1]' (FDCE) to 'gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[0].i_opgroup_block /\i_arbiter/gen_arbiter.rr_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[2].i_opgroup_block /\i_arbiter/gen_arbiter.rr_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' (FDCE) to 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]' (FDCE) to 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[3].i_opgroup_block /\i_arbiter/gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[0].i_opgroup_block /\gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_output_pipeline[0].out_pipe_status_q_reg[1][DZ] )
INFO: [Synth 8-5544] ROM "C_BIAS_AONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_HALF_BIAS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][0]' (FDCE) to 'gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][1]' (FDCE) to 'gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][2]' (FDCE) to 'gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /\gen_input_pipeline[0].inp_pipe_aux_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /\i_divsqrt_lei/nrbd_nrsc_U0/control_U0 /\Precision_ctl_S_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[1].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /\result_aux_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /\gen_output_pipeline[0].out_pipe_aux_q_reg[1][4] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rvalid] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][63] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][62] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][61] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][60] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][59] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][58] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][57] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][56] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][55] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][54] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][53] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][52] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][51] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][50] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][49] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][48] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][47] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][46] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][45] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][44] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][43] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][42] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][41] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][40] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][39] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][38] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][37] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][36] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][35] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][34] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][33] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][32] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][31] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][30] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][29] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][28] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][27] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][26] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][25] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][24] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][23] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][22] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][21] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][20] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][19] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][18] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][17] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][16] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][15] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][14] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][13] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][12] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][11] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][10] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][9] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][8] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][7] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][6] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][5] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][4] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][3] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port req_port_o[data_rdata][0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_we_o driven by constant 1
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[7] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[6] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[5] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[4] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[3] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_vld_bits_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port miss_size_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port rd_off_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port rd_off_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port rd_off_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port rd_tag_only_o driven by constant 1
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port wr_off_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port wr_off_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port wr_off_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[3][2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[3][1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[3][0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[2][2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[2][1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[2][0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[1][2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[1][1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[1][0] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[0][2] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[0][1] driven by constant 0
WARNING: [Synth 8-3917] design wt_dcache_wbuffer has port tx_paddr_o[0][0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_adapter/i_icache_data_fifo/mem_q_reg[1][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_adapter/i_icache_data_fifo/mem_q_reg[0][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_adapter/dcache_rtrn_type_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cva6_icache/\cl_offset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cva6_icache/inv_q_reg)
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\id_stage_i/issue_q_reg[sbe][trans_id][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr_regfile_i/\mip_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr_regfile_i/\mideleg_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr_regfile_i/\pmpaddr_q_reg[15][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "resp_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_re_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resp_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_re_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 3619.902 ; gain = 853.422 ; free physical = 845 ; free virtual = 4656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------------+---------------+----------------+
|Module Name   | RTL Object       | Depth x Width | Implemented As | 
+--------------+------------------+---------------+----------------+
|debug_rom     | mem              | 32x55         | LUT            | 
|fpu_wrap      | fpu_gen.fpu_op_d | 64x4          | LUT            | 
|ariane_xilinx | fpu_gen.fpu_op_d | 64x4          | LUT            | 
+--------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[2].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[3].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[4].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[5].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[6].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[7].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[2].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[3].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[4].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[5].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[6].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[7].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[0].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[1].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[2].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[3].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[4].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[5].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[6].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[7].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[0].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[0].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[0].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[1].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[1].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[1].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[2].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[2].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[2].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[3].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[3].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[3].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------+--------------------+-----------+----------------------+-------------+
|Module Name              | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------+--------------------+-----------+----------------------+-------------+
|\gen_ethernet.eth_rgmii  | rx_length_axis_reg | Implied   | 8 x 11               | RAM32M x 2  | 
+-------------------------+--------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:15 ; elapsed = 00:04:20 . Memory (MB): peak = 3619.902 ; gain = 853.422 ; free physical = 671 ; free virtual = 4569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:25 ; elapsed = 00:07:34 . Memory (MB): peak = 3739.887 ; gain = 973.406 ; free physical = 538 ; free virtual = 4367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[2].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[3].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[4].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[5].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[6].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram  | gen_cut[7].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[2].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[3].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[4].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[5].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[6].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram  | gen_cut[7].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[0].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[1].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[2].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[3].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[4].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[5].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[6].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_wt_dcache_mem/\gen_tag_srams[7].i_tag_sram    | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[0].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[0].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[0].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[1].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[1].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[1].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[2].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[2].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[2].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[3].tag_sram             | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[3].data_sram            | gen_cut[0].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|i_cva6_icache/\gen_sram[3].data_sram            | gen_cut[1].gen_mem.i_ram/Mem_DP_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------+--------------------+-----------+----------------------+-------------+
|Module Name              | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------+--------------------+-----------+----------------------+-------------+
|\gen_ethernet.eth_rgmii  | rx_length_axis_reg | Implied   | 8 x 11               | RAM32M x 2  | 
+-------------------------+--------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `addr_decode`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `addr_decode' done


INFO: [Synth 8-5816] Retiming module `addr_decode__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `addr_decode__1' done


INFO: [Synth 8-5816] Retiming module `cvxif_example_coprocessor`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cvxif_example_coprocessor' done


RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_8/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_8/i_657 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[51] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[27] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_8/i_613 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_8/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_8/i_657 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_8/i_613
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_8/i_657
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_8/i_657
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[51] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[27] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_8/i_613 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_8/i_649 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3] along load instance fpu_gen.i_fpnew_bulki_8/i_657 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_8/i_613
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[2] along load instance fpu_gen.i_fpnew_bulki_8/i_657
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP_reg[0] along load instance fpu_gen.i_fpnew_bulki_8/i_657
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[51] along load instance fpu_gen.i_fpnew_bulki_8/i_649
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_8/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Mant_a_norm_DP_reg[27] along load instance fpu_gen.i_fpnew_bulki_8/i_649
INFO: [Synth 8-5816] Retiming module `fpnew_top__GB1`
	Numbers of forward move = 2, and backward move = 27

	Retimed registers names:
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret__2
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret__3
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Crtl_cnt_S_reg[3]_fret__4
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[32]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[33]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[33]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[33]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[34]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[34]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[34]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[35]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[36]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[36]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[36]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[37]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[37]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[37]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[38]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[38]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[38]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[39]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[39]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[39]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[40]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[41]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[42]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[42]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[42]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[43]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[43]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[43]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[44]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[44]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[44]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[45]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[45]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[45]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[46]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[46]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[46]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[47]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[48]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[48]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[48]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[49]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[49]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[49]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[50]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[50]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[50]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[51]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[52]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[52]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[52]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[53]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[53]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[53]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[54]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[54]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[54]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[55]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[55]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[55]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[56]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[56]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Partial_remainder_DP_reg[56]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__2
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__3
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__0
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__1
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__2
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__3
		gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[0]_bret__4_bret__4
 

INFO: [Synth 8-5816] Retiming module `fpnew_top__GB1' done


INFO: [Synth 8-5816] Retiming module `fpu_wrap__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fpu_wrap__GC0' done


INFO: [Synth 8-5816] Retiming module `tlb`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `tlb' done


INFO: [Synth 8-5816] Retiming module `tlb__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `tlb__1' done


INFO: [Synth 8-5816] Retiming module `pmp`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp' done


INFO: [Synth 8-5816] Retiming module `ptw__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ptw__GC0' done


INFO: [Synth 8-5816] Retiming module `pmp__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp__1' done


INFO: [Synth 8-5816] Retiming module `pmp__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp__2' done


INFO: [Synth 8-5816] Retiming module `wt_dcache_wbuffer`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `wt_dcache_wbuffer' done


INFO: [Synth 8-5816] Retiming module `wt_dcache__GB0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `wt_dcache__GB0' done


INFO: [Synth 8-5816] Retiming module `wt_cache_subsystem__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `wt_cache_subsystem__GC0' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT2__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT2__2' done


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB0' done


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB1' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB0' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB1' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[7].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_wt_dcachei_14/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[2].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[2].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[3].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_cache_subsystemi_15/i_cva6_icache/gen_sram[3].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/i_bootrom/addr_q_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/i_bootrom/addr_q_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5816] Retiming module `axi_xbar__GC0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `axi_xbar__GC0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret along load instance fpu_gen.i_fpnew_bulki_7/i_1751
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__0 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__1 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__2 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__3 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__4 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__5 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__6 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__7 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__8 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__9 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__10 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__11 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__12 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__13 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__14 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__15 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__16 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__17 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__18 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__19 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__20 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret along load instance fpu_gen.i_fpnew_bulki_7/i_1751
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__0 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__1 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__2 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__3 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__4 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__5 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__6 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__7 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__8 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__9 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__10 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__11 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__12 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__13 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__14 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__15 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__16 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__17 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__18 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__19 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__20 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__21 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__22 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__23 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__24 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__25 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__26 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__27 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__28 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__29 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__30 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__31 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__32 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__33 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__34 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__35 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__36 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__37 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__38 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__39 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__40 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__41 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__42 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__43 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__44 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret along load instance fpu_gen.i_fpnew_bulki_7/i_1751
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__0 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__1 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__2 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__3 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__4 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__5 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__6 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__7 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__8 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__9 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__10 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__11 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__12 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__13 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__14 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__15 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__16 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__17 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__18 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__19 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__20 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__21 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__22 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__23 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__24 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__25 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__26 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__27 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__28 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__29 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__30 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__31 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__32 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__33 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__34 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__35 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__36 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__37 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__38 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__39 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__40 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__41 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__42 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__43 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__44 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret along load instance fpu_gen.i_fpnew_bulki_7/i_1751
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__0 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__1 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__2 along load instance fpu_gen.i_fpnew_bulki_7/i_1750
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__3 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__4 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__5 along load instance fpu_gen.i_fpnew_bulki_7/i_1749
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__6 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__7 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__8 along load instance fpu_gen.i_fpnew_bulki_7/i_1748
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__9 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__10 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__11 along load instance fpu_gen.i_fpnew_bulki_7/i_1747
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__12 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__13 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__14 along load instance fpu_gen.i_fpnew_bulki_7/i_1746
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__15 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__16 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__17 along load instance fpu_gen.i_fpnew_bulki_7/i_1745
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__18 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__19 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__20 along load instance fpu_gen.i_fpnew_bulki_7/i_1744
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__21 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__22 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__23 along load instance fpu_gen.i_fpnew_bulki_7/i_1743
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__24 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__25 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__26 along load instance fpu_gen.i_fpnew_bulki_7/i_1742
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__27 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__28 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__29 along load instance fpu_gen.i_fpnew_bulki_7/i_1741
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__30 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__31 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__32 along load instance fpu_gen.i_fpnew_bulki_7/i_1740
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__33 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__34 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__35 along load instance fpu_gen.i_fpnew_bulki_7/i_1739
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__36 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__37 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__38 along load instance fpu_gen.i_fpnew_bulki_7/i_1738
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__39 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__40 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__41 along load instance fpu_gen.i_fpnew_bulki_7/i_1737
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__42 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__43 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
RETIMING: forward move fails for register fpu_gen.i_fpnew_bulki_7/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__44 along load instance fpu_gen.i_fpnew_bulki_7/i_1736
INFO: [Synth 8-5816] Retiming module `fpnew_top__GB0_tempName`
	Numbers of forward move = 97, and backward move = 77

	Retimed registers names:
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][0]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][11]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][13]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][15]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][19]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][1]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][21]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][22]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][24]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][24]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][25]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][27]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][28]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][28]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][2]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][32]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][36]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][36]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][37]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][38]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][38]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][39]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][39]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][3]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][42]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][44]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][46]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][46]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][49]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][4]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][51]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][51]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][5]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][8]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][9]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][0]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][10]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][11]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][12]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][13]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][14]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][15]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][16]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][17]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][18]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][19]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][1]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][20]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][21]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][22]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][23]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][24]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][24]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][25]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][26]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][27]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][28]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][29]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][2]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][30]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][31]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][32]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][33]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][34]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][35]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][36]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][36]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][37]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][38]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][38]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][39]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][39]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][3]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][40]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][41]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][42]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][43]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][44]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][45]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][46]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][46]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][47]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][48]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][49]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][4]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][50]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][51]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][51]_fret_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][5]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][6]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][7]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][8]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][9]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][149]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][150]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][151]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][152]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][153]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][154]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][155]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][156]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][157]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][159]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][160]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][161]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__10
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__100
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__101
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__102
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__103
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__104
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__105
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__106
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__107
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__108
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__109
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__11
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__110
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__111
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__112
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__113
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__114
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__115
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__116
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__117
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__118
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__119
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__12
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__120
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__121
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__122
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__123
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__124
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__125
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__126
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__127
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__128
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__129
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__13
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__130
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__131
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__132
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__133
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__134
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__135
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__136
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__137
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__138
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__139
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__14
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__140
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__141
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__142
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__143
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__144
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__145
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__146
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__147
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__148
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__149
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__15
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__150
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__151
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__152
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__153
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__154
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__155
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__156
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__157
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__158
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__159
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__16
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__160
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__161
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__162
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__163
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__164
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__165
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__166
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__167
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__168
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__169
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__17
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__170
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__171
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__172
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__173
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__174
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__175
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__176
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__177
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__178
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__179
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__18
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__180
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__181
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__182
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__183
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__184
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__185
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__186
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__187
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__188
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__189
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__19
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__190
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__191
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__192
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__193
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__194
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__195
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__196
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__197
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__198
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__199
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__20
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__200
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__201
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__202
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__203
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__204
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__205
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__206
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__207
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__208
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__209
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__21
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__210
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__211
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__212
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__213
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__214
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__215
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__216
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__217
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__218
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__219
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__22
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__220
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__221
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__222
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__223
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__224
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__225
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__226
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__227
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__228
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__229
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__23
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__230
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__231
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__232
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__233
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__234
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__235
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__236
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__237
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__238
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__239
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__24
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__240
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__241
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__242
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__243
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__244
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__245
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__246
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__247
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__248
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__249
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__25
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__250
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__251
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__252
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__253
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__254
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__255
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__256
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__257
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__258
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__259
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__26
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__260
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__261
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__262
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__263
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__264
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__265
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__266
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__267
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__268
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__269
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__27
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__270
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__271
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__272
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__273
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__274
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__275
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__276
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__277
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__278
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__279
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__28
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__280
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__281
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__282
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__283
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__284
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__285
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__286
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__287
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__288
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__289
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__29
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__290
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__291
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__292
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__293
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__294
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__295
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__296
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__297
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__298
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__299
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__30
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__300
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__301
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__302
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__303
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__304
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__305
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__306
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__307
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__308
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__309
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__31
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__310
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__311
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__312
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__313
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__314
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__315
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__316
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__317
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__318
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__319
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__32
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__320
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__321
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__322
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__323
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__324
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__325
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__326
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__327
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__328
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__329
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__33
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__330
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__331
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__332
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__333
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__334
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__335
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__336
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__337
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__338
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__339
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__34
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__340
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__341
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__342
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__343
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__344
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__345
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__346
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__347
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__348
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__349
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__35
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__350
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__351
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__352
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__353
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__354
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__355
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__356
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__357
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__358
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__359
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__36
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__360
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__361
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__362
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__363
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__364
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__365
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__366
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__367
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__368
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__369
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__37
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__370
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__371
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__372
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__373
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__374
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__375
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__376
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__377
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__378
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__379
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__38
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__380
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__381
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__382
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__383
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__384
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__385
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__386
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__387
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__388
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__389
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__39
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__390
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__391
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__392
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__393
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__394
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__395
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__396
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__397
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__398
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__399
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__40
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__400
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__401
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__402
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__403
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__404
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__405
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__406
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__407
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__408
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__409
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__41
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__410
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__411
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__412
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__413
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__414
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__415
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__416
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__417
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__418
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__419
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__42
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__420
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__421
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__422
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__423
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__424
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__425
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__426
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__427
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__428
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__429
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__43
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__430
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__431
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__432
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__433
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__434
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__435
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__436
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__437
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__438
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__439
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__44
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__440
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__441
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__442
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__443
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__444
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__445
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__446
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__447
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__448
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__449
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__45
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__450
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__451
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__452
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__453
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__454
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__455
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__456
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__457
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__458
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__459
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__46
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__460
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__461
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__462
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__463
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__464
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__465
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__466
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__467
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__468
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__469
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__47
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__470
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__471
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__472
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__473
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__474
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__475
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__476
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__477
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__478
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__479
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__48
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__480
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__481
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__482
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__483
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__484
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__485
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__486
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__487
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__488
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__489
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__49
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__490
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__491
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__492
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__493
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__494
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__495
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__496
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__497
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__498
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__499
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__5
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__50
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__500
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__501
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__502
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__503
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__504
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__505
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__506
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__507
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__508
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__509
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__51
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__510
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__511
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__512
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__513
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__514
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__515
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__516
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__517
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__518
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__519
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__52
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__520
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__521
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__522
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__523
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__524
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__525
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__526
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__527
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__528
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__529
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__53
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__530
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__531
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__532
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__533
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__534
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__535
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__536
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__537
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__538
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__539
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__54
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__540
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__541
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__542
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__543
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__544
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__545
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__546
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__547
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__548
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__549
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__55
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__550
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__551
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__552
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__553
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__554
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__555
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__556
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__557
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__558
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__559
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__56
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__560
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__561
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__562
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__563
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__564
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__565
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__566
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__567
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__568
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__569
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__57
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__570
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__571
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__572
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__573
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__574
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__575
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__576
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__577
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__578
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__579
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__58
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__580
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__59
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__6
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__60
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__61
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__62
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__63
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__64
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__65
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__66
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__67
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__68
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__69
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__7
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__70
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__71
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__72
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__73
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__74
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__75
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__76
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__77
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__78
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__79
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__8
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__80
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__81
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__82
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__83
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__84
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__85
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__86
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__87
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__88
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__89
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__9
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__90
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__91
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__92
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__93
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__94
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__95
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__96
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__97
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__98
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][162]_bret__4_bret__99
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][57]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][57]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][57]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][57]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][57]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][57]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][61]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][61]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][61]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][61]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][61]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][61]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][76]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][77]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][78]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][79]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][80]_bret__4
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][0]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][0]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][0]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][10]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][10]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][10]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][1]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][1]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][1]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][2]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][2]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][2]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][3]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][3]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][3]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][4]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][4]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][4]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][5]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][5]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][5]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][6]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][6]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][6]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][7]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][7]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][7]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][8]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][8]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][8]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][9]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][9]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][exponent][9]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][36]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][36]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][37]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][37]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][38]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][38]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][39]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][39]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][40]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][40]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][41]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][41]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][42]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][42]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][43]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][43]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][44]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][44]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][45]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][45]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][46]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][46]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][47]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][47]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][48]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][48]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][49]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][49]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][50]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][50]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][51]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][NX]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][NX]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][NX]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][OF]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__0_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__0_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__0_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__0_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret__3_bret_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__2_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__2_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__2_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__2_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__3_bret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__3_bret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__3_bret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_status_q_reg[1][UF]_bret_bret__3_bret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret__1
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret__1__0
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret__2
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret__3
		i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][2]_fret__4
 

INFO: [Synth 8-5816] Retiming module `fpnew_top__GB0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/fpu/src/fpnew_fma.sv:184]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/multiplier.sv:94]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/multiplier.sv:94]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/multiplier.sv:94]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/mashahed/projects/cva6/cva6/core/multiplier.sv:94]
INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT2_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT2_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0__2_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0__2_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT1_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT1_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:57 ; elapsed = 00:11:07 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 1097 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[7].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[2].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].data_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_bootrom/addr_q_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_bootrom/addr_q_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_btb/i_unread  of module unread having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_bht/i_unread  of module unread__6 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo  of module unread__1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_branch_mask  of module unread__2 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_lzc  of module unread__3 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos  of module unread__4 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_instr_fifo  of module unread__5 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:13 ; elapsed = 00:11:23 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 1021 ; free virtual = 3604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:13 ; elapsed = 00:11:23 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 1022 ; free virtual = 3604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:30 ; elapsed = 00:11:41 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 991 ; free virtual = 3574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:31 ; elapsed = 00:11:42 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 992 ; free virtual = 3574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:34 ; elapsed = 00:11:44 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 992 ; free virtual = 3574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:34 ; elapsed = 00:11:45 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 992 ; free virtual = 3574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_3_reg                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d4_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_3_reg                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Retiming Report:
+--------------------+------+
|Retiming summary:   |      | 
+--------------------+------+
|Forward Retiming    | 99   | 
|Backward Retiming   | 104  | 
|New registers added | 1096 | 
|Registers deleted   | 225  | 
+--------------------+------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |xlnx_mig_7_ddr3           |         1|
|2     |xlnx_axi_clock_converter  |         1|
|3     |xlnx_clk_gen              |         1|
|4     |xlnx_axi_gpio             |         1|
|5     |xlnx_axi_dwidth_converter |         2|
|6     |xlnx_axi_quad_spi         |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |xlnx_axi_clock_converter  |     1|
|2     |xlnx_axi_dwidth_converter |     2|
|4     |xlnx_axi_gpio             |     1|
|5     |xlnx_axi_quad_spi         |     1|
|6     |xlnx_clk_gen              |     1|
|7     |xlnx_mig_7_ddr3           |     1|
|8     |BUFG                      |     1|
|9     |BUFIO                     |     1|
|10    |BUFR                      |     1|
|11    |CARRY4                    |  3034|
|12    |DSP48E1                   |    27|
|15    |IDDR                      |     5|
|16    |IDELAYCTRL                |     1|
|17    |IDELAYE2                  |     5|
|18    |LUT1                      |   424|
|19    |LUT2                      |  7057|
|20    |LUT3                      | 13315|
|21    |LUT4                      |  8524|
|22    |LUT5                      | 11503|
|23    |LUT6                      | 27635|
|24    |MUXF7                     |  3210|
|25    |MUXF8                     |   605|
|26    |ODDR                      |     6|
|27    |RAM32M                    |     2|
|28    |RAMB16_S9_S36             |    10|
|29    |RAMB36E1                  |    38|
|32    |SRL16E                    |    11|
|33    |FDCE                      | 35674|
|34    |FDPE                      |   140|
|35    |FDRE                      |   338|
|36    |FDSE                      |   172|
|37    |IBUF                      |    21|
|38    |IOBUF                     |     1|
|39    |OBUF                      |    22|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:35 ; elapsed = 00:11:45 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 992 ; free virtual = 3574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 707 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:18 ; elapsed = 00:11:32 . Memory (MB): peak = 3751.812 ; gain = 594.207 ; free physical = 6824 ; free virtual = 9407
Synthesis Optimization Complete : Time (s): cpu = 00:11:39 ; elapsed = 00:11:49 . Memory (MB): peak = 3751.812 ; gain = 985.332 ; free physical = 6845 ; free virtual = 9407
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3751.812 ; gain = 0.000 ; free physical = 6780 ; free virtual = 9342
INFO: [Netlist 29-17] Analyzing 6944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3795.914 ; gain = 0.000 ; free physical = 6706 ; free virtual = 9268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAMB16_S9_S36 => RAMB36E1: 8 instances
  RAMB16_S9_S36 => RAMB36E1 (inverted pins: CLKARDCLK): 2 instances

Synth Design complete, checksum: aaff8525
INFO: [Common 17-83] Releasing license: Synthesis
968 Infos, 482 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:00 ; elapsed = 00:12:09 . Memory (MB): peak = 3795.914 ; gain = 1037.438 ; free physical = 7028 ; free virtual = 9591
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/synth_1/ariane_xilinx.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3827.930 ; gain = 32.016 ; free physical = 6966 ; free virtual = 9602
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_synth.rpt -pb ariane_xilinx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 20:07:07 2022...
[Fri Feb 11 20:07:10 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:13:00 ; elapsed = 00:12:48 . Memory (MB): peak = 8991.629 ; gain = 0.000 ; free physical = 8874 ; free virtual = 11186
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.dcp' for cell 'i_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.dcp' for cell 'i_xlnx_axi_clock_converter_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.dcp' for cell 'i_xlnx_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.dcp' for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.dcp' for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.dcp' for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.91 . Memory (MB): peak = 8991.629 ; gain = 0.000 ; free physical = 8765 ; free virtual = 11078
INFO: [Netlist 29-17] Analyzing 7789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_xlnx_clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc] for cell 'i_ddr'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.gen/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/user_design/constraints/xlnx_mig_7_ddr3.xdc] for cell 'i_ddr'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen_board.xdc] for cell 'i_xlnx_clk_gen/inst'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc] for cell 'i_xlnx_clk_gen/inst'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio_board.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.gen/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_board.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/constraints/ariane.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xlnx_axi_dwidth_converter_dm_master'. The XDC file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.gen/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xlnx_axi_dwidth_converter_dm_slave'. The XDC file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.gen/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter_clocks.xdc] for cell 'i_xlnx_axi_clock_converter_ddr/inst'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.gen/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter_clocks.xdc] for cell 'i_xlnx_axi_clock_converter_ddr/inst'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.gen/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst'
Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
Finished Parsing XDC File [/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.gen/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi_clocks.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9563.801 ; gain = 0.000 ; free physical = 8159 ; free virtual = 10472
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 376 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 290 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 9583.809 ; gain = 592.180 ; free physical = 8068 ; free virtual = 10382
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing -verbose                                                   -file reports/$project.check_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
check_timing: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 9755.762 ; gain = 171.953 ; free physical = 7888 ; free virtual = 10202
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/$project.timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
# report_timing -nworst 1 -delay_type max -sort_by group                  -file reports/$project.timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
# report_utilization -hierarchical                                        -file reports/$project.utilization.rpt
# report_cdc                                                              -file reports/$project.cdc.rpt
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-433] Consider using Xilinx recommended XPM_CDC modules to avoid Critical severities
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
# report_clock_interaction                                                -file reports/$project.clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_clock_interaction: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 9764.762 ; gain = 2.000 ; free physical = 7840 ; free virtual = 10155
# set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# launch_runs impl_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 9816.906 ; gain = 35.133 ; free physical = 7769 ; free virtual = 10102
[Fri Feb 11 20:08:23 2022] Launched impl_1...
Run output will be captured here: /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 9824.906 ; gain = 59.141 ; free physical = 7783 ; free virtual = 10129
# wait_on_run impl_1
[Fri Feb 11 20:08:23 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:08:28 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:08:33 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:08:38 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:08:48 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:08:58 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:09:08 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:09:18 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:09:38 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:09:58 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:10:18 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:10:38 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:11:19 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:11:59 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:12:39 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:13:19 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:14:39 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:15:59 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:17:19 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:18:39 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:21:19 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ariane_xilinx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ariane_xilinx.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: open_checkpoint /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.dcp

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.422 ; gain = 2.969 ; free physical = 6420 ; free virtual = 8845
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2761.516 ; gain = 0.000 ; free physical = 6721 ; free virtual = 9148
INFO: [Netlist 29-17] Analyzing 7789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3380.664 ; gain = 0.000 ; free physical = 5879 ; free virtual = 8306
Restored from archive | CPU: 0.060000 secs | Memory: 1.744072 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3380.664 ; gain = 0.000 ; free physical = 5879 ; free virtual = 8306
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3380.664 ; gain = 0.000 ; free physical = 5892 ; free virtual = 8319
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 376 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 290 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3380.664 ; gain = 628.148 ; free physical = 5892 ; free virtual = 8319
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3455.668 ; gain = 67.000 ; free physical = 5880 ; free virtual = 8307

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a5727c56

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3455.668 ; gain = 0.000 ; free physical = 5875 ; free virtual = 8302

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_2, which resulted in an inversion of 57 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2, which resulted in an inversion of 155 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Special_case_dly_SBO_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Ready_SO_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_3 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_3 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[address_offset][0]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[address_offset][0]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[operator][1]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[operator][1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_adapter/mask_q[0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_adapter/mask_q[15]_i_4, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/vaddr_q[63]_i_1__0 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/vaddr_q[63]_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_idx_q[7]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/miss_req_masked_q[0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_7, which resulted in an inversion of 120 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[miss_port_idx][0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_6, which resulted in an inversion of 126 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][0]_i_1 into driver instance i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_shift0_carry__0_i_3 into driver instance i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_shift0_carry_i_32, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][is_compressed]_i_1 into driver instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][is_compressed]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][is_compressed]_i_1 into driver instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][is_compressed]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/wrap_need_to_split_q_i_4__0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q[8]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_2 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/wrap_need_to_split_q_i_4__0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q[8]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_2 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_1 into driver instance i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_870 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_230, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_871 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_233, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_872 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_237, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_873 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_241, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_874 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_245, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_875 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_249, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_876 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_253, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_877 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_257, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_878 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_261, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_879 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_265, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_880 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_269, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_881 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_273, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_882 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_277, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_883 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_281, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_884 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_285, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_885 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_289, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_886 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_293, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_887 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_297, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_888 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_301, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_889 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_305, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_890 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_309, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_891 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_313, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_892 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_317, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_893 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_321, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_894 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_325, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_895 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_329, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_896 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_333, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_897 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_337, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_898 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_341, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_899 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_345, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_900 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_349, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_901 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_353, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_902 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_357, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_903 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_361, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_904 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_365, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_905 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_369, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_906 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_373, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_907 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_377, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_908 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_381, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_909 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_385, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_910 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_389, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_911 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_393, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_912 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_397, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_913 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_401, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_914 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_405, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_915 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_409, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_916 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_413, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_917 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_417, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_918 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_421, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_919 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_425, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_920 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_429, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_921 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_433, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_922 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_437, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_923 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_441, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_924 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_445, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_925 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_449, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_926 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_453, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_927 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_457, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_928 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_461, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_929 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_465, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_930 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_469, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_931 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_473, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_932 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_477, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__2, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2__1 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__3, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2__3 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__4, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2__5 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__5, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q[id][0]_i_1 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/counter_q[1]_i_2, which resulted in an inversion of 29 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4f13dfb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5850 ; free virtual = 8278
INFO: [Opt 31-389] Phase Retarget created 293 cells and removed 540 cells
INFO: [Opt 31-1021] In phase Retarget, 217 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: 344f478f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5849 ; free virtual = 8277
INFO: [Opt 31-389] Phase Constant propagation created 597 cells and removed 1479 cells
INFO: [Opt 31-1021] In phase Constant propagation, 172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a7c91ff4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5848 ; free virtual = 8275
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 2315 cells
INFO: [Opt 31-1021] In phase Sweep, 751 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG_inst, Net: i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0
Phase 4 BUFG optimization | Checksum: 2d7082f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8274
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2d7082f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8274
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3efda3d2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 197 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             293  |             540  |                                            217  |
|  Constant propagation         |             597  |            1479  |                                            172  |
|  Sweep                        |               9  |            2315  |                                            751  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            197  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3659.773 ; gain = 0.000 ; free physical = 5846 ; free virtual = 8273
Ending Logic Optimization Task | Checksum: 1b905833e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 51 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 102
Ending PowerOpt Patch Enables Task | Checksum: 1213c9853

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5663 ; free virtual = 8093
Ending Power Optimization Task | Checksum: 1213c9853

Time (s): cpu = 00:04:29 ; elapsed = 00:04:02 . Memory (MB): peak = 4384.340 ; gain = 724.566 ; free physical = 5747 ; free virtual = 8178

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1213c9853

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5747 ; free virtual = 8178

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5748 ; free virtual = 8179
Ending Netlist Obfuscation Task | Checksum: 19c5ceebe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5748 ; free virtual = 8179
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:04:16 . Memory (MB): peak = 4384.340 ; gain = 1003.676 ; free physical = 5748 ; free virtual = 8179
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4392.344 ; gain = 0.000 ; free physical = 5652 ; free virtual = 8085
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4392.344 ; gain = 8.004 ; free physical = 5617 ; free virtual = 8077
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
Command: report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 4456.375 ; gain = 64.031 ; free physical = 5476 ; free virtual = 7937
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5471 ; free virtual = 7932
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a24d5b51

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5471 ; free virtual = 7932
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5471 ; free virtual = 7932

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y3
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d91b049

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5519 ; free virtual = 7983

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a1861187

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5358 ; free virtual = 7823

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a1861187

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5358 ; free virtual = 7823
Phase 1 Placer Initialization | Checksum: 1a1861187

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5346 ; free virtual = 7812

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14798c680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5271 ; free virtual = 7737

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19eaf628a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5274 ; free virtual = 7740

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19eaf628a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5274 ; free virtual = 7740

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 19df0440b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:36 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5193 ; free virtual = 7660
Phase 2 Global Placement | Checksum: 19df0440b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:37 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5252 ; free virtual = 7719

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fc54f319

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5251 ; free virtual = 7718

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d3d63739

Time (s): cpu = 00:02:25 ; elapsed = 00:02:01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5237 ; free virtual = 7704

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11a0bd1ee

Time (s): cpu = 00:02:26 ; elapsed = 00:02:02 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5236 ; free virtual = 7703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9877466d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:02 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5236 ; free virtual = 7703

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16caaf261

Time (s): cpu = 00:02:56 ; elapsed = 00:02:44 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5071 ; free virtual = 7579

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b8b23012

Time (s): cpu = 00:03:01 ; elapsed = 00:02:49 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5079 ; free virtual = 7588

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fa830742

Time (s): cpu = 00:03:02 ; elapsed = 00:02:50 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5079 ; free virtual = 7588
Phase 3 Detail Placement | Checksum: fa830742

Time (s): cpu = 00:03:02 ; elapsed = 00:02:51 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5080 ; free virtual = 7588

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20fe7159f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.201 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2f205e0d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5050 ; free virtual = 7559
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 211d14e97

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5048 ; free virtual = 7556
Phase 4.1.1.1 BUFG Insertion | Checksum: 20fe7159f

Time (s): cpu = 00:03:38 ; elapsed = 00:03:10 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5051 ; free virtual = 7560

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 130431376

Time (s): cpu = 00:03:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5047 ; free virtual = 7556

Time (s): cpu = 00:03:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5049 ; free virtual = 7558
Phase 4.1 Post Commit Optimization | Checksum: 130431376

Time (s): cpu = 00:03:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5048 ; free virtual = 7557

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 130431376

Time (s): cpu = 00:03:42 ; elapsed = 00:03:13 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5055 ; free virtual = 7564

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 130431376

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
Phase 4.3 Placer Reporting | Checksum: 130431376

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111d8a83c

Time (s): cpu = 00:03:44 ; elapsed = 00:03:15 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
Ending Placer Task | Checksum: f9574ff0

Time (s): cpu = 00:03:44 ; elapsed = 00:03:15 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:18 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5236 ; free virtual = 7745
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5020 ; free virtual = 7697
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5169 ; free virtual = 7718
INFO: [runtcl-4] Executing : report_io -file ariane_xilinx_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5144 ; free virtual = 7694
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_placed.rpt -pb ariane_xilinx_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5166 ; free virtual = 7717
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5128 ; free virtual = 7679
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 4901 ; free virtual = 7619
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5067 ; free virtual = 7659
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y3
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 17f0c83b ConstDB: 0 ShapeSum: e16687b5 RouteDB: 0
Post Restoration Checksum: NetGraph: 575c03fe NumContArr: 3c421036 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 939e1434

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 4468.230 ; gain = 11.855 ; free physical = 4794 ; free virtual = 7386

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 939e1434

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4468.230 ; gain = 11.855 ; free physical = 4824 ; free virtual = 7416

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 939e1434

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4504.223 ; gain = 47.848 ; free physical = 4768 ; free virtual = 7360

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 939e1434

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4504.223 ; gain = 47.848 ; free physical = 4768 ; free virtual = 7361
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fd66a260

Time (s): cpu = 00:01:28 ; elapsed = 00:00:50 . Memory (MB): peak = 4575.332 ; gain = 118.957 ; free physical = 4721 ; free virtual = 7314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=-0.473 | THS=-2357.728|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 203521ec6

Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 4598.332 ; gain = 141.957 ; free physical = 4694 ; free virtual = 7287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14f7541fa

Time (s): cpu = 00:02:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4614.332 ; gain = 157.957 ; free physical = 4692 ; free virtual = 7285

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00228417 %
  Global Horizontal Routing Utilization  = 0.00398333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 107580
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 107578
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a71c1299

Time (s): cpu = 00:02:03 ; elapsed = 00:01:04 . Memory (MB): peak = 4614.332 ; gain = 157.957 ; free physical = 4689 ; free virtual = 7282

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a71c1299

Time (s): cpu = 00:02:03 ; elapsed = 00:01:04 . Memory (MB): peak = 4614.332 ; gain = 157.957 ; free physical = 4689 ; free virtual = 7282
Phase 3 Initial Routing | Checksum: 15b55cea0

Time (s): cpu = 00:02:34 ; elapsed = 00:01:12 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4662 ; free virtual = 7256
INFO: [Route 35-580] Design has 64 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============+==================+=========================================================================================================================================================================================================================================+
| Launch Clock  | Capture Clock    | Pin                                                                                                                                                                                                                                     |
+===============+==================+=========================================================================================================================================================================================================================================+
| oserdes_clk_1 | oserdes_clkdiv_1 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_2 | oserdes_clkdiv_2 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_6 | oserdes_clkdiv_6 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_2 | oserdes_clkdiv_2 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_6 | oserdes_clkdiv_6 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST |
+---------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19571
 Number of Nodes with overlaps = 2509
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b18f9afb

Time (s): cpu = 00:04:50 ; elapsed = 00:02:44 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269
Phase 4 Rip-up And Reroute | Checksum: b18f9afb

Time (s): cpu = 00:04:50 ; elapsed = 00:02:44 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b18f9afb

Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b18f9afb

Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269
Phase 5 Delay and Skew Optimization | Checksum: b18f9afb

Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bdfb6ea7

Time (s): cpu = 00:05:04 ; elapsed = 00:02:50 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4672 ; free virtual = 7266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: df80b740

Time (s): cpu = 00:05:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4671 ; free virtual = 7265
Phase 6 Post Hold Fix | Checksum: df80b740

Time (s): cpu = 00:05:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4671 ; free virtual = 7265

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.52057 %
  Global Horizontal Routing Utilization  = 11.6307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ad76af5

Time (s): cpu = 00:05:06 ; elapsed = 00:02:52 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4670 ; free virtual = 7264

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ad76af5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:52 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4667 ; free virtual = 7261

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d2b49b0d

Time (s): cpu = 00:05:14 ; elapsed = 00:02:59 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4666 ; free virtual = 7260

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d2b49b0d

Time (s): cpu = 00:05:25 ; elapsed = 00:03:02 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4664 ; free virtual = 7258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:25 ; elapsed = 00:03:02 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4782 ; free virtual = 7376

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:57 ; elapsed = 00:03:19 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4782 ; free virtual = 7376
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4709.371 ; gain = 0.000 ; free physical = 4524 ; free virtual = 7329
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4709.371 ; gain = 0.000 ; free physical = 4466 ; free virtual = 7281
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 4709.371 ; gain = 0.000 ; free physical = 4637 ; free virtual = 7282
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
Command: report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4783.223 ; gain = 73.852 ; free physical = 4555 ; free virtual = 7201
INFO: [runtcl-4] Executing : report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
Command: report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 4786.191 ; gain = 2.969 ; free physical = 4569 ; free virtual = 7215
INFO: [runtcl-4] Executing : report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
Command: report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
202 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4866.250 ; gain = 80.059 ; free physical = 4484 ; free virtual = 7143
INFO: [runtcl-4] Executing : report_route_status -file ariane_xilinx_route_status.rpt -pb ariane_xilinx_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ariane_xilinx_timing_summary_routed.rpt -pb ariane_xilinx_timing_summary_routed.pb -rpx ariane_xilinx_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ariane_xilinx_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ariane_xilinx_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ariane_xilinx_bus_skew_routed.rpt -pb ariane_xilinx_bus_skew_routed.pb -rpx ariane_xilinx_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 20:22:34 2022...
[Fri Feb 11 20:22:40 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:14:17 . Memory (MB): peak = 9824.906 ; gain = 0.000 ; free physical = 7436 ; free virtual = 10109
# launch_runs impl_1 -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci' is already up-to-date
[Fri Feb 11 20:22:40 2022] Launched impl_1...
Run output will be captured here: /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Feb 11 20:22:40 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:22:45 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:22:50 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:22:55 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:23:05 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:23:15 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:23:25 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:23:35 2022] Waiting for impl_1 to finish...
[Fri Feb 11 20:23:55 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ariane_xilinx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ariane_xilinx.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: open_checkpoint /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.dcp

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.422 ; gain = 2.969 ; free physical = 6420 ; free virtual = 8845
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2761.516 ; gain = 0.000 ; free physical = 6721 ; free virtual = 9148
INFO: [Netlist 29-17] Analyzing 7789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3380.664 ; gain = 0.000 ; free physical = 5879 ; free virtual = 8306
Restored from archive | CPU: 0.060000 secs | Memory: 1.744072 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3380.664 ; gain = 0.000 ; free physical = 5879 ; free virtual = 8306
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3380.664 ; gain = 0.000 ; free physical = 5892 ; free virtual = 8319
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 376 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 290 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3380.664 ; gain = 628.148 ; free physical = 5892 ; free virtual = 8319
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3455.668 ; gain = 67.000 ; free physical = 5880 ; free virtual = 8307

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a5727c56

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3455.668 ; gain = 0.000 ; free physical = 5875 ; free virtual = 8302

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][3]_i_2, which resulted in an inversion of 57 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_add_shamt_q[1][6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_eff_sub_q[1]_i_2, which resulted in an inversion of 155 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Special_case_dly_SBO_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Ready_SO_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_3 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP0_carry_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_3 into driver instance i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_b_norm_DP0_carry_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[address_offset][0]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[address_offset][0]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[operator][1]_i_1 into driver instance i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/load_data_q[operator][1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_adapter/mask_q[0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_adapter/mask_q[15]_i_4, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/vaddr_q[63]_i_1__0 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/vaddr_q[63]_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_idx_q[7]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/miss_req_masked_q[0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_7, which resulted in an inversion of 120 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[miss_port_idx][0]_i_1 into driver instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q[paddr][55]_i_6, which resulted in an inversion of 126 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][0]_i_1 into driver instance i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/issue_q[sbe][bp][cf][0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_shift0_carry__0_i_3 into driver instance i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/div_shift0_carry_i_32, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][is_compressed]_i_1 into driver instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][is_compressed]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][is_compressed]_i_1 into driver instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][is_compressed]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/wrap_need_to_split_q_i_4__0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q[8]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_2 into driver instance i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arvalid_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/wrap_need_to_split_q_i_4__0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q[8]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awvalid_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_2 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[5]_i_4, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_1 into driver instance i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iIIR[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_870 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_230, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_871 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_233, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_872 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_237, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_873 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_241, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_874 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_245, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_875 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_249, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_876 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_253, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_877 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_257, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_878 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_261, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_879 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_265, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_880 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_269, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_881 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_273, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_882 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_277, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_883 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_281, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_884 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_285, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_885 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_289, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_886 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_293, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_887 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_297, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_888 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_301, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_889 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_305, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_890 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_309, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_891 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_313, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_892 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_317, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_893 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_321, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_894 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_325, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_895 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_329, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_896 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_333, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_897 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_337, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_898 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_341, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_899 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_345, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_900 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_349, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_901 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_353, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_902 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_357, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_903 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_361, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_904 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_365, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_905 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_369, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_906 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_373, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_907 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_377, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_908 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_381, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_909 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_385, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_910 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_389, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_911 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_393, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_912 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_397, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_913 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_401, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_914 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_405, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_915 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_409, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_916 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_413, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_917 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_417, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_918 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_421, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_919 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_425, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_920 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_429, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_921 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_433, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_922 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_437, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_923 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_441, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_924 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_445, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_925 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_449, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_926 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_453, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_927 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_457, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_928 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_461, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_929 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_465, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_930 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_469, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_931 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_473, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_932 into driver instance i_axi_riscv_atomics/i_atomics/i_amos/i_xlnx_axi_clock_converter_ddr_i_477, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__2, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2__1 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__3, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2__3 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__4, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_2__5 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_arbiter/gen_spill_reg.a_data_q[id][4]_i_3__5, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q[id][0]_i_1 into driver instance i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/counter_q[1]_i_2, which resulted in an inversion of 29 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4f13dfb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5850 ; free virtual = 8278
INFO: [Opt 31-389] Phase Retarget created 293 cells and removed 540 cells
INFO: [Opt 31-1021] In phase Retarget, 217 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: 344f478f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5849 ; free virtual = 8277
INFO: [Opt 31-389] Phase Constant propagation created 597 cells and removed 1479 cells
INFO: [Opt 31-1021] In phase Constant propagation, 172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a7c91ff4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5848 ; free virtual = 8275
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 2315 cells
INFO: [Opt 31-1021] In phase Sweep, 751 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG_inst, Net: i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0
Phase 4 BUFG optimization | Checksum: 2d7082f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8274
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2d7082f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8274
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3efda3d2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 197 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             293  |             540  |                                            217  |
|  Constant propagation         |             597  |            1479  |                                            172  |
|  Sweep                        |               9  |            2315  |                                            751  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            197  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3659.773 ; gain = 0.000 ; free physical = 5846 ; free virtual = 8273
Ending Logic Optimization Task | Checksum: 1b905833e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3659.773 ; gain = 24.012 ; free physical = 5846 ; free virtual = 8273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 51 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 102
Ending PowerOpt Patch Enables Task | Checksum: 1213c9853

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5663 ; free virtual = 8093
Ending Power Optimization Task | Checksum: 1213c9853

Time (s): cpu = 00:04:29 ; elapsed = 00:04:02 . Memory (MB): peak = 4384.340 ; gain = 724.566 ; free physical = 5747 ; free virtual = 8178

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1213c9853

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5747 ; free virtual = 8178

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5748 ; free virtual = 8179
Ending Netlist Obfuscation Task | Checksum: 19c5ceebe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4384.340 ; gain = 0.000 ; free physical = 5748 ; free virtual = 8179
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:04:16 . Memory (MB): peak = 4384.340 ; gain = 1003.676 ; free physical = 5748 ; free virtual = 8179
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4392.344 ; gain = 0.000 ; free physical = 5652 ; free virtual = 8085
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4392.344 ; gain = 8.004 ; free physical = 5617 ; free virtual = 8077
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
Command: report_drc -file ariane_xilinx_drc_opted.rpt -pb ariane_xilinx_drc_opted.pb -rpx ariane_xilinx_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 4456.375 ; gain = 64.031 ; free physical = 5476 ; free virtual = 7937
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5471 ; free virtual = 7932
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a24d5b51

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5471 ; free virtual = 7932
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5471 ; free virtual = 7932

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y3
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d91b049

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5519 ; free virtual = 7983

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a1861187

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5358 ; free virtual = 7823

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a1861187

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5358 ; free virtual = 7823
Phase 1 Placer Initialization | Checksum: 1a1861187

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5346 ; free virtual = 7812

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14798c680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5271 ; free virtual = 7737

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19eaf628a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5274 ; free virtual = 7740

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19eaf628a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5274 ; free virtual = 7740

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 19df0440b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:36 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5193 ; free virtual = 7660
Phase 2 Global Placement | Checksum: 19df0440b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:37 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5252 ; free virtual = 7719

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fc54f319

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5251 ; free virtual = 7718

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d3d63739

Time (s): cpu = 00:02:25 ; elapsed = 00:02:01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5237 ; free virtual = 7704

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11a0bd1ee

Time (s): cpu = 00:02:26 ; elapsed = 00:02:02 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5236 ; free virtual = 7703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9877466d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:02 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5236 ; free virtual = 7703

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16caaf261

Time (s): cpu = 00:02:56 ; elapsed = 00:02:44 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5071 ; free virtual = 7579

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b8b23012

Time (s): cpu = 00:03:01 ; elapsed = 00:02:49 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5079 ; free virtual = 7588

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fa830742

Time (s): cpu = 00:03:02 ; elapsed = 00:02:50 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5079 ; free virtual = 7588
Phase 3 Detail Placement | Checksum: fa830742

Time (s): cpu = 00:03:02 ; elapsed = 00:02:51 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5080 ; free virtual = 7588

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20fe7159f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.201 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2f205e0d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5050 ; free virtual = 7559
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 211d14e97

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5048 ; free virtual = 7556
Phase 4.1.1.1 BUFG Insertion | Checksum: 20fe7159f

Time (s): cpu = 00:03:38 ; elapsed = 00:03:10 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5051 ; free virtual = 7560

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 130431376

Time (s): cpu = 00:03:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5047 ; free virtual = 7556

Time (s): cpu = 00:03:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5049 ; free virtual = 7558
Phase 4.1 Post Commit Optimization | Checksum: 130431376

Time (s): cpu = 00:03:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5048 ; free virtual = 7557

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 130431376

Time (s): cpu = 00:03:42 ; elapsed = 00:03:13 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5055 ; free virtual = 7564

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 130431376

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
Phase 4.3 Placer Reporting | Checksum: 130431376

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111d8a83c

Time (s): cpu = 00:03:44 ; elapsed = 00:03:15 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
Ending Placer Task | Checksum: f9574ff0

Time (s): cpu = 00:03:44 ; elapsed = 00:03:15 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5056 ; free virtual = 7565
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:18 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5236 ; free virtual = 7745
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5020 ; free virtual = 7697
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5169 ; free virtual = 7718
INFO: [runtcl-4] Executing : report_io -file ariane_xilinx_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5144 ; free virtual = 7694
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_placed.rpt -pb ariane_xilinx_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5166 ; free virtual = 7717
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5128 ; free virtual = 7679
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 4901 ; free virtual = 7619
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4456.375 ; gain = 0.000 ; free physical = 5067 ; free virtual = 7659
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y3
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 17f0c83b ConstDB: 0 ShapeSum: e16687b5 RouteDB: 0
Post Restoration Checksum: NetGraph: 575c03fe NumContArr: 3c421036 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 939e1434

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 4468.230 ; gain = 11.855 ; free physical = 4794 ; free virtual = 7386

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 939e1434

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4468.230 ; gain = 11.855 ; free physical = 4824 ; free virtual = 7416

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 939e1434

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4504.223 ; gain = 47.848 ; free physical = 4768 ; free virtual = 7360

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 939e1434

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4504.223 ; gain = 47.848 ; free physical = 4768 ; free virtual = 7361
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fd66a260

Time (s): cpu = 00:01:28 ; elapsed = 00:00:50 . Memory (MB): peak = 4575.332 ; gain = 118.957 ; free physical = 4721 ; free virtual = 7314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=-0.473 | THS=-2357.728|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 203521ec6

Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 4598.332 ; gain = 141.957 ; free physical = 4694 ; free virtual = 7287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14f7541fa

Time (s): cpu = 00:02:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4614.332 ; gain = 157.957 ; free physical = 4692 ; free virtual = 7285

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00228417 %
  Global Horizontal Routing Utilization  = 0.00398333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 107580
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 107578
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a71c1299

Time (s): cpu = 00:02:03 ; elapsed = 00:01:04 . Memory (MB): peak = 4614.332 ; gain = 157.957 ; free physical = 4689 ; free virtual = 7282

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a71c1299

Time (s): cpu = 00:02:03 ; elapsed = 00:01:04 . Memory (MB): peak = 4614.332 ; gain = 157.957 ; free physical = 4689 ; free virtual = 7282
Phase 3 Initial Routing | Checksum: 15b55cea0

Time (s): cpu = 00:02:34 ; elapsed = 00:01:12 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4662 ; free virtual = 7256
INFO: [Route 35-580] Design has 64 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============+==================+=========================================================================================================================================================================================================================================+
| Launch Clock  | Capture Clock    | Pin                                                                                                                                                                                                                                     |
+===============+==================+=========================================================================================================================================================================================================================================+
| oserdes_clk_1 | oserdes_clkdiv_1 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_2 | oserdes_clkdiv_2 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_6 | oserdes_clkdiv_6 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_2 | oserdes_clkdiv_2 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_6 | oserdes_clkdiv_6 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST |
+---------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19571
 Number of Nodes with overlaps = 2509
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b18f9afb

Time (s): cpu = 00:04:50 ; elapsed = 00:02:44 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269
Phase 4 Rip-up And Reroute | Checksum: b18f9afb

Time (s): cpu = 00:04:50 ; elapsed = 00:02:44 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b18f9afb

Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b18f9afb

Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269
Phase 5 Delay and Skew Optimization | Checksum: b18f9afb

Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4675 ; free virtual = 7269

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bdfb6ea7

Time (s): cpu = 00:05:04 ; elapsed = 00:02:50 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4672 ; free virtual = 7266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: df80b740

Time (s): cpu = 00:05:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4671 ; free virtual = 7265
Phase 6 Post Hold Fix | Checksum: df80b740

Time (s): cpu = 00:05:05 ; elapsed = 00:02:51 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4671 ; free virtual = 7265

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.52057 %
  Global Horizontal Routing Utilization  = 11.6307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ad76af5

Time (s): cpu = 00:05:06 ; elapsed = 00:02:52 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4670 ; free virtual = 7264

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ad76af5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:52 . Memory (MB): peak = 4661.348 ; gain = 204.973 ; free physical = 4667 ; free virtual = 7261

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d2b49b0d

Time (s): cpu = 00:05:14 ; elapsed = 00:02:59 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4666 ; free virtual = 7260

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d2b49b0d

Time (s): cpu = 00:05:25 ; elapsed = 00:03:02 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4664 ; free virtual = 7258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:25 ; elapsed = 00:03:02 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4782 ; free virtual = 7376

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:57 ; elapsed = 00:03:19 . Memory (MB): peak = 4709.371 ; gain = 252.996 ; free physical = 4782 ; free virtual = 7376
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4709.371 ; gain = 0.000 ; free physical = 4524 ; free virtual = 7329
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4709.371 ; gain = 0.000 ; free physical = 4466 ; free virtual = 7281
INFO: [Common 17-1381] The checkpoint '/home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 4709.371 ; gain = 0.000 ; free physical = 4637 ; free virtual = 7282
INFO: [runtcl-4] Executing : report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
Command: report_drc -file ariane_xilinx_drc_routed.rpt -pb ariane_xilinx_drc_routed.pb -rpx ariane_xilinx_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4783.223 ; gain = 73.852 ; free physical = 4555 ; free virtual = 7201
INFO: [runtcl-4] Executing : report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
Command: report_methodology -file ariane_xilinx_methodology_drc_routed.rpt -pb ariane_xilinx_methodology_drc_routed.pb -rpx ariane_xilinx_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mashahed/projects/cva6/cva6/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 4786.191 ; gain = 2.969 ; free physical = 4569 ; free virtual = 7215
INFO: [runtcl-4] Executing : report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
Command: report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
202 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4866.250 ; gain = 80.059 ; free physical = 4484 ; free virtual = 7143
INFO: [runtcl-4] Executing : report_route_status -file ariane_xilinx_route_status.rpt -pb ariane_xilinx_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ariane_xilinx_timing_summary_routed.rpt -pb ariane_xilinx_timing_summary_routed.pb -rpx ariane_xilinx_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ariane_xilinx_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ariane_xilinx_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ariane_xilinx_bus_skew_routed.rpt -pb ariane_xilinx_bus_skew_routed.pb -rpx ariane_xilinx_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 20:22:34 2022...

*** Running vivado
    with args -log ariane_xilinx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ariane_xilinx.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ariane_xilinx.tcl -notrace
Command: open_checkpoint ariane_xilinx_routed.dcp

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.418 ; gain = 2.969 ; free physical = 6141 ; free virtual = 8815
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2761.512 ; gain = 0.000 ; free physical = 6452 ; free virtual = 9126
INFO: [Netlist 29-17] Analyzing 7707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3508.645 ; gain = 134.953 ; free physical = 5486 ; free virtual = 8160
Restored from archive | CPU: 5.860000 secs | Memory: 136.725700 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3508.645 ; gain = 134.953 ; free physical = 5486 ; free virtual = 8160
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3508.645 ; gain = 0.000 ; free physical = 5499 ; free virtual = 8174
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 280 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 20 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3508.645 ; gain = 756.133 ; free physical = 5499 ; free virtual = 8174
INFO: [Memdata 28-208] The XPM instance: <i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force ariane_xilinx.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X1Y22
GCIO site IOB_X1Y24
GCIO site IOB_X1Y26
GCIO site IOB_X1Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
GCIO site IOB_X0Y222
GCIO site IOB_X0Y224
GCIO site IOB_X0Y226
GCIO site IOB_X0Y228
GCIO site IOB_X0Y272
GCIO site IOB_X0Y274
GCIO site IOB_X0Y276
GCIO site IOB_X0Y278
GCIO site IOB_X0Y322
GCIO site IOB_X0Y324
GCIO site IOB_X0Y326
GCIO site IOB_X0Y328
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPOR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out on the i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/FSM_sequential_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_q_reg[addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst has an input control pin i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/genblk1[0].RAMB16_S9_S36_inst/ADDRBWRADDR[13] (net: i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_rx/addrb[8]) which is driven by a register (i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1] (net: i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena) which is driven by a register (i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 113 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[resp][1:0], i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 68 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 228 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ariane_xilinx.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4507.523 ; gain = 984.035 ; free physical = 5135 ; free virtual = 7820
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 20:24:02 2022...
[Fri Feb 11 20:24:02 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:01:22 . Memory (MB): peak = 9824.906 ; gain = 0.000 ; free physical = 7420 ; free virtual = 10106
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 9909.410 ; gain = 0.000 ; free physical = 7266 ; free virtual = 9953
INFO: [Netlist 29-17] Analyzing 7707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_xlnx_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10523.320 ; gain = 145.957 ; free physical = 6751 ; free virtual = 9437
Restored from archive | CPU: 6.250000 secs | Memory: 135.133995 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10523.320 ; gain = 145.957 ; free physical = 6751 ; free virtual = 9437
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10523.320 ; gain = 0.000 ; free physical = 6754 ; free virtual = 9441
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 280 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 20 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 10627.320 ; gain = 802.414 ; free physical = 6645 ; free virtual = 9331
# write_verilog -force -mode funcsim work-fpga/${project}_funcsim.v
# write_verilog -force -mode timesim work-fpga/${project}_timesim.v
# write_sdf     -force work-fpga/${project}_timesim.sdf
write_sdf: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 10918.656 ; gain = 103.148 ; free physical = 6066 ; free virtual = 9125
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing                                                              -file reports/${project}.check_timing.rpt
check_timing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 10927.562 ; gain = 8.906 ; free physical = 6037 ; free virtual = 9096
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/${project}.timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
# report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/${project}.timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
# report_utilization -hierarchical                                          -file reports/${project}.utilization.rpt
/home/mashahed/projects/cva6/cva6/corev_apu/fpga/reports/ariane.utilization.rpt
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 20:30:13 2022...
