#include "../../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

/******************************** PLL ********************************/

// S5E9945
// TOP_TOP
struct cmucal_pll_table TOP_PLL_SHARED0_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_SHARED1_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_SHARED2_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_SHARED3_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_SHARED4_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_SHARED5_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_SHARED_MIF_rate_table[] = {
};

struct cmucal_pll_table TOP_PLL_MMC_rate_table[] = {
};

// ALIVE_ALIVE
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
// AUD_AUD
struct cmucal_pll_table AUD_PLL_AUD_rate_table[] = {
};

// BRP_BRP
// CHUB_CHUB
// CHUBVTS_CHUBVTS
// CMGP_CMGP
// CPUCL0_GLB_CPUCL0_GLB
// CPUCL0_CPUCL0
struct cmucal_pll_table CPUCL0_PLL_CPUCL0_rate_table[] = {
};

// CPUCL1H_CPUCL1H
struct cmucal_pll_table CPUCL1H_PLL_CPUCL1H_rate_table[] = {
};

// CPUCL1L_CPUCL1L
struct cmucal_pll_table CPUCL1L_PLL_CPUCL1L_rate_table[] = {
};

// CPUCL2_CPUCL2
struct cmucal_pll_table CPUCL2_PLL_CPUCL2_rate_table[] = {
};

// CSIS_CSIS
// CSTAT_CSTAT
// DBGCORE_DBGCORE
// DLFE_DLFE
// DLNE_DLNE
// DNC_DNC
// DPUB_DPUB
// DPUF0_DPUF0
// DPUF1_DPUF1
// DSP_DSP
// DSU_DSU
struct cmucal_pll_table DSU_PLL_DSU_rate_table[] = {
};

// G3DCORE_G3DCORE
struct cmucal_pll_table G3DCORE_PLL_G3D_rate_table[] = {
};

struct cmucal_pll_table G3DCORE_PLL_G3D1_rate_table[] = {
};

// G3D_G3D
// GNPU_GNPU0
// GNPU_GNPU1
// HSI0_HSI0
// HSI1_HSI1
// ICPU_ICPU
// LME_LME
// M2M_M2M
// MCFP_MCFP
// MCSC_MCSC
// MFC_MFC
// MFD_MFD
// MIF_MIF0
struct cmucal_pll_table MIF0_PLL_MIF_MAIN_rate_table[] = {
};

struct cmucal_pll_table MIF0_PLL_MIF_SUB_rate_table[] = {
};

// MIF_MIF1
struct cmucal_pll_table MIF1_PLL_MIF_MAIN_rate_table[] = {
};

struct cmucal_pll_table MIF1_PLL_MIF_SUB_rate_table[] = {
};

// MIF_MIF2
struct cmucal_pll_table MIF2_PLL_MIF_MAIN_rate_table[] = {
};

struct cmucal_pll_table MIF2_PLL_MIF_SUB_rate_table[] = {
};

// MIF_MIF3
struct cmucal_pll_table MIF3_PLL_MIF_MAIN_rate_table[] = {
};

struct cmucal_pll_table MIF3_PLL_MIF_SUB_rate_table[] = {
};

// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
// NOCL1A_NOCL1A
// NOCL1B_NOCL1B
// NOCL2A_NOCL2A
// NPUMEM_NPUMEM
// PERIC0_PERIC0
// PERIC1_PERIC1
// PERIC2_PERIC2
// PERIS_PERIS
// RGBP_RGBP
// S2D_S2D
struct cmucal_pll_table S2D_PLL_MIF_S2D_rate_table[] = {
};

// SDMA_SDMA
// SNPU_SNPU0
// SNPU_SNPU1
// SSP_SSP
// STRONG_STRONG
// UFD_UFD
// UFS_UFS
// UNPU_UNPU
// VTS_VTS
// YUVP_YUVP

#define SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9	0
#define SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8	1
#define SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS	2
struct cmucal_pll cmucal_pll_list[] = {
// S5E9945
// TOP_TOP
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED0, TOP_OSCCLK_CMU, PLL_SHARED0__LOCKTIME, PLL_SHARED0__ENABLE, EMPTY_CAL_ID, PLL_SHARED0__PDIV, PLL_SHARED0__MDIV, PLL_SHARED0__SDIV, EMPTY_CAL_ID, TOP_PLL_SHARED0_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED1, TOP_OSCCLK_CMU, PLL_SHARED1__LOCKTIME, PLL_SHARED1__ENABLE, EMPTY_CAL_ID, PLL_SHARED1__PDIV, PLL_SHARED1__MDIV, PLL_SHARED1__SDIV, EMPTY_CAL_ID, TOP_PLL_SHARED1_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED2, TOP_OSCCLK_CMU, PLL_SHARED2__LOCKTIME, PLL_SHARED2__ENABLE, EMPTY_CAL_ID, PLL_SHARED2__PDIV, PLL_SHARED2__MDIV, PLL_SHARED2__SDIV, EMPTY_CAL_ID, TOP_PLL_SHARED2_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED3, TOP_OSCCLK_CMU, PLL_SHARED3__LOCKTIME, PLL_SHARED3__ENABLE, EMPTY_CAL_ID, PLL_SHARED3__PDIV, PLL_SHARED3__MDIV, PLL_SHARED3__SDIV, EMPTY_CAL_ID, TOP_PLL_SHARED3_rate_table, 0, 0),
    CLK_RPLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED4, TOP_OSCCLK_CMU, PLL_SHARED4__LOCKTIME, PLL_SHARED4__ENABLE, EMPTY_CAL_ID, PLL_SHARED4__PDIV, PLL_SHARED4__MDIV, PLL_SHARED4__SDIV, PLL_SHARED4_F, TOP_PLL_SHARED4_rate_table, 150, 500),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED5, TOP_OSCCLK_CMU, PLL_SHARED5__LOCKTIME, PLL_SHARED5__ENABLE, EMPTY_CAL_ID, PLL_SHARED5__PDIV, PLL_SHARED5__MDIV, PLL_SHARED5__SDIV, EMPTY_CAL_ID, TOP_PLL_SHARED5_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED_MIF, TOP_OSCCLK_CMU, PLL_SHARED_MIF__LOCKTIME, PLL_SHARED_MIF__ENABLE, EMPTY_CAL_ID, PLL_SHARED_MIF__PDIV, PLL_SHARED_MIF__MDIV, PLL_SHARED_MIF__SDIV, EMPTY_CAL_ID, TOP_PLL_SHARED_MIF_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_MMC, TOP_OSCCLK_CMU, PLL_MMC__LOCKTIME, PLL_MMC__ENABLE, EMPTY_CAL_ID, PLL_MMC__PDIV, PLL_MMC__MDIV, PLL_MMC__SDIV, EMPTY_CAL_ID, TOP_PLL_MMC_rate_table, 0, 0),
// ALIVE_ALIVE
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
// AUD_AUD
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, AUD_PLL_AUD, AUD_OSCCLK_AUD, PLL_AUD__LOCKTIME, PLL_AUD__ENABLE, EMPTY_CAL_ID, PLL_AUD__PDIV, PLL_AUD__MDIV, PLL_AUD__SDIV, EMPTY_CAL_ID, AUD_PLL_AUD_rate_table, 0, 0),
// BRP_BRP
// CHUB_CHUB
// CHUBVTS_CHUBVTS
// CMGP_CMGP
// CPUCL0_GLB_CPUCL0_GLB
// CPUCL0_CPUCL0
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, CPUCL0_PLL_CPUCL0, CPUCL0_OSCCLK_CPUCL0, PLL_CPUCL0__LOCKTIME, PLL_CPUCL0__ENABLE, EMPTY_CAL_ID, PLL_CPUCL0__PDIV, PLL_CPUCL0__MDIV, PLL_CPUCL0__SDIV, EMPTY_CAL_ID, CPUCL0_PLL_CPUCL0_rate_table, 0, 0),
// CPUCL1H_CPUCL1H
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS, CPUCL1H_PLL_CPUCL1H, CPUCL1H_OSCCLK_CPUCL1H, PLL_CPUCL1H__LOCKTIME, PLL_CPUCL1H__ENABLE, EMPTY_CAL_ID, PLL_CPUCL1H__PDIV, PLL_CPUCL1H__MDIV, PLL_CPUCL1H__SDIV, EMPTY_CAL_ID, CPUCL1H_PLL_CPUCL1H_rate_table, 0, 0),
// CPUCL1L_CPUCL1L
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS, CPUCL1L_PLL_CPUCL1L, CPUCL1L_OSCCLK_CPUCL1L, PLL_CPUCL1L__LOCKTIME, PLL_CPUCL1L__ENABLE, EMPTY_CAL_ID, PLL_CPUCL1L__PDIV, PLL_CPUCL1L__MDIV, PLL_CPUCL1L__SDIV, EMPTY_CAL_ID, CPUCL1L_PLL_CPUCL1L_rate_table, 0, 0),
// CPUCL2_CPUCL2
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS, CPUCL2_PLL_CPUCL2, CPUCL2_OSCCLK_CPUCL2, PLL_CPUCL2__LOCKTIME, PLL_CPUCL2__ENABLE, EMPTY_CAL_ID, PLL_CPUCL2__PDIV, PLL_CPUCL2__MDIV, PLL_CPUCL2__SDIV, EMPTY_CAL_ID, CPUCL2_PLL_CPUCL2_rate_table, 0, 0),
// CSIS_CSIS
// CSTAT_CSTAT
// DBGCORE_DBGCORE
// DLFE_DLFE
// DLNE_DLNE
// DNC_DNC
// DPUB_DPUB
// DPUF0_DPUF0
// DPUF1_DPUF1
// DSP_DSP
// DSU_DSU
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, DSU_PLL_DSU, DSU_OSCCLK_DSU, PLL_DSU__LOCKTIME, PLL_DSU__ENABLE, EMPTY_CAL_ID, PLL_DSU__PDIV, PLL_DSU__MDIV, PLL_DSU__SDIV, EMPTY_CAL_ID, DSU_PLL_DSU_rate_table, 0, 0),
// G3DCORE_G3DCORE
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS, G3DCORE_PLL_G3D, G3DCORE_OSCCLK_G3DCORE, PLL_G3D__LOCKTIME, PLL_G3D__ENABLE, EMPTY_CAL_ID, PLL_G3D__PDIV, PLL_G3D__MDIV, PLL_G3D__SDIV, EMPTY_CAL_ID, G3DCORE_PLL_G3D_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS, G3DCORE_PLL_G3D1, G3DCORE_OSCCLK_G3DCORE, PLL_G3D1__LOCKTIME, PLL_G3D1__ENABLE, EMPTY_CAL_ID, PLL_G3D1__PDIV, PLL_G3D1__MDIV, PLL_G3D1__SDIV, EMPTY_CAL_ID, G3DCORE_PLL_G3D1_rate_table, 0, 0),
// G3D_G3D
// GNPU_GNPU0
// GNPU_GNPU1
// HSI0_HSI0
// HSI1_HSI1
// ICPU_ICPU
// LME_LME
// M2M_M2M
// MCFP_MCFP
// MCSC_MCSC
// MFC_MFC
// MFD_MFD
// MIF_MIF0
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF0_PLL_MIF_MAIN, MIF0_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_MAIN__LOCKTIME, PLL_MIF_MAIN__ENABLE, EMPTY_CAL_ID, PLL_MIF_MAIN__PDIV, PLL_MIF_MAIN__MDIV, PLL_MIF_MAIN__SDIV, EMPTY_CAL_ID, MIF0_PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF0_PLL_MIF_SUB, MIF0_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_SUB__LOCKTIME, PLL_MIF_SUB__ENABLE, EMPTY_CAL_ID, PLL_MIF_SUB__PDIV, PLL_MIF_SUB__MDIV, PLL_MIF_SUB__SDIV, EMPTY_CAL_ID, MIF0_PLL_MIF_SUB_rate_table, 0, 0),
// MIF_MIF1
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF1_PLL_MIF_MAIN, MIF1_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_MAIN__LOCKTIME, PLL_MIF_MAIN__ENABLE, EMPTY_CAL_ID, PLL_MIF_MAIN__PDIV, PLL_MIF_MAIN__MDIV, PLL_MIF_MAIN__SDIV, EMPTY_CAL_ID, MIF1_PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF1_PLL_MIF_SUB, MIF1_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_SUB__LOCKTIME, PLL_MIF_SUB__ENABLE, EMPTY_CAL_ID, PLL_MIF_SUB__PDIV, PLL_MIF_SUB__MDIV, PLL_MIF_SUB__SDIV, EMPTY_CAL_ID, MIF1_PLL_MIF_SUB_rate_table, 0, 0),
// MIF_MIF2
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF2_PLL_MIF_MAIN, MIF2_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_MAIN__LOCKTIME, PLL_MIF_MAIN__ENABLE, EMPTY_CAL_ID, PLL_MIF_MAIN__PDIV, PLL_MIF_MAIN__MDIV, PLL_MIF_MAIN__SDIV, EMPTY_CAL_ID, MIF2_PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF2_PLL_MIF_SUB, MIF2_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_SUB__LOCKTIME, PLL_MIF_SUB__ENABLE, EMPTY_CAL_ID, PLL_MIF_SUB__PDIV, PLL_MIF_SUB__MDIV, PLL_MIF_SUB__SDIV, EMPTY_CAL_ID, MIF2_PLL_MIF_SUB_rate_table, 0, 0),
// MIF_MIF3
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF3_PLL_MIF_MAIN, MIF3_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_MAIN__LOCKTIME, PLL_MIF_MAIN__ENABLE, EMPTY_CAL_ID, PLL_MIF_MAIN__PDIV, PLL_MIF_MAIN__MDIV, PLL_MIF_MAIN__SDIV, EMPTY_CAL_ID, MIF3_PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF3_PLL_MIF_SUB, MIF3_DFTMUX_CLK_MIF_OSCCLK_PLL, PLL_MIF_SUB__LOCKTIME, PLL_MIF_SUB__ENABLE, EMPTY_CAL_ID, PLL_MIF_SUB__PDIV, PLL_MIF_SUB__MDIV, PLL_MIF_SUB__SDIV, EMPTY_CAL_ID, MIF3_PLL_MIF_SUB_rate_table, 0, 0),
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
// NOCL1A_NOCL1A
// NOCL1B_NOCL1B
// NOCL2A_NOCL2A
// NPUMEM_NPUMEM
// PERIC0_PERIC0
// PERIC1_PERIC1
// PERIC2_PERIC2
// PERIS_PERIS
// RGBP_RGBP
// S2D_S2D
//    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, S2D_PLL_MIF_S2D, S2D_DFTMUX_CLK_S2D_OSCCLK, PLL_MIF_S2D__LOCKTIME, PLL_MIF_S2D__ENABLE, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID, S2D_PLL_MIF_S2D_rate_table, 0, 0),
// SDMA_SDMA
// SNPU_SNPU0
// SNPU_SNPU1
// SSP_SSP
// STRONG_STRONG
// UFD_UFD
// UFS_UFS
// UNPU_UNPU
// VTS_VTS
// YUVP_YUVP
};
unsigned int cmucal_pll_size = ARRAY_SIZE(cmucal_pll_list);

/******************************** MUX ********************************/

// S5E9945
// TOP_TOP
enum clk_id cmucal_TOP_CMU_CUSTOM_TOP_MUX_CMUREF_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_BOOST_RCO_parents[] = {
    TOP_OSCCLK_CMU,
    ALIVE_DIV_CLKALIVE_BOOST,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK0_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK1_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK2_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK3_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK4_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK5_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK6_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_CMU_TOP_CLKOUT0_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED4_D2,
    TOP_PLL_SHARED5_D2,
    TOP_PLL_SHARED_MIF_D2,
    TOP_PLL_MMC_D2,
    TOP_DFTMUX_CLKCMU_CIS_CLK0,
    TOP_DFTMUX_CLKCMU_CIS_CLK1,
    TOP_DFTMUX_CLKCMU_CIS_CLK2,
    TOP_DFTMUX_CLKCMU_CIS_CLK3,
    TOP_DFTMUX_CLKCMU_CIS_CLK4,
    TOP_DFTMUX_CLKCMU_CIS_CLK5,
    TOP_DFTMUX_CLKCMU_CIS_CLK6,
    TOP_CMU_CUSTOM_TOP_MUX_CMUREF,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_ALIVE_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_AOCCSIS_DCPHY_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_AUD_AUDIF0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_AUD_AUDIF1_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_AUD_CPU_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_AUD_NOC_parents[] = {
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CMU_BOOST_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MIF_BOOST_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_HTU_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL1H_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL1L_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL2_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DNC_NOC_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DPUB_NOC_A0_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DPUB_NOC_A1_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DPUF_NOC_A0_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DPUF_NOC_A1_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DSP_NOC_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DSP_NOC_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DSU_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_G3D_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_G3D_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU1_NOC_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU1_XMAA_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU_NOC_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU_XMAA_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU1_NOC_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU1_XMAA_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU_NOC_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU_XMAA_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NPUMEM_NOC_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SNPU0_NOC_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SNPU0_NOC_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SNPU1_NOC_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SNPU1_NOC_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_HSI0_DPGTC_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_HSI0_DPOSC_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_HSI0_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_HSI0_USB32DRD_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_HSI1_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_HSI1_NOC_PCIE_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_ICPU_NOC0_A0_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_ICPU_NOC0_A1_parents[] = {
    TOP_PLL_SHARED5_D1,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_ICPU_NOC1_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_LME_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_M2M_JPEG_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_M2M_JSQZ_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_M2M_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MFC_MFC_parents[] = {
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MFC_WFD_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED4_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MFD_MFD_parents[] = {
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MFD_FG_parents[] = {
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MIF_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_MIF_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED_MIF_D1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL0_NOC_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED_MIF_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED_MIF_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL1A_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL1B_NOC0_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL2A_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM0_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM1_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM2_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM3_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED0_D3,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC0_IP0_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC0_IP1_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC0_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC1_IP0_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC1_IP1_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC1_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC2_IP0_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC2_IP1_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC2_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIS_GIC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIS_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_PERIS_TMU_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SDMA_NOC_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_OSCCLK_SUB,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SSP_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_UFS_MMC_CARD_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_MMC_D1,
    TOP_PLL_SHARED0_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_UFS_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_UFS_UFS_EMBD_parents[] = {
    TOP_OSCCLK_SUB,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED4_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_VTS_DMIC_parents[] = {
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
};
enum clk_id cmucal_TOP_MUX_CP_HISPEEDY_CLK_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
};
enum clk_id cmucal_TOP_MUX_CP_SHARED0_CLK_parents[] = {
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
};
enum clk_id cmucal_TOP_MUX_CP_SHARED1_CLK_parents[] = {
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
};
enum clk_id cmucal_TOP_MUX_CP_SHARED2_CLK_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D1,
    TOP_PLL_SHARED1_D2,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DPUB_NOC_parents[] = {
    TOP_DIV_CLKCMU_DPUB_NOC_A0,
    TOP_DIV_CLKCMU_DPUB_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DPUF_NOC_parents[] = {
    TOP_DIV_CLKCMU_DPUF_NOC_A0,
    TOP_DIV_CLKCMU_DPUF_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_DSP_NOC_parents[] = {
    TOP_DIV_CLKCMU_DSP_NOC_A0,
    TOP_GATE_CLKCMU_DSP_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU1_NOC_parents[] = {
    TOP_DIV_CLKCMU_GNPU1_NOC_A0,
    TOP_GATE_CLKCMU_GNPU1_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU1_XMAA_parents[] = {
    TOP_DIV_CLKCMU_GNPU1_XMAA_A0,
    TOP_GATE_CLKCMU_GNPU1_XMAA_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU_NOC_parents[] = {
    TOP_DIV_CLKCMU_GNPU_NOC_A0,
    TOP_GATE_CLKCMU_GNPU_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU_XMAA_parents[] = {
    TOP_DIV_CLKCMU_GNPU_XMAA_A0,
    TOP_GATE_CLKCMU_GNPU_XMAA_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SNPU0_NOC_parents[] = {
    TOP_DIV_CLKCMU_SNPU0_NOC_A0,
    TOP_GATE_CLKCMU_SNPU0_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_SNPU1_NOC_parents[] = {
    TOP_DIV_CLKCMU_SNPU1_NOC_A0,
    TOP_GATE_CLKCMU_SNPU1_NOC_A1,
};
enum clk_id cmucal_TOP_MUX_CLKCMU_ICPU_NOC0_parents[] = {
    TOP_DIV_CLKCMU_ICPU_NOC0_A0,
    TOP_GATE_CLKCMU_ICPU_NOC0_A1,
};
// ALIVE_ALIVE
enum clk_id cmucal_ALIVE_CLK_ALIVE_CLKOUT0_parents[] = {
    ALIVE_DIV_CLK_ALIVE_NOC,
    ALIVE_DIV_CLK_ALIVE_DBGCORE_UART,
    ALIVE_DIV_CLK_ALIVE_SPMI,
    ALIVE_DIV_CLKALIVE_DBGCORE_NOC,
    ALIVE_DIV_CLKALIVE_CMGP_NOC,
    ALIVE_DIV_CLKALIVE_CHUBVTS_NOC,
    ALIVE_DIV_CLKALIVE_UNPU_NOC,
    ALIVE_DIV_CLKALIVE_UFD_NOC,
    ALIVE_DIV_CLKALIVE_CSIS_NOC,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKALIVE_BOOST_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKALIVE_CHUBVTS_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKALIVE_CSIS_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKALIVE_UFD_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKALIVE_UNPU_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKCMU_CMGP_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLKCMU_DBGCORE_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_SPMI_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_RCO_SPMI,
};
enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_parents[] = {
    ALIVE_OSCCLK_RCO_ALIVE,
    ALIVE_OSCCLK_ALIVE,
};
enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_ASM_parents[] = {
    ALIVE_OSCCLK_RCO_ALIVE,
    ALIVE_OSCCLK_ALIVE,
};
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
enum clk_id cmucal_AOCCSIS_CLK_AOCCSIS_CLKOUT0_parents[] = {
    AOCCSIS_MUX_CLK_AOCCSIS_NOC,
    AOCCSIS_DIV_CLK_AOCCSIS_NOCP,
    AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER,
};
enum clk_id cmucal_AOCCSIS_MUX_CLK_AOCCSIS_DCPHY_parents[] = {
    AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER,
};
enum clk_id cmucal_AOCCSIS_MUX_CLK_AOCCSIS_NOC_parents[] = {
    AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER,
    AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER,
};
// AUD_AUD
enum clk_id cmucal_AUD_CMU_AUD_CLKOUT0_parents[] = {
    AUD_PLL_AUD_D2,
    AUD_MUX_CLKCMU_AUD_CPU_USER,
    AUD_MUX_CLKCMU_AUD_NOC_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_MUX_CP_PCMC_CLK_USER,
    AUD_MUX_CLKVTS_AUD_DMIC_USER,
    AUD_MUX_CLK_AUD_CPU,
    AUD_DIV_CLK_AUD_CPU_ACLK,
    AUD_DIV_CLK_AUD_CPU_ACP,
    AUD_DIV_CLK_AUD_CPU_PCLKDBG,
    AUD_DIV_CLK_AUD_NOC,
    AUD_DIV_CLK_AUD_NOCP,
    AUD_DIV_CLK_AUD_CNT,
    AUD_DIV_CLK_AUD_PCMC,
    AUD_DIV_CLK_AUD_MCLK,
    AUD_DIV_CLK_AUD_SERIAL_LIF,
    AUD_DIV_CLK_AUD_SERIAL_LIF_CORE,
    AUD_DIV_CLK_AUD_DSIF,
    AUD_DIV_CLK_AUD_UAIF0,
    AUD_DIV_CLK_AUD_UAIF1,
    AUD_DIV_CLK_AUD_UAIF2,
    AUD_DIV_CLK_AUD_UAIF3,
    AUD_DIV_CLK_AUD_UAIF4,
    AUD_DIV_CLK_AUD_UAIF5,
    AUD_DIV_CLK_AUD_UAIF6,
    AUD_DIV_CLKAUD_HSI0_NOC,
    AUD_OSCCLK_AUD,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_AUDIF_parents[] = {
    AUD_PLL_AUD_D1,
    AUD_MUX_CLK_AUD_RCO_USER,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_CPU_parents[] = {
    AUD_PLL_AUD_D1,
    AUD_MUX_CLKCMU_AUD_CPU_USER,
    AUD_MUX_CLK_AUD_RCO_USER,
    AUD_OSCCLK_AUD,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_DSIF_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_CLKIO_AUD_DSIF,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_NOC_parents[] = {
    AUD_PLL_AUD_D1,
    AUD_MUX_CLKCMU_AUD_NOC_USER,
    AUD_MUX_CLKCMU_AUD_CPU_USER,
    AUD_MUX_CLK_AUD_RCO_USER,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_PCMC_parents[] = {
    AUD_MUX_CP_PCMC_CLK_USER,
    AUD_MUX_CLK_AUD_SCLK,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_SCLK_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_SERIAL_LIF_parents[] = {
    AUD_MUX_CLK_AUD_RCO_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_OSCCLK_AUD,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_SERIAL_LIF_CORE_parents[] = {
    AUD_MUX_CLK_AUD_RCO_USER,
    AUD_DIV_CLK_AUD_NOC,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF0_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK0,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF1_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK1,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF2_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK2,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF3_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK3,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF4_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF5_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF6_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_MUX_CLKCMU_AUD_AUDIF0_USER,
    AUD_MUX_CLKCMU_AUD_AUDIF1_USER,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK6,
};
enum clk_id cmucal_AUD_MUX_HCHGEN_CLK_AUD_CPU_parents[] = {
    AUD_MUX_CLK_AUD_CPU,
    AUD_OSCCLK_AUD,
};
// BRP_BRP
enum clk_id cmucal_BRP_CMU_BRP_CLKOUT0_parents[] = {
    BRP_MUX_CLKCMU_BRP_NOC_USER,
    BRP_DIV_CLK_BRP_NOCP,
};
// CHUB_CHUB
enum clk_id cmucal_CHUB_CMU_CHUB_CLKOUT0_parents[] = {
    CHUB_DIV_CLK_CHUB_NOC,
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_DIV_CLK_CHUB_USI0,
    CHUB_DIV_CLK_CHUB_USI1,
    CHUB_DIV_CLK_CHUB_USI2,
    CHUB_DIV_CLK_CHUB_I2C,
    CHUB_DIV_CLK_CHUB_SPI_MS_CTRL,
    CHUB_DIV_CLK_CHUB_SPI_I2C0,
    CHUB_DIV_CLK_CHUB_SPI_I2C1,
    CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX,
    CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CHUB_OSCCLK_CHUB,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_I2C_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_NOC_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_SPI_I2C0_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_SPI_I2C1_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_SPI_MS_CTRL_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_TIMER_parents[] = {
    CHUB_OSCCLK_CHUB,
    CHUB_RTCCLK_CHUB,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI0_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI1_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI2_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI3_parents[] = {
    CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER,
};
// CHUBVTS_CHUBVTS
enum clk_id cmucal_CHUBVTS_CMU_CHUBVTS_CLKOUT0_parents[] = {
    CHUBVTS_DIV_CLK_CHUBVTS_NOC,
    CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK,
};
enum clk_id cmucal_CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK_parents[] = {
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER,
};
enum clk_id cmucal_CHUBVTS_MUX_CLK_CHUBVTS_NOC_parents[] = {
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER,
};
// CMGP_CMGP
enum clk_id cmucal_CMGP_CMU_CMGP_CLKOUT0_parents[] = {
    CMGP_DIV_CLK_CMGP_USI0,
    CMGP_DIV_CLK_CMGP_USI1,
    CMGP_DIV_CLK_CMGP_USI2,
    CMGP_DIV_CLK_CMGP_USI3,
    CMGP_DIV_CLK_CMGP_USI4,
    CMGP_DIV_CLK_CMGP_USI5,
    CMGP_DIV_CLK_CMGP_USI6,
    CMGP_DIV_CLK_CMGP_I2C,
    CMGP_DIV_CLK_CMGP_SPI_MS_CTRL,
    CMGP_DIV_CLK_CMGP_SPI_I2C0,
    CMGP_DIV_CLK_CMGP_SPI_I2C1,
    CMGP_OSCCLK_CMGP,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_I2C_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_NOC_parents[] = {
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
    CMGP_OSCCLK_CMGP,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_SPI_I2C0_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_SPI_I2C1_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_SPI_MS_CTRL_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI0_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI1_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI2_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI3_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI4_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI5_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI6_parents[] = {
    CMGP_OSCCLK_CMGP,
    CMGP_MUX_CLKALIVE_CMGP_NOC_USER,
};
// CPUCL0_GLB_CPUCL0_GLB
enum clk_id cmucal_CPUCL0_GLB_CMU_CPUCL0_GLB_CLKOUT0_parents[] = {
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER,
    CPUCL0_GLB_OSCCLK_CPUCL0_GLB,
};
// CPUCL0_CPUCL0
enum clk_id cmucal_CPUCL0_CMU_CPUCL0_CLKOUT0_parents[] = {
    CPUCL0_PLL_CPUCL0_D2,
    CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CPUCL0_OSCCLK_CPUCL0,
};
enum clk_id cmucal_CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN_parents[] = {
    CPUCL0_PLL_CPUCL0_D1,
    CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CPUCL0_OSCCLK_CPUCL0,
    CPUCL0_PLL_DSU_D1_port,
};
// CPUCL1H_CPUCL1H
enum clk_id cmucal_CPUCL1H_CMU_CPUCL1H_CLKOUT0_parents[] = {
    CPUCL1H_PLL_CPUCL1H_D2,
    CPUCL1H_MUX_CLK_CPUCL1H_POWERIP,
    CPUCL1H_DDC_CLKOUT_0,
    CPUCL1H_DDC_CLKOUT_1,
    CPUCL1H_OSCCLK_CPUCL1H,
};
enum clk_id cmucal_CPUCL1H_MUX_CLK_CPUCL1H_ATB_0_parents[] = {
    CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_0,
    CPUCL1H_CPUCL1H_CPM_0,
};
enum clk_id cmucal_CPUCL1H_MUX_CLK_CPUCL1H_ATB_1_parents[] = {
    CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_1,
    CPUCL1H_CPUCL1H_CPM_1,
};
enum clk_id cmucal_CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_0_parents[] = {
    CPUCL1H_CPUCL1H_CPM_0,
    CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CPUCL1H_OSCCLK_CPUCL1H,
};
enum clk_id cmucal_CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_1_parents[] = {
    CPUCL1H_CPUCL1H_CPM_1,
    CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CPUCL1H_OSCCLK_CPUCL1H,
};
enum clk_id cmucal_CPUCL1H_MUX_CLK_CPUCL1H_POWERIP_parents[] = {
    CPUCL1H_PLL_CPUCL1H_D1,
    CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER,
    CPUCL1H_OSCCLK_CPUCL1H,
};
// CPUCL1L_CPUCL1L
enum clk_id cmucal_CPUCL1L_CMU_CPUCL1L_CLKOUT0_parents[] = {
    CPUCL1L_PLL_CPUCL1L_D2,
    CPUCL1L_MUX_CLK_CPUCL1L_POWERIP,
    CPUCL1L_DDC_CLKOUT_0,
    CPUCL1L_DDC_CLKOUT_1,
    CPUCL1L_DDC_CLKOUT_2,
    CPUCL1L_OSCCLK_CPUCL1L,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_ATB_0_parents[] = {
    CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_0,
    CPUCL1L_CPUCL1L_CPM_0,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_ATB_1_parents[] = {
    CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_1,
    CPUCL1L_CPUCL1L_CPM_1,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_ATB_2_parents[] = {
    CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_2,
    CPUCL1L_CPUCL1L_CPM_2,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_0_parents[] = {
    CPUCL1L_CPUCL1L_CPM_0,
    CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CPUCL1L_OSCCLK_CPUCL1L,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_1_parents[] = {
    CPUCL1L_CPUCL1L_CPM_1,
    CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CPUCL1L_OSCCLK_CPUCL1L,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_2_parents[] = {
    CPUCL1L_CPUCL1L_CPM_2,
    CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CPUCL1L_OSCCLK_CPUCL1L,
};
enum clk_id cmucal_CPUCL1L_MUX_CLK_CPUCL1L_POWERIP_parents[] = {
    CPUCL1L_PLL_CPUCL1L_D1,
    CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER,
    CPUCL1L_OSCCLK_CPUCL1L,
};
// CPUCL2_CPUCL2
enum clk_id cmucal_CPUCL2_CMU_CPUCL2_CLKOUT0_parents[] = {
    CPUCL2_PLL_CPUCL2_D2,
    CPUCL2_DDC_CLKOUT,
    CPUCL2_MUX_CLK_CPUCL2_POWERIP,
    CPUCL2_OSCCLK_CPUCL2,
};
enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_ATB_parents[] = {
    CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN,
    CPUCL2_CPUCL2_CPM,
};
enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_parents[] = {
    CPUCL2_CPUCL2_CPM,
    CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CPUCL2_OSCCLK_CPUCL2,
};
enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_POWERIP_parents[] = {
    CPUCL2_PLL_CPUCL2_D1,
    CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CPUCL2_OSCCLK_CPUCL2,
};
// CSIS_CSIS
enum clk_id cmucal_CSIS_CMU_CSIS_CLKOUT0_parents[] = {
    CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CSIS_OSCCLK_CSIS,
};
// CSTAT_CSTAT
enum clk_id cmucal_CSTAT_CMU_CSTAT_CLKOUT0_parents[] = {
    CSTAT_MUX_CLKCMU_CSTAT_NOC_USER,
    CSTAT_DIV_CLK_CSTAT_NOCP,
    CSTAT_OSCCLK_CSTAT,
    CSTAT_OSCCLK_CMU_CSTAT,
};
// DBGCORE_DBGCORE
enum clk_id cmucal_DBGCORE_CMU_DBGCORE_CLKOUT0_parents[] = {
    DBGCORE_MUX_CLKCMU_DBGCORE_USER,
    DBGCORE_MUX_CLK_DBGCORE_NOC,
};
enum clk_id cmucal_DBGCORE_MUX_CLK_DBGCORE_NOC_parents[] = {
    DBGCORE_MUX_CLKCMU_DBGCORE_USER,
    DBGCORE_TCXO_IN,
};
enum clk_id cmucal_DBGCORE_MUX_OSCCLK_DBGCORE_parents[] = {
    DBGCORE_OSCCLK_DBGCORE,
    DBGCORE_TCXO_IN,
};
enum clk_id cmucal_DBGCORE_MUX_OSCCLK_DBGCORE_CMU_parents[] = {
    DBGCORE_OSCCLK_CMU_DBGCORE,
    DBGCORE_TCXO_IN,
};
// DLFE_DLFE
enum clk_id cmucal_DLFE_CMU_DLFE_CLKOUT0_parents[] = {
    DLFE_MUX_CLKCMU_DLFE_NOC_USER,
    DLFE_DIV_CLK_DLFE_NOCP,
};
// DLNE_DLNE
enum clk_id cmucal_DLNE_CMU_DLNE_CLKOUT0_parents[] = {
    DLNE_MUX_CLKCMU_DLNE_NOC_USER,
    DLNE_DIV_CLK_DLNE_NOCP,
};
// DNC_DNC
enum clk_id cmucal_DNC_CMU_DNC_CLKOUT0_parents[] = {
    DNC_MUX_CLKCMU_DNC_NOC_USER,
    DNC_DIV_CLK_DNC_NOCP,
};
// DPUB_DPUB
enum clk_id cmucal_DPUB_CMU_DPUB_CLKOUT0_parents[] = {
    DPUB_MUX_CLKCMU_DPUB_NOC_USER,
    DPUB_DIV_CLK_DPUB_NOCP,
};
// DPUF0_DPUF0
enum clk_id cmucal_DPUF0_CMU_DPUF0_CLKOUT0_parents[] = {
    DPUF0_MUX_CLKCMU_DPUF0_NOC_USER,
    DPUF0_DIV_CLK_DPUF0_NOCP,
    DPUF0_OSCCLK_DPUF0,
    DPUF0_OSCCLK_CMU_DPUF0,
};
// DPUF1_DPUF1
enum clk_id cmucal_DPUF1_CMU_DPUF1_CLKOUT0_parents[] = {
    DPUF1_MUX_CLKCMU_DPUF1_NOC_USER,
    DPUF1_DIV_CLK_DPUF1_NOCP,
    DPUF1_OSCCLK_DPUF1,
    DPUF1_OSCCLK_CMU_DPUF1,
};
// DSP_DSP
enum clk_id cmucal_DSP_CMU_DSP_CLKOUT0_parents[] = {
    DSP_MUX_CLKCMU_DSP_NOC_USER,
    DSP_DIV_CLK_DSP_NOCP,
};
// DSU_DSU
enum clk_id cmucal_DSU_CMU_DSU_CLKOUT0_parents[] = {
    DSU_PLL_DSU_D2,
    DSU_MUX_CLKCMU_DSU_SWITCH_USER,
    DSU_DIV_CLK_CLUSTER_MPACTCLK,
    DSU_DIV_CLK_CLUSTER_ATCLK,
    DSU_OSCCLK_DSU,
};
enum clk_id cmucal_DSU_MUX_CLK_DSU_PLL_parents[] = {
    DSU_PLL_DSU_D1,
    DSU_MUX_CLKCMU_DSU_SWITCH_USER,
    DSU_OSCCLK_DSU,
};
// G3DCORE_G3DCORE
enum clk_id cmucal_G3DCORE_CMU_G3DCORE_CLKOUT0_parents[] = {
    G3DCORE_PLL_G3D_D1,
    G3DCORE_MUX_CLK_G3DCORE_POWERIP,
    G3DCORE_GPU_CLKOUT,
    G3DCORE_DDC_CLKOUT,
    G3DCORE_GPU_ACLKOUT,
    G3DCORE_OSCCLK_G3DCORE,
};
enum clk_id cmucal_G3DCORE_MUX_CLK_G3DCORE_ATB_parents[] = {
    G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN,
    G3DCORE_G3DCORE_CPM,
};
enum clk_id cmucal_G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN_parents[] = {
    G3DCORE_MUX_CLK_G3D_STRMUX,
    G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    G3DCORE_OSCCLK_G3DCORE,
};
enum clk_id cmucal_G3DCORE_MUX_CLK_G3DCORE_POWERIP_parents[] = {
    G3DCORE_MUX_CLK_G3D_PLL,
    G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    G3DCORE_OSCCLK_G3DCORE,
};
enum clk_id cmucal_G3DCORE_MUX_CLK_G3D_PLL_parents[] = {
    G3DCORE_PLL_G3D_D1,
    G3DCORE_PLL_G3D1_D1,
};
enum clk_id cmucal_G3DCORE_MUX_CLK_G3D_STRMUX_parents[] = {
    G3DCORE_G3DCORE_CPM,
    G3DCORE_PLL_G3D1_D1,
};
// G3D_G3D
enum clk_id cmucal_G3D_CMU_G3D_CLKOUT0_parents[] = {
    G3D_MUX_CLKCMU_G3D_NOCP_USER,
    G3D_OSCCLK_G3D,
};
// GNPU_GNPU0
enum clk_id cmucal_GNPU0_CMU_GNPU_CLKOUT0_parents[] = {
    GNPU0_MUX_CLKCMU_GNPU_NOC_USER,
    GNPU0_MUX_CLKCMU_GNPU_XMAA_USER,
    GNPU0_DIV_CLK_GNPU_NOCP,
    GNPU0_OSCCLK_GNPU,
};
// GNPU_GNPU1
enum clk_id cmucal_GNPU1_CMU_GNPU_CLKOUT0_parents[] = {
    GNPU1_MUX_CLKCMU_GNPU_NOC_USER,
    GNPU1_MUX_CLKCMU_GNPU_XMAA_USER,
    GNPU1_DIV_CLK_GNPU_NOCP,
    GNPU1_OSCCLK_GNPU,
};
// HSI0_HSI0
enum clk_id cmucal_HSI0_CMU_HSI0_CLKOUT0_parents[] = {
    HSI0_MUX_CLK_HSI0_NOC,
    HSI0_DIV_CLK_HSI0_EUSB,
    HSI0_MUX_CLKCMU_HSI0_DPGTC_USER,
    HSI0_MUX_CLKCMU_HSI0_DPOSC_USER,
    HSI0_MUX_CLKAUD_HSI0_NOC,
    HSI0_MUX_CLK_HSI0_USB32DRD,
    HSI0_USB_PIPE_CLK,
    HSI0_USB_UTMI_CLK,
    HSI0_USBDPPHY_DP_TXCLK,
    HSI0_USB32DRD_SOF,
    HSI0_EUSB_PLL_CLK_port,
    HSI0_EUSB_REF_CLK,
};
enum clk_id cmucal_HSI0_MUX_CLK_HSI0_NOC_parents[] = {
    HSI0_MUX_CLKCMU_HSI0_NOC_USER,
    HSI0_MUX_CLKAUD_HSI0_NOC,
};
enum clk_id cmucal_HSI0_MUX_CLK_HSI0_RTCCLK_parents[] = {
    HSI0_RTCCLK_HSI0,
    HSI0_OSCCLK_HSI0,
};
enum clk_id cmucal_HSI0_MUX_CLK_HSI0_USB32DRD_parents[] = {
    HSI0_OSCCLK_USB_LINK,
    HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER,
};
// HSI1_HSI1
enum clk_id cmucal_HSI1_CMU_HSI1_CLKOUT0_parents[] = {
    HSI1_MUX_CLKCMU_HSI1_NOC_USER,
    HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    HSI1_OSCCLK_CMU_HSI1,
};
// ICPU_ICPU
enum clk_id cmucal_ICPU_CMU_ICPU_CLKOUT0_parents[] = {
    ICPU_MUX_CLKCMU_ICPU_NOC0_USER,
    ICPU_DIV_CLK_ICPU_NOCP,
    ICPU_MUX_CLKCMU_ICPU_NOC1_USER,
    ICPU_OSCCLK_ICPU,
};
// LME_LME
enum clk_id cmucal_LME_CMU_LME_CLKOUT0_parents[] = {
    LME_MUX_CLKCMU_LME_NOC_USER,
    LME_DIV_CLK_LME_NOCP,
};
// M2M_M2M
enum clk_id cmucal_M2M_CMU_M2M_CLKOUT0_parents[] = {
    M2M_MUX_CLKCMU_M2M_NOC_USER,
    M2M_DIV_CLK_M2M_NOCP,
    M2M_MUX_CLKCMU_M2M_JPEG_USER,
    M2M_MUX_CLKCMU_M2M_JSQZ_USER,
};
// MCFP_MCFP
enum clk_id cmucal_MCFP_CMU_MCFP_CLKOUT0_parents[] = {
    MCFP_MUX_CLKCMU_MCFP_NOC_USER,
    MCFP_DIV_CLK_MCFP_NOCP,
};
// MCSC_MCSC
enum clk_id cmucal_MCSC_CMU_MCSC_CLKOUT0_parents[] = {
    MCSC_MUX_CLKCMU_MCSC_NOC_USER,
    MCSC_DIV_CLK_MCSC_NOCP,
    MCSC_MUX_CLKCMU_MCSC_SHRP_USER,
    MCSC_OSCCLK_MCSC,
};
// MFC_MFC
enum clk_id cmucal_MFC_CMU_MFC_CLKOUT0_parents[] = {
    MFC_MUX_CLKCMU_MFC_MFC_USER,
    MFC_DIV_CLK_MFC_NOCP,
    MFC_MUX_CLKCMU_MFC_WFD_USER,
    MFC_OSCCLK_CMU_MFC,
};
// MFD_MFD
enum clk_id cmucal_MFD_CMU_MFD_CLKOUT0_parents[] = {
    MFD_MUX_CLKCMU_MFD_MFD_USER,
    MFD_MUX_CLKCMU_MFD_FG_USER,
    MFD_DIV_CLK_MFD_NOCP,
    MFD_OSCCLK_MFD,
};
// MIF_MIF0
enum clk_id cmucal_MIF0_CMU_MIF_CLKOUT0_parents[] = {
    MIF0_MUX_CLKCMU_MIF_NOCP_USER,
    MIF0_OSCCLK_MIF,
};
enum clk_id cmucal_MIF0_MUX_MIF_CMUREF_parents[] = {
    MIF0_OSCCLK_CMU_MIF,
    MIF0_CLKCMU_MIF_BOOST,
};
// MIF_MIF1
enum clk_id cmucal_MIF1_CMU_MIF_CLKOUT0_parents[] = {
    MIF1_MUX_CLKCMU_MIF_NOCP_USER,
    MIF1_OSCCLK_MIF,
};
enum clk_id cmucal_MIF1_MUX_MIF_CMUREF_parents[] = {
    MIF1_OSCCLK_CMU_MIF,
    MIF1_CLKCMU_MIF_BOOST,
};
// MIF_MIF2
enum clk_id cmucal_MIF2_CMU_MIF_CLKOUT0_parents[] = {
    MIF2_MUX_CLKCMU_MIF_NOCP_USER,
    MIF2_OSCCLK_MIF,
};
enum clk_id cmucal_MIF2_MUX_MIF_CMUREF_parents[] = {
    MIF2_OSCCLK_CMU_MIF,
    MIF2_CLKCMU_MIF_BOOST,
};
// MIF_MIF3
enum clk_id cmucal_MIF3_CMU_MIF_CLKOUT0_parents[] = {
    MIF3_MUX_CLKCMU_MIF_NOCP_USER,
    MIF3_OSCCLK_MIF,
};
enum clk_id cmucal_MIF3_MUX_MIF_CMUREF_parents[] = {
    MIF3_OSCCLK_CMU_MIF,
    MIF3_CLKCMU_MIF_BOOST,
};
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
enum clk_id cmucal_NOCL0_CMU_NOCL0_CLKOUT0_parents[] = {
    NOCL0_MUX_CLK_NOCL0_BOOST,
    NOCL0_DIV_CLK_NOCL0_NOCP,
};
enum clk_id cmucal_NOCL0_MUX_CLK_NOCL0_BOOST_parents[] = {
    NOCL0_MUX_CLKCMU_NOCL0_NOC_USER,
    ALIVE_DIV_CLKALIVE_BOOST,
};
// NOCL1A_NOCL1A
enum clk_id cmucal_NOCL1A_CMU_NOCL1A_CLKOUT0_parents[] = {
    NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER,
    NOCL1A_DIV_CLK_NOCL1A_NOCP,
    NOCL1A_OSCCLK_NOCL1A,
};
// NOCL1B_NOCL1B
enum clk_id cmucal_NOCL1B_CMU_NOCL1B_CLKOUT0_parents[] = {
    NOCL1B_MUX_CLK_NOCL1B_BOOST,
    NOCL1B_DIV_CLK_NOCL1B_NOCP,
    NOCL1B_OSCCLK_NOCL1B,
    NOCL1B_OSCCLK_CMU_NOCL1B,
};
enum clk_id cmucal_NOCL1B_MUX_CLK_NOCL1B_BOOST_parents[] = {
    NOCL1B_MUX_CLKCMU_NOCL1B_NOC0_USER,
    ALIVE_DIV_CLKALIVE_BOOST,
};
// NOCL2A_NOCL2A
enum clk_id cmucal_NOCL2A_CMU_NOCL2A_CLKOUT0_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER,
    NOCL2A_DIV_CLK_NOCL2A_NOCP,
    NOCL2A_OSCCLK_NOCL2A,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_AOCCSIS_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_BRP_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_CSTAT_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_DLFE_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_DLNE_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_MCFP_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_MCSC_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_MCSC_SHRP_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_RGBP_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
enum clk_id cmucal_NOCL2A_MUX_CLKNOCL2A_YUVP_NOC_parents[] = {
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER,
    NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER,
};
// NPUMEM_NPUMEM
enum clk_id cmucal_NPUMEM_CMU_NPUMEM_CLKOUT0_parents[] = {
    NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER,
    NPUMEM_DIV_CLK_NPUMEM_NOCP,
};
// PERIC0_PERIC0
enum clk_id cmucal_PERIC0_CMU_PERIC0_CLKOUT0_parents[] = {
    PERIC0_DIV_CLK_PERIC0_USI04,
    PERIC0_DIV_CLK_PERIC0_I2C,
    PERIC0_DIV_CLK_PERIC0_DBG_UART,
    PERIC0_OSCCLK_PERIC0,
};
enum clk_id cmucal_PERIC0_MUX_CLK_PERIC0_DBG_UART_parents[] = {
    PERIC0_OSCCLK_PERIC0,
    PERIC0_MUX_CLKCMU_PERIC0_IP0_USER,
    PERIC0_MUX_CLKCMU_PERIC0_IP1_USER,
};
enum clk_id cmucal_PERIC0_MUX_CLK_PERIC0_I2C_parents[] = {
    PERIC0_OSCCLK_PERIC0,
    PERIC0_MUX_CLKCMU_PERIC0_IP0_USER,
    PERIC0_MUX_CLKCMU_PERIC0_IP1_USER,
};
enum clk_id cmucal_PERIC0_MUX_CLK_PERIC0_USI04_parents[] = {
    PERIC0_OSCCLK_PERIC0,
    PERIC0_MUX_CLKCMU_PERIC0_IP0_USER,
    PERIC0_MUX_CLKCMU_PERIC0_IP1_USER,
};
// PERIC1_PERIC1
enum clk_id cmucal_PERIC1_CMU_PERIC1_CLKOUT0_parents[] = {
    PERIC1_DIV_CLK_PERIC1_USI07,
    PERIC1_DIV_CLK_PERIC1_USI08,
    PERIC1_DIV_CLK_PERIC1_USI09,
    PERIC1_DIV_CLK_PERIC1_USI10,
    PERIC1_DIV_CLK_PERIC1_I2C,
    PERIC1_DIV_CLK_PERIC1_UART_BT,
    PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL,
    PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C,
    PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C,
    PERIC1_MUX_CLKCMU_PERIC1_NOC_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
    PERIC1_OSCCLK_PERIC1,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_I2C_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_UART_BT_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_USI07_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_USI08_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_USI09_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
enum clk_id cmucal_PERIC1_MUX_CLK_PERIC1_USI10_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    PERIC1_MUX_CLKCMU_PERIC1_IP0_USER,
    PERIC1_MUX_CLKCMU_PERIC1_IP1_USER,
};
// PERIC2_PERIC2
enum clk_id cmucal_PERIC2_CMU_PERIC2_CLKOUT0_parents[] = {
    PERIC2_DIV_CLK_PERIC2_USI00,
    PERIC2_DIV_CLK_PERIC2_USI01,
    PERIC2_DIV_CLK_PERIC2_USI02,
    PERIC2_DIV_CLK_PERIC2_USI03,
    PERIC2_DIV_CLK_PERIC2_USI05,
    PERIC2_DIV_CLK_PERIC2_USI06,
    PERIC2_DIV_CLK_PERIC2_I2C,
    PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL,
    PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C,
    PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C,
    PERIC2_DIV_CLK_PERIC2_USI11,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_I2C_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI00_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI01_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI02_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI03_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI05_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI06_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
enum clk_id cmucal_PERIC2_MUX_CLK_PERIC2_USI11_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    PERIC2_MUX_CLKCMU_PERIC2_IP0_USER,
    PERIC2_MUX_CLKCMU_PERIC2_IP1_USER,
};
// PERIS_PERIS
enum clk_id cmucal_PERIS_CMU_PERIS_CLKOUT0_parents[] = {
    PERIS_MUX_CLK_PERIS_GIC_USER,
    PERIS_DIV_CLK_PERIS_OTP,
    PERIS_MUX_CLKCMU_PERIS_NOC_USER,
    PERIS_DIV_CLK_PERIS_NOCP,
    PERIS_MUX_CLK_PERIS_TMU0,
    PERIS_MUX_CLK_PERIS_TMU1,
    PERIS_MUX_CLK_PERIS_TMU2,
    PERIS_MUX_CLK_PERIS_TMU3,
};
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_GIC_parents[] = {
    PERIS_MUX_CLK_PERIS_GIC_USER,
    PERIS_OSCCLK_PERIS,
};
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_TMU0_parents[] = {
    PERIS_MUX_CLKCMU_PERIS_TMU_USER,
    PERIS_OSCCLK_CMU_PERIS,
};
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_TMU1_parents[] = {
    PERIS_MUX_CLKCMU_PERIS_TMU_USER,
    PERIS_OSCCLK_CMU_PERIS,
};
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_TMU2_parents[] = {
    PERIS_MUX_CLKCMU_PERIS_TMU_USER,
    PERIS_OSCCLK_CMU_PERIS,
};
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_TMU3_parents[] = {
    PERIS_MUX_CLKCMU_PERIS_TMU_USER,
    PERIS_OSCCLK_CMU_PERIS,
};
// RGBP_RGBP
enum clk_id cmucal_RGBP_CMU_RGBP_CLKOUT0_parents[] = {
    RGBP_MUX_CLKCMU_RGBP_NOC_USER,
    RGBP_DIV_CLK_RGBP_NOCP,
};
// S2D_S2D
enum clk_id cmucal_S2D_MUX_CLK_S2D_CORE_parents[] = {
    S2D_DFTMUX_CLK_S2D_OSCCLK,
    S2D_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
};
// SDMA_SDMA
enum clk_id cmucal_SDMA_CMU_SDMA_CLKOUT0_parents[] = {
    SDMA_DIV_CLK_SDMA_NOC,
    SDMA_DIV_CLK_SDMA_NOCP,
};
// SNPU_SNPU0
enum clk_id cmucal_SNPU0_CMU_SNPU_CLKOUT0_parents[] = {
    SNPU0_MUX_CLKCMU_SNPU_NOC_USER,
    SNPU0_DIV_CLK_SNPU_NOCP,
};
// SNPU_SNPU1
enum clk_id cmucal_SNPU1_CMU_SNPU_CLKOUT0_parents[] = {
    SNPU1_MUX_CLKCMU_SNPU_NOC_USER,
    SNPU1_DIV_CLK_SNPU_NOCP,
};
// SSP_SSP
enum clk_id cmucal_SSP_CMU_SSP_CLKOUT0_parents[] = {
    SSP_MUX_CLKCMU_SSP_NOC_USER,
    SSP_DIV_CLK_SSP_NOCP,
    SSP_OSCCLK_SSP,
    SSP_OSCCLK_CMU_SSP,
};
// STRONG_STRONG
enum clk_id cmucal_STRONG_CMU_STRONG_CLKOUT0_parents[] = {
    STRONG_BUF_CLKSSP_STRONG_NOCP,
    STRONG_OSCCLK_STRONG,
};
// UFD_UFD
enum clk_id cmucal_UFD_CMU_UFD_CLKOUT0_parents[] = {
    UFD_DIV_CLK_UFD_NOC,
    UFD_DIV_CLK_UFD_I2C,
};
enum clk_id cmucal_UFD_MUX_CLK_UFD_I2C_parents[] = {
    UFD_OSCCLK_UFD,
    UFD_MUX_CLKALIVE_UFD_NOC_USER,
};
// UFS_UFS
enum clk_id cmucal_UFS_CMU_UFS_CLKOUT0_parents[] = {
    UFS_MUX_CLKCMU_MMC_CARD_USER,
    UFS_MUX_CLKCMU_UFS_NOC_USER,
    UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    UFS_OSCCLK_UFS,
};
// UNPU_UNPU
enum clk_id cmucal_UNPU_CMU_UNPU_CLKOUT0_parents[] = {
    UNPU_MUX_CLKALIVE_UNPU_NOC_USER,
    UNPU_DIV_CLK_UNPU_NOCP,
};
// VTS_VTS
enum clk_id cmucal_VTS_CMU_VTS_CLKOUT0_parents[] = {
    VTS_DIV_CLK_VTS_CPU,
    VTS_DIV_CLK_VTS_NOC,
    VTS_DIV_CLK_VTS_SERIAL_LIF_CORE,
    VTS_DIV_CLK_VTS_SERIAL_LIF,
    VTS_OSCCLK_VTS,
    VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX,
    VTS_DIV_CLK_VTS_AUD_DMIC,
    VTS_DIV_CLK_VTS_DMIC_IF,
    VTS_DIV_CLK_VTS_DMIC_IF_DIV2,
};
enum clk_id cmucal_VTS_MUX_CLK_VTS_DMIC_parents[] = {
    VTS_MUX_CLKCHUBVTS_VTS_RCO_USER,
    VTS_MUX_CLKCMU_VTS_DMIC_USER,
};
enum clk_id cmucal_VTS_MUX_CLK_VTS_NOC_parents[] = {
    VTS_MUX_CLKCHUBVTS_VTS_NOC_USER,
    VTS_MUX_CLKCHUBVTS_VTS_RCO_USER,
};
// YUVP_YUVP
enum clk_id cmucal_YUVP_CMU_YUVP_CLKOUT0_parents[] = {
    YUVP_MUX_CLKCMU_YUVP_NOC_USER,
    YUVP_DIV_CLK_YUVP_NOCP,
    YUVP_OSCCLK_YUVP,
    YUVP_OSCCLK_CMU_YUVP,
};

// S5E9945
// TOP_TOP
// ALIVE_ALIVE
enum clk_id cmucal_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER_parents[] = {
    ALIVE_OSCCLK_RCO_ALIVE,
    TOP_DIV_CLKCMU_ALIVE_NOC,
};
enum clk_id cmucal_ALIVE_MUX_CLK_RCO_ALIVE_USER_parents[] = {
    ALIVE_OSCCLK_RCO_ALIVE,
    ALIVE_OSCCLK_ALIVE,
};
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
enum clk_id cmucal_AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER_parents[] = {
    AOCCSIS_OSCCLK_AOCCSIS,
    ALIVE_DIV_CLKALIVE_CSIS_NOC,
};
enum clk_id cmucal_AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER_parents[] = {
    AOCCSIS_OSCCLK_AOCCSIS,
    TOP_DIV_CLKCMU_AOCCSIS_DCPHY,
};
enum clk_id cmucal_AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER_parents[] = {
    AOCCSIS_OSCCLK_AOCCSIS,
    NOCL2A_GATE_CLKNOCL2A_AOCCSIS_NOC,
};
enum clk_id cmucal_AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER_parents[] = {
    AOCCSIS_OSCCLK_AOCCSIS,
    TOP_DIV_CLKCMU_AOCCSIS_OIS_MCU,
};
// AUD_AUD
enum clk_id cmucal_AUD_MUX_CLKCMU_AUD_AUDIF0_USER_parents[] = {
    AUD_OSCCLK_AUD,
    TOP_DIV_CLKCMU_AUD_AUDIF0,
};
enum clk_id cmucal_AUD_MUX_CLKCMU_AUD_AUDIF1_USER_parents[] = {
    AUD_OSCCLK_AUD,
    TOP_DIV_CLKCMU_AUD_AUDIF1,
};
enum clk_id cmucal_AUD_MUX_CLKCMU_AUD_CPU_USER_parents[] = {
    AUD_OSCCLK_AUD,
    TOP_DIV_CLKCMU_AUD_CPU,
};
enum clk_id cmucal_AUD_MUX_CLKCMU_AUD_NOC_USER_parents[] = {
    AUD_OSCCLK_AUD,
    TOP_DIV_CLKCMU_AUD_NOC,
};
enum clk_id cmucal_AUD_MUX_CLKVTS_AUD_DMIC_USER_parents[] = {
    AUD_OSCCLK_AUD,
    VTS_GATE_CLK_VTS_AUD_DMIC,
};
enum clk_id cmucal_AUD_MUX_CLK_AUD_RCO_USER_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_CLK_RCO_AUD,
};
enum clk_id cmucal_AUD_MUX_CP_PCMC_CLK_USER_parents[] = {
    AUD_OSCCLK_AUD,
    AUD_CP_PCMC_CLK,
};
// BRP_BRP
enum clk_id cmucal_BRP_MUX_CLKCMU_BRP_NOC_USER_parents[] = {
    BRP_OSCCLK_BRP,
    NOCL2A_GATE_CLKNOCL2A_BRP_NOC,
};
// CHUB_CHUB
enum clk_id cmucal_CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER_parents[] = {
    CHUB_OSCCLK_CHUB,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER,
};
enum clk_id cmucal_CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER_parents[] = {
    CHUB_OSCCLK_CHUB,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER,
};
// CHUBVTS_CHUBVTS
enum clk_id cmucal_CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER_parents[] = {
    CHUBVTS_OSCCLK_CHUBVTS,
    ALIVE_DIV_CLKALIVE_CHUBVTS_NOC,
};
enum clk_id cmucal_CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER_parents[] = {
    CHUBVTS_OSCCLK_CHUBVTS,
    ALIVE_GATE_CLKALIVE_CHUBVTS_RCO,
};
// CMGP_CMGP
enum clk_id cmucal_CMGP_MUX_CLKALIVE_CMGP_NOC_USER_parents[] = {
    CMGP_OSCCLK_CMGP,
    ALIVE_DIV_CLKALIVE_CMGP_NOC,
};
// CPUCL0_GLB_CPUCL0_GLB
enum clk_id cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER_parents[] = {
    CPUCL0_GLB_OSCCLK_CPUCL0_GLB,
    TOP_DIV_CLKCMU_CPUCL0_DBG_NOC
};
enum clk_id cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER_parents[] = {
    CPUCL0_GLB_OSCCLK_CPUCL0_GLB,
    TOP_DIV_CLKCMU_CPUCL0_HTU,
};
enum clk_id cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER_parents[] = {
    CPUCL0_GLB_OSCCLK_CPUCL0_GLB,
    TOP_DIV_CLKCMU_CPUCL0_NOCP,
};
// CPUCL0_CPUCL0
enum clk_id cmucal_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER_parents[] = {
    CPUCL0_OSCCLK_CPUCL0,
    TOP_DIV_CLKCMU_CPUCL0_SWITCH,
};
// CPUCL1H_CPUCL1H
enum clk_id cmucal_CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER_parents[] = {
    CPUCL1H_OSCCLK_CPUCL1H,
    TOP_DIV_CLKCMU_CPUCL1H_SWITCH,
};
// CPUCL1L_CPUCL1L
enum clk_id cmucal_CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER_parents[] = {
    CPUCL1L_OSCCLK_CPUCL1L,
    TOP_DIV_CLKCMU_CPUCL1L_SWITCH,
};
// CPUCL2_CPUCL2
enum clk_id cmucal_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER_parents[] = {
    CPUCL2_OSCCLK_CPUCL2,
    TOP_DIV_CLKCMU_CPUCL2_SWITCH,
};
// CSIS_CSIS
enum clk_id cmucal_CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER_parents[] = {
    CSIS_OSCCLK_CSIS,
    AOCCSIS_MUX_CLK_AOCCSIS_NOC,
};
enum clk_id cmucal_CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER_parents[] = {
    CSIS_OSCCLK_CSIS,
    AOCCSIS_DIV_CLK_AOCCSIS_NOCP,
};
enum clk_id cmucal_CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER_parents[] = {
    CSIS_OSCCLK_CSIS,
    AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
};
// CSTAT_CSTAT
enum clk_id cmucal_CSTAT_MUX_CLKCMU_CSTAT_NOC_USER_parents[] = {
    CSTAT_OSCCLK_CSTAT,
    NOCL2A_GATE_CLKNOCL2A_CSTAT_NOC,
};
// DBGCORE_DBGCORE
enum clk_id cmucal_DBGCORE_MUX_CLKCMU_DBGCORE_USER_parents[] = {
    DBGCORE_OSCCLK_DBGCORE,
    ALIVE_DIV_CLKALIVE_DBGCORE_NOC,
};
// DLFE_DLFE
enum clk_id cmucal_DLFE_MUX_CLKCMU_DLFE_NOC_USER_parents[] = {
    DLFE_OSCCLK_DLFE,
    NOCL2A_GATE_CLKNOCL2A_DLFE_NOC,
};
// DLNE_DLNE
enum clk_id cmucal_DLNE_MUX_CLKCMU_DLNE_NOC_USER_parents[] = {
    DLNE_OSCCLK_DLNE,
    NOCL2A_GATE_CLKNOCL2A_DLNE_NOC,
};
// DNC_DNC
enum clk_id cmucal_DNC_MUX_CLKCMU_DNC_NOC_USER_parents[] = {
    DNC_OSCCLK_DNC,
    TOP_DIV_CLKCMU_DNC_NOC,
};
// DPUB_DPUB
enum clk_id cmucal_DPUB_MUX_CLKCMU_DPUB_NOC_USER_parents[] = {
    DPUB_OSCCLK_DPUB,
    TOP_MUX_CLKCMU_DPUB_NOC,
};
// DPUF0_DPUF0
enum clk_id cmucal_DPUF0_MUX_CLKCMU_DPUF0_NOC_USER_parents[] = {
    DPUF0_OSCCLK_DPUF0,
    TOP_MUX_CLKCMU_DPUF_NOC,
};
// DPUF1_DPUF1
enum clk_id cmucal_DPUF1_MUX_CLKCMU_DPUF1_NOC_USER_parents[] = {
    DPUF1_OSCCLK_DPUF1,
    TOP_MUX_CLKCMU_DPUF_NOC,
};
// DSP_DSP
enum clk_id cmucal_DSP_MUX_CLKCMU_DSP_NOC_USER_parents[] = {
    DSP_OSCCLK_DSP,
    TOP_GATE_CLKCMU_DSP_NOC_APG,
};
// DSU_DSU
enum clk_id cmucal_DSU_MUX_CLKCMU_DSU_SWITCH_USER_parents[] = {
    DSU_OSCCLK_DSU,
    TOP_DIV_CLKCMU_DSU_SWITCH,
};
// G3DCORE_G3DCORE
enum clk_id cmucal_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER_parents[] = {
    G3DCORE_OSCCLK_G3DCORE,
    TOP_DIV_CLKCMU_G3D_SWITCH,
};
// G3D_G3D
enum clk_id cmucal_G3D_MUX_CLKCMU_G3D_NOCP_USER_parents[] = {
    G3D_OSCCLK_G3D,
    TOP_DIV_CLKCMU_G3D_NOCP,
};
// GNPU_GNPU0
enum clk_id cmucal_GNPU0_MUX_CLKCMU_GNPU_NOC_USER_parents[] = {
    GNPU0_OSCCLK_GNPU,
    TOP_GATE_CLKCMU_GNPU_NOC_APG,
};
enum clk_id cmucal_GNPU0_MUX_CLKCMU_GNPU_XMAA_USER_parents[] = {
    GNPU0_OSCCLK_GNPU,
    TOP_GATE_CLKCMU_GNPU_XMAA_APG,
};
// GNPU_GNPU1
enum clk_id cmucal_GNPU1_MUX_CLKCMU_GNPU_NOC_USER_parents[] = {
    GNPU1_OSCCLK_GNPU,
    TOP_GATE_CLKCMU_GNPU1_NOC_APG,
};
enum clk_id cmucal_GNPU1_MUX_CLKCMU_GNPU_XMAA_USER_parents[] = {
    GNPU1_OSCCLK_GNPU,
    TOP_GATE_CLKCMU_GNPU1_XMAA_APG,
};
// HSI0_HSI0
enum clk_id cmucal_HSI0_MUX_CLKAUD_HSI0_NOC_parents[] = {
    HSI0_OSCCLK_HSI0,
    AUD_DIV_CLKAUD_HSI0_NOC,
};
enum clk_id cmucal_HSI0_MUX_CLKCMU_HSI0_DPGTC_USER_parents[] = {
    HSI0_OSCCLK_HSI0,
    TOP_DIV_CLKCMU_HSI0_DPGTC,
};
enum clk_id cmucal_HSI0_MUX_CLKCMU_HSI0_DPOSC_USER_parents[] = {
    HSI0_OSCCLK_HSI0,
    TOP_DIV_CLKCMU_HSI0_DPOSC,
};
enum clk_id cmucal_HSI0_MUX_CLKCMU_HSI0_NOC_USER_parents[] = {
    HSI0_OSCCLK_HSI0,
    TOP_DIV_CLKCMU_HSI0_NOC,
};
enum clk_id cmucal_HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER_parents[] = {
    HSI0_OSCCLK_HSI0,
    TOP_DIV_CLKCMU_HSI0_USB32DRD,
};
// HSI1_HSI1
enum clk_id cmucal_HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER_parents[] = {
    HSI1_OSCCLK_HSI1,
    TOP_DIV_CLKCMU_HSI1_NOC_PCIE,
};
enum clk_id cmucal_HSI1_MUX_CLKCMU_HSI1_NOC_USER_parents[] = {
    HSI1_OSCCLK_HSI1,
    TOP_DIV_CLKCMU_HSI1_NOC,
};
// ICPU_ICPU
enum clk_id cmucal_ICPU_MUX_CLKCMU_ICPU_NOC0_USER_parents[] = {
    ICPU_OSCCLK_ICPU,
    TOP_MUX_CLKCMU_ICPU_NOC0,
};
enum clk_id cmucal_ICPU_MUX_CLKCMU_ICPU_NOC1_USER_parents[] = {
    ICPU_OSCCLK_ICPU,
    TOP_DIV_CLKCMU_ICPU_NOC1,
};
// LME_LME
enum clk_id cmucal_LME_MUX_CLKCMU_LME_NOC_USER_parents[] = {
    LME_OSCCLK_LME,
    TOP_DIV_CLKCMU_LME_NOC,
};
// M2M_M2M
enum clk_id cmucal_M2M_MUX_CLKCMU_M2M_JPEG_USER_parents[] = {
    M2M_OSCCLK_M2M,
    TOP_DIV_CLKCMU_M2M_JPEG,
};
enum clk_id cmucal_M2M_MUX_CLKCMU_M2M_JSQZ_USER_parents[] = {
    M2M_OSCCLK_M2M,
    TOP_DIV_CLKCMU_M2M_JSQZ,
};
enum clk_id cmucal_M2M_MUX_CLKCMU_M2M_NOC_USER_parents[] = {
    M2M_OSCCLK_M2M,
    TOP_DIV_CLKCMU_M2M_NOC,
};
// MCFP_MCFP
enum clk_id cmucal_MCFP_MUX_CLKCMU_MCFP_NOC_USER_parents[] = {
    MCFP_OSCCLK_MCFP,
    NOCL2A_GATE_CLKNOCL2A_MCFP_NOC,
};
// MCSC_MCSC
enum clk_id cmucal_MCSC_MUX_CLKCMU_MCSC_NOC_USER_parents[] = {
    MCSC_OSCCLK_MCSC,
    NOCL2A_GATE_CLKNOCL2A_MCSC_NOC,
};
enum clk_id cmucal_MCSC_MUX_CLKCMU_MCSC_SHRP_USER_parents[] = {
    MCSC_OSCCLK_MCSC,
    NOCL2A_GATE_CLKNOCL2A_MCSC_SHRP,
};
// MFC_MFC
enum clk_id cmucal_MFC_MUX_CLKCMU_MFC_MFC_USER_parents[] = {
    MFC_OSCCLK_MFC,
    TOP_DIV_CLKCMU_MFC_MFC,
};
enum clk_id cmucal_MFC_MUX_CLKCMU_MFC_WFD_USER_parents[] = {
    MFC_OSCCLK_MFC,
    TOP_DIV_CLKCMU_MFC_WFD,
};
// MFD_MFD
enum clk_id cmucal_MFD_MUX_CLKCMU_MFD_FG_USER_parents[] = {
    MFD_OSCCLK_MFD,
    TOP_DIV_CLKCMU_MFD_FG,
};
enum clk_id cmucal_MFD_MUX_CLKCMU_MFD_MFD_USER_parents[] = {
    MFD_OSCCLK_MFD,
    TOP_DIV_CLKCMU_MFD_MFD,
};
// MIF_MIF0
enum clk_id cmucal_MIF0_CLKMUX_MIF_DDRPHY2X_parents[] = {
    MIF0_OSCCLK_MIF,
    TOP_GATE_CLKCMU_MIF_SWITCH,
    MIF0_PLL_MIF_MAIN,
    MIF0_PLL_MIF_SUB,
};
enum clk_id cmucal_MIF0_MUX_CLKCMU_MIF_NOCP_USER_parents[] = {
    MIF0_OSCCLK_MIF,
    TOP_DIV_CLKCMU_MIF_NOCP,
};
// MIF_MIF1
enum clk_id cmucal_MIF1_CLKMUX_MIF_DDRPHY2X_parents[] = {
    MIF1_OSCCLK_MIF,
    TOP_GATE_CLKCMU_MIF_SWITCH,
    MIF1_PLL_MIF_MAIN,
    MIF1_PLL_MIF_SUB,
};
enum clk_id cmucal_MIF1_MUX_CLKCMU_MIF_NOCP_USER_parents[] = {
    MIF1_OSCCLK_MIF,
    TOP_DIV_CLKCMU_MIF_NOCP,
};
// MIF_MIF2
enum clk_id cmucal_MIF2_CLKMUX_MIF_DDRPHY2X_parents[] = {
    MIF2_OSCCLK_MIF,
    TOP_GATE_CLKCMU_MIF_SWITCH,
    MIF2_PLL_MIF_MAIN,
    MIF2_PLL_MIF_SUB,
};
enum clk_id cmucal_MIF2_MUX_CLKCMU_MIF_NOCP_USER_parents[] = {
    MIF2_OSCCLK_MIF,
    TOP_DIV_CLKCMU_MIF_NOCP,
};
// MIF_MIF3
enum clk_id cmucal_MIF3_CLKMUX_MIF_DDRPHY2X_parents[] = {
    MIF3_OSCCLK_MIF,
    TOP_GATE_CLKCMU_MIF_SWITCH,
    MIF3_PLL_MIF_MAIN,
    MIF3_PLL_MIF_SUB,
};
enum clk_id cmucal_MIF3_MUX_CLKCMU_MIF_NOCP_USER_parents[] = {
    MIF3_OSCCLK_MIF,
    TOP_DIV_CLKCMU_MIF_NOCP,
};
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
enum clk_id cmucal_NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER_parents[] = {
    NOCL0_OSCCLK_NOCL0,
    TOP_DIV_CLKCMU_NOCL0_NOCD_IF_G3D,
};
enum clk_id cmucal_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER_parents[] = {
    NOCL0_OSCCLK_NOCL0,
    TOP_DIV_CLKCMU_NOCL0_NOC,
};
// NOCL1A_NOCL1A
enum clk_id cmucal_NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER_parents[] = {
    NOCL1A_OSCCLK_NOCL1A,
    TOP_DIV_CLKCMU_NOCL1A_NOC,
};
// NOCL1B_NOCL1B
enum clk_id cmucal_NOCL1B_MUX_CLKCMU_NOCL1B_NOC0_USER_parents[] = {
    NOCL1B_OSCCLK_NOCL1B,
    TOP_DIV_CLKCMU_NOCL1B_NOC0,
};
// NOCL2A_NOCL2A
enum clk_id cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER_parents[] = {
    NOCL2A_OSCCLK_NOCL2A,
    TOP_DIV_CLKCMU_NOCL2A_CAM0,
};
enum clk_id cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER_parents[] = {
    NOCL2A_OSCCLK_NOCL2A,
    TOP_DIV_CLKCMU_NOCL2A_CAM1,
};
enum clk_id cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER_parents[] = {
    NOCL2A_OSCCLK_NOCL2A,
    TOP_DIV_CLKCMU_NOCL2A_CAM2,
};
enum clk_id cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER_parents[] = {
    NOCL2A_OSCCLK_NOCL2A,
    TOP_DIV_CLKCMU_NOCL2A_CAM3,
};
enum clk_id cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER_parents[] = {
    NOCL2A_OSCCLK_NOCL2A,
    TOP_DIV_CLKCMU_NOCL2A_NOC,
};
// NPUMEM_NPUMEM
enum clk_id cmucal_NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER_parents[] = {
    NPUMEM_OSCCLK_NPUMEM,
    TOP_DIV_CLKCMU_NPUMEM_NOC,
};
// PERIC0_PERIC0
enum clk_id cmucal_PERIC0_MUX_CLKCMU_PERIC0_IP0_USER_parents[] = {
    PERIC0_OSCCLK_PERIC0,
    TOP_DIV_CLKCMU_PERIC0_IP0,
};
enum clk_id cmucal_PERIC0_MUX_CLKCMU_PERIC0_IP1_USER_parents[] = {
    PERIC0_OSCCLK_PERIC0,
    TOP_DIV_CLKCMU_PERIC0_IP1,
};
enum clk_id cmucal_PERIC0_MUX_CLKCMU_PERIC0_NOC_USER_parents[] = {
    PERIC0_OSCCLK_PERIC0,
    TOP_DIV_CLKCMU_PERIC0_NOC,
};
// PERIC1_PERIC1
enum clk_id cmucal_PERIC1_MUX_CLKCMU_PERIC1_IP0_USER_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    TOP_DIV_CLKCMU_PERIC1_IP0,
};
enum clk_id cmucal_PERIC1_MUX_CLKCMU_PERIC1_IP1_USER_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    TOP_DIV_CLKCMU_PERIC1_IP1,
};
enum clk_id cmucal_PERIC1_MUX_CLKCMU_PERIC1_NOC_USER_parents[] = {
    PERIC1_OSCCLK_PERIC1,
    TOP_DIV_CLKCMU_PERIC1_NOC,
};
// PERIC2_PERIC2
enum clk_id cmucal_PERIC2_MUX_CLKCMU_PERIC2_IP0_USER_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    TOP_DIV_CLKCMU_PERIC2_IP0,
};
enum clk_id cmucal_PERIC2_MUX_CLKCMU_PERIC2_IP1_USER_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    TOP_DIV_CLKCMU_PERIC2_IP1,
};
enum clk_id cmucal_PERIC2_MUX_CLKCMU_PERIC2_NOC_USER_parents[] = {
    PERIC2_OSCCLK_PERIC2,
    TOP_DIV_CLKCMU_PERIC2_NOC,
};
// PERIS_PERIS
enum clk_id cmucal_PERIS_MUX_CLKCMU_PERIS_NOC_USER_parents[] = {
    PERIS_OSCCLK_PERIS,
    TOP_DIV_CLKCMU_PERIS_NOC,
};
enum clk_id cmucal_PERIS_MUX_CLKCMU_PERIS_TMU_USER_parents[] = {
    PERIS_OSCCLK_PERIS,
    TOP_DIV_CLKCMU_PERIS_TMU,
};
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_GIC_USER_parents[] = {
    PERIS_OSCCLK_PERIS,
    TOP_DIV_CLKCMU_PERIS_GIC,
};
// RGBP_RGBP
enum clk_id cmucal_RGBP_MUX_CLKCMU_RGBP_NOC_USER_parents[] = {
    RGBP_OSCCLK_RGBP,
    NOCL2A_GATE_CLKNOCL2A_RGBP_NOC,
};
// S2D_S2D
enum clk_id cmucal_S2D_CLKMUX_MIF_DDRPHY2X_S2D_parents[] = {
    S2D_OSCCLK_S2D,
    S2D_PLL_MIF_S2D,
};
// SDMA_SDMA
enum clk_id cmucal_SDMA_MUX_CLKCMU_SDMA_NOC_USER_parents[] = {
    SDMA_OSCCLK_SDMA,
    TOP_DIV_CLKCMU_SDMA_NOC,
};
// SNPU_SNPU0
enum clk_id cmucal_SNPU0_MUX_CLKCMU_SNPU_NOC_USER_parents[] = {
    SNPU0_OSCCLK_SNPU,
    TOP_GATE_CLKCMU_SNPU0_NOC_APG,
};
// SNPU_SNPU1
enum clk_id cmucal_SNPU1_MUX_CLKCMU_SNPU_NOC_USER_parents[] = {
    SNPU1_OSCCLK_SNPU,
    TOP_GATE_CLKCMU_SNPU1_NOC_APG,
};
// SSP_SSP
enum clk_id cmucal_SSP_MUX_CLKCMU_SSP_NOC_USER_parents[] = {
    SSP_OSCCLK_SSP,
    TOP_DIV_CLKCMU_SSP_NOC,
};
// STRONG_STRONG
// UFD_UFD
enum clk_id cmucal_UFD_MUX_CLKALIVE_UFD_NOC_USER_parents[] = {
    UFD_OSCCLK_UFD,
    ALIVE_DIV_CLKALIVE_UFD_NOC,
};
// UFS_UFS
enum clk_id cmucal_UFS_MUX_CLKCMU_MMC_CARD_USER_parents[] = {
    UFS_OSCCLK_UFS,
    TOP_DIV_CLKCMU_UFS_MMC_CARD,
};
enum clk_id cmucal_UFS_MUX_CLKCMU_UFS_NOC_USER_parents[] = {
    UFS_OSCCLK_UFS,
    TOP_DIV_CLKCMU_UFS_NOC,
};
enum clk_id cmucal_UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER_parents[] = {
    UFS_OSCCLK_UFS,
    TOP_DIV_CLKCMU_UFS_UFS_EMBD,
};
// UNPU_UNPU
enum clk_id cmucal_UNPU_MUX_CLKALIVE_UNPU_NOC_USER_parents[] = {
    UNPU_OSCCLK_UNPU,
    ALIVE_DIV_CLKALIVE_UNPU_NOC,
};
// VTS_VTS
enum clk_id cmucal_VTS_MUX_CLKCHUBVTS_VTS_NOC_USER_parents[] = {
    VTS_OSCCLK_VTS,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER,
};
enum clk_id cmucal_VTS_MUX_CLKCHUBVTS_VTS_RCO_USER_parents[] = {
    VTS_OSCCLK_VTS,
    CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER,
};
enum clk_id cmucal_VTS_MUX_CLKCMU_VTS_DMIC_USER_parents[] = {
    VTS_OSCCLK_VTS,
    TOP_DIV_CLKCMU_VTS_DMIC,
};
// YUVP_YUVP
enum clk_id cmucal_YUVP_MUX_CLKCMU_YUVP_NOC_USER_parents[] = {
    YUVP_OSCCLK_YUVP,
    NOCL2A_GATE_CLKNOCL2A_YUVP_NOC,
};

struct cmucal_mux cmucal_mux_list[] = {
// S5E9945
// TOP_TOP
    CLK_MUX(TOP_CMU_CUSTOM_TOP_MUX_CMUREF, cmucal_TOP_CMU_CUSTOM_TOP_MUX_CMUREF_parents, CMU_CUSTOM_TOP_MUX_CMUREF__SELECT, CMU_CUSTOM_TOP_MUX_CMUREF__BUSY, EMPTY_CAL_ID),
    CLK_MUX(TOP_MUX_CLKCMU_BOOST_RCO, cmucal_TOP_MUX_CLKCMU_BOOST_RCO_parents, MUX_CLKCMU_BOOST_RCO__SELECT, MUX_CLKCMU_BOOST_RCO__BUSY, MUX_CLKCMU_BOOST_RCO__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK0, cmucal_TOP_MUX_CLKCMU_CIS_CLK0_parents, MUX_CLKCMU_CIS_CLK0__SELECT, MUX_CLKCMU_CIS_CLK0__BUSY, MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK1, cmucal_TOP_MUX_CLKCMU_CIS_CLK1_parents, MUX_CLKCMU_CIS_CLK1__SELECT, MUX_CLKCMU_CIS_CLK1__BUSY, MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK2, cmucal_TOP_MUX_CLKCMU_CIS_CLK2_parents, MUX_CLKCMU_CIS_CLK2__SELECT, MUX_CLKCMU_CIS_CLK2__BUSY, MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK3, cmucal_TOP_MUX_CLKCMU_CIS_CLK3_parents, MUX_CLKCMU_CIS_CLK3__SELECT, MUX_CLKCMU_CIS_CLK3__BUSY, MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK4, cmucal_TOP_MUX_CLKCMU_CIS_CLK4_parents, MUX_CLKCMU_CIS_CLK4__SELECT, MUX_CLKCMU_CIS_CLK4__BUSY, MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK5, cmucal_TOP_MUX_CLKCMU_CIS_CLK5_parents, MUX_CLKCMU_CIS_CLK5__SELECT, MUX_CLKCMU_CIS_CLK5__BUSY, MUX_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK6, cmucal_TOP_MUX_CLKCMU_CIS_CLK6_parents, MUX_CLKCMU_CIS_CLK6__SELECT, MUX_CLKCMU_CIS_CLK6__BUSY, MUX_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_CMU_TOP_CLKOUT0, cmucal_TOP_CMU_TOP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_TOP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(TOP_MUX_CLKCMU_ALIVE_NOC, cmucal_TOP_MUX_CLKCMU_ALIVE_NOC_parents, MUX_CLKCMU_ALIVE_NOC__SELECT, MUX_CLKCMU_ALIVE_NOC__BUSY, MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AOCCSIS_DCPHY, cmucal_TOP_MUX_CLKCMU_AOCCSIS_DCPHY_parents, MUX_CLKCMU_AOCCSIS_DCPHY__SELECT, MUX_CLKCMU_AOCCSIS_DCPHY__BUSY, MUX_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU, cmucal_TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU_parents, MUX_CLKCMU_AOCCSIS_OIS_MCU__SELECT, MUX_CLKCMU_AOCCSIS_OIS_MCU__BUSY, MUX_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AUD_AUDIF0, cmucal_TOP_MUX_CLKCMU_AUD_AUDIF0_parents, MUX_CLKCMU_AUD_AUDIF0__SELECT, MUX_CLKCMU_AUD_AUDIF0__BUSY, MUX_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AUD_AUDIF1, cmucal_TOP_MUX_CLKCMU_AUD_AUDIF1_parents, MUX_CLKCMU_AUD_AUDIF1__SELECT, MUX_CLKCMU_AUD_AUDIF1__BUSY, MUX_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AUD_CPU, cmucal_TOP_MUX_CLKCMU_AUD_CPU_parents, MUX_CLKCMU_AUD_CPU__SELECT, MUX_CLKCMU_AUD_CPU__BUSY, MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AUD_NOC, cmucal_TOP_MUX_CLKCMU_AUD_NOC_parents, MUX_CLKCMU_AUD_NOC__SELECT, MUX_CLKCMU_AUD_NOC__BUSY, MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CMU_BOOST, cmucal_TOP_MUX_CLKCMU_CMU_BOOST_parents, MUX_CLKCMU_CMU_BOOST__SELECT, MUX_CLKCMU_CMU_BOOST__BUSY, MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF_BOOST, cmucal_TOP_MUX_CLKCMU_MIF_BOOST_parents, MUX_CLKCMU_MIF_BOOST__SELECT, MUX_CLKCMU_MIF_BOOST__BUSY, MUX_CLKCMU_MIF_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_DBG_NOC, cmucal_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC_parents, MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT, MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY, MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_HTU, cmucal_TOP_MUX_CLKCMU_CPUCL0_HTU_parents, MUX_CLKCMU_CPUCL0_HTU__SELECT, MUX_CLKCMU_CPUCL0_HTU__BUSY, MUX_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_NOCP, cmucal_TOP_MUX_CLKCMU_CPUCL0_NOCP_parents, MUX_CLKCMU_CPUCL0_NOCP__SELECT, MUX_CLKCMU_CPUCL0_NOCP__BUSY, MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL0_SWITCH_parents, MUX_CLKCMU_CPUCL0_SWITCH__SELECT, MUX_CLKCMU_CPUCL0_SWITCH__BUSY, MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL1H_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL1H_SWITCH_parents, MUX_CLKCMU_CPUCL1H_SWITCH__SELECT, MUX_CLKCMU_CPUCL1H_SWITCH__BUSY, MUX_CLKCMU_CPUCL1H_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL1L_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL1L_SWITCH_parents, MUX_CLKCMU_CPUCL1L_SWITCH__SELECT, MUX_CLKCMU_CPUCL1L_SWITCH__BUSY, MUX_CLKCMU_CPUCL1L_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL2_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL2_SWITCH_parents, MUX_CLKCMU_CPUCL2_SWITCH__SELECT, MUX_CLKCMU_CPUCL2_SWITCH__BUSY, MUX_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DNC_NOC, cmucal_TOP_MUX_CLKCMU_DNC_NOC_parents, MUX_CLKCMU_DNC_NOC__SELECT, MUX_CLKCMU_DNC_NOC__BUSY, MUX_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPUB_NOC_A0, cmucal_TOP_MUX_CLKCMU_DPUB_NOC_A0_parents, MUX_CLKCMU_DPUB_NOC_A0__SELECT, MUX_CLKCMU_DPUB_NOC_A0__BUSY, MUX_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPUB_NOC_A1, cmucal_TOP_MUX_CLKCMU_DPUB_NOC_A1_parents, MUX_CLKCMU_DPUB_NOC_A1__SELECT, MUX_CLKCMU_DPUB_NOC_A1__BUSY, MUX_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPUF_NOC_A0, cmucal_TOP_MUX_CLKCMU_DPUF_NOC_A0_parents, MUX_CLKCMU_DPUF_NOC_A0__SELECT, MUX_CLKCMU_DPUF_NOC_A0__BUSY, MUX_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPUF_NOC_A1, cmucal_TOP_MUX_CLKCMU_DPUF_NOC_A1_parents, MUX_CLKCMU_DPUF_NOC_A1__SELECT, MUX_CLKCMU_DPUF_NOC_A1__BUSY, MUX_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DSP_NOC_A0, cmucal_TOP_MUX_CLKCMU_DSP_NOC_A0_parents, MUX_CLKCMU_DSP_NOC_A0__SELECT, MUX_CLKCMU_DSP_NOC_A0__BUSY, MUX_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DSP_NOC_A1, cmucal_TOP_MUX_CLKCMU_DSP_NOC_A1_parents, MUX_CLKCMU_DSP_NOC_A1__SELECT, MUX_CLKCMU_DSP_NOC_A1__BUSY, MUX_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DSU_SWITCH, cmucal_TOP_MUX_CLKCMU_DSU_SWITCH_parents, MUX_CLKCMU_DSU_SWITCH__SELECT, MUX_CLKCMU_DSU_SWITCH__BUSY, MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_G3D_NOCP, cmucal_TOP_MUX_CLKCMU_G3D_NOCP_parents, MUX_CLKCMU_G3D_NOCP__SELECT, MUX_CLKCMU_G3D_NOCP__BUSY, MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_G3D_SWITCH, cmucal_TOP_MUX_CLKCMU_G3D_SWITCH_parents, MUX_CLKCMU_G3D_SWITCH__SELECT, MUX_CLKCMU_G3D_SWITCH__BUSY, MUX_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU1_NOC_A0, cmucal_TOP_MUX_CLKCMU_GNPU1_NOC_A0_parents, MUX_CLKCMU_GNPU1_NOC_A0__SELECT, MUX_CLKCMU_GNPU1_NOC_A0__BUSY, MUX_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU1_XMAA_A0, cmucal_TOP_MUX_CLKCMU_GNPU1_XMAA_A0_parents, MUX_CLKCMU_GNPU1_XMAA_A0__SELECT, MUX_CLKCMU_GNPU1_XMAA_A0__BUSY, MUX_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU_NOC_A0, cmucal_TOP_MUX_CLKCMU_GNPU_NOC_A0_parents, MUX_CLKCMU_GNPU_NOC_A0__SELECT, MUX_CLKCMU_GNPU_NOC_A0__BUSY, MUX_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU_XMAA_A0, cmucal_TOP_MUX_CLKCMU_GNPU_XMAA_A0_parents, MUX_CLKCMU_GNPU_XMAA_A0__SELECT, MUX_CLKCMU_GNPU_XMAA_A0__BUSY, MUX_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU1_NOC_A1, cmucal_TOP_MUX_CLKCMU_GNPU1_NOC_A1_parents, MUX_CLKCMU_GNPU1_NOC_A1__SELECT, MUX_CLKCMU_GNPU1_NOC_A1__BUSY, MUX_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU1_XMAA_A1, cmucal_TOP_MUX_CLKCMU_GNPU1_XMAA_A1_parents, MUX_CLKCMU_GNPU1_XMAA_A1__SELECT, MUX_CLKCMU_GNPU1_XMAA_A1__BUSY, MUX_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU_NOC_A1, cmucal_TOP_MUX_CLKCMU_GNPU_NOC_A1_parents, MUX_CLKCMU_GNPU_NOC_A1__SELECT, MUX_CLKCMU_GNPU_NOC_A1__BUSY, MUX_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU_XMAA_A1, cmucal_TOP_MUX_CLKCMU_GNPU_XMAA_A1_parents, MUX_CLKCMU_GNPU_XMAA_A1__SELECT, MUX_CLKCMU_GNPU_XMAA_A1__BUSY, MUX_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NPUMEM_NOC, cmucal_TOP_MUX_CLKCMU_NPUMEM_NOC_parents, MUX_CLKCMU_NPUMEM_NOC__SELECT, MUX_CLKCMU_NPUMEM_NOC__BUSY, MUX_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SNPU0_NOC_A0, cmucal_TOP_MUX_CLKCMU_SNPU0_NOC_A0_parents, MUX_CLKCMU_SNPU0_NOC_A0__SELECT, MUX_CLKCMU_SNPU0_NOC_A0__BUSY, MUX_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SNPU0_NOC_A1, cmucal_TOP_MUX_CLKCMU_SNPU0_NOC_A1_parents, MUX_CLKCMU_SNPU0_NOC_A1__SELECT, MUX_CLKCMU_SNPU0_NOC_A1__BUSY, MUX_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SNPU1_NOC_A0, cmucal_TOP_MUX_CLKCMU_SNPU1_NOC_A0_parents, MUX_CLKCMU_SNPU1_NOC_A0__SELECT, MUX_CLKCMU_SNPU1_NOC_A0__BUSY, MUX_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SNPU1_NOC_A1, cmucal_TOP_MUX_CLKCMU_SNPU1_NOC_A1_parents, MUX_CLKCMU_SNPU1_NOC_A1__SELECT, MUX_CLKCMU_SNPU1_NOC_A1__BUSY, MUX_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI0_DPGTC, cmucal_TOP_MUX_CLKCMU_HSI0_DPGTC_parents, MUX_CLKCMU_HSI0_DPGTC__SELECT, MUX_CLKCMU_HSI0_DPGTC__BUSY, MUX_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI0_DPOSC, cmucal_TOP_MUX_CLKCMU_HSI0_DPOSC_parents, MUX_CLKCMU_HSI0_DPOSC__SELECT, MUX_CLKCMU_HSI0_DPOSC__BUSY, MUX_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI0_NOC, cmucal_TOP_MUX_CLKCMU_HSI0_NOC_parents, MUX_CLKCMU_HSI0_NOC__SELECT, MUX_CLKCMU_HSI0_NOC__BUSY, MUX_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI0_USB32DRD, cmucal_TOP_MUX_CLKCMU_HSI0_USB32DRD_parents, MUX_CLKCMU_HSI0_USB32DRD__SELECT, MUX_CLKCMU_HSI0_USB32DRD__BUSY, MUX_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI1_NOC, cmucal_TOP_MUX_CLKCMU_HSI1_NOC_parents, MUX_CLKCMU_HSI1_NOC__SELECT, MUX_CLKCMU_HSI1_NOC__BUSY, MUX_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI1_NOC_PCIE, cmucal_TOP_MUX_CLKCMU_HSI1_NOC_PCIE_parents, MUX_CLKCMU_HSI1_NOC_PCIE__SELECT, MUX_CLKCMU_HSI1_NOC_PCIE__BUSY, MUX_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ICPU_NOC0_A0, cmucal_TOP_MUX_CLKCMU_ICPU_NOC0_A0_parents, MUX_CLKCMU_ICPU_NOC0_A0__SELECT, MUX_CLKCMU_ICPU_NOC0_A0__BUSY, MUX_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ICPU_NOC0_A1, cmucal_TOP_MUX_CLKCMU_ICPU_NOC0_A1_parents, MUX_CLKCMU_ICPU_NOC0_A1__SELECT, MUX_CLKCMU_ICPU_NOC0_A1__BUSY, MUX_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ICPU_NOC1, cmucal_TOP_MUX_CLKCMU_ICPU_NOC1_parents, MUX_CLKCMU_ICPU_NOC1__SELECT, MUX_CLKCMU_ICPU_NOC1__BUSY, MUX_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_LME_NOC, cmucal_TOP_MUX_CLKCMU_LME_NOC_parents, MUX_CLKCMU_LME_NOC__SELECT, MUX_CLKCMU_LME_NOC__BUSY, MUX_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_M2M_JPEG, cmucal_TOP_MUX_CLKCMU_M2M_JPEG_parents, MUX_CLKCMU_M2M_JPEG__SELECT, MUX_CLKCMU_M2M_JPEG__BUSY, MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_M2M_JSQZ, cmucal_TOP_MUX_CLKCMU_M2M_JSQZ_parents, MUX_CLKCMU_M2M_JSQZ__SELECT, MUX_CLKCMU_M2M_JSQZ__BUSY, MUX_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_M2M_NOC, cmucal_TOP_MUX_CLKCMU_M2M_NOC_parents, MUX_CLKCMU_M2M_NOC__SELECT, MUX_CLKCMU_M2M_NOC__BUSY, MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MFC_MFC, cmucal_TOP_MUX_CLKCMU_MFC_MFC_parents, MUX_CLKCMU_MFC_MFC__SELECT, MUX_CLKCMU_MFC_MFC__BUSY, MUX_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MFC_WFD, cmucal_TOP_MUX_CLKCMU_MFC_WFD_parents, MUX_CLKCMU_MFC_WFD__SELECT, MUX_CLKCMU_MFC_WFD__BUSY, MUX_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MFD_MFD, cmucal_TOP_MUX_CLKCMU_MFD_MFD_parents, MUX_CLKCMU_MFD_MFD__SELECT, MUX_CLKCMU_MFD_MFD__BUSY, MUX_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MFD_FG, cmucal_TOP_MUX_CLKCMU_MFD_FG_parents, MUX_CLKCMU_MFD_FG__SELECT, MUX_CLKCMU_MFD_FG__BUSY, MUX_CLKCMU_MFD_FG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF_NOCP, cmucal_TOP_MUX_CLKCMU_MIF_NOCP_parents, MUX_CLKCMU_MIF_NOCP__SELECT, MUX_CLKCMU_MIF_NOCP__BUSY, MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF_SWITCH, cmucal_TOP_MUX_CLKCMU_MIF_SWITCH_parents, MUX_CLKCMU_MIF_SWITCH__SELECT, MUX_CLKCMU_MIF_SWITCH__BUSY, MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL0_NOC, cmucal_TOP_MUX_CLKCMU_NOCL0_NOC_parents, MUX_CLKCMU_NOCL0_NOC__SELECT, MUX_CLKCMU_NOCL0_NOC__BUSY, MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL0_NOCD_IF_G3D, cmucal_TOP_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_parents, MUX_CLKCMU_NOCL0_NOCD_IF_G3D__SELECT, MUX_CLKCMU_NOCL0_NOCD_IF_G3D__BUSY, MUX_CLKCMU_NOCL0_NOCD_IF_G3D__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL1A_NOC, cmucal_TOP_MUX_CLKCMU_NOCL1A_NOC_parents, MUX_CLKCMU_NOCL1A_NOC__SELECT, MUX_CLKCMU_NOCL1A_NOC__BUSY, MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL1B_NOC0, cmucal_TOP_MUX_CLKCMU_NOCL1B_NOC0_parents, MUX_CLKCMU_NOCL1B_NOC0__SELECT, MUX_CLKCMU_NOCL1B_NOC0__BUSY, MUX_CLKCMU_NOCL1B_NOC0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL2A_NOC, cmucal_TOP_MUX_CLKCMU_NOCL2A_NOC_parents, MUX_CLKCMU_NOCL2A_NOC__SELECT, MUX_CLKCMU_NOCL2A_NOC__BUSY, MUX_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL2A_CAM0, cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM0_parents, MUX_CLKCMU_NOCL2A_CAM0__SELECT, MUX_CLKCMU_NOCL2A_CAM0__BUSY, MUX_CLKCMU_NOCL2A_CAM0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL2A_CAM1, cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM1_parents, MUX_CLKCMU_NOCL2A_CAM1__SELECT, MUX_CLKCMU_NOCL2A_CAM1__BUSY, MUX_CLKCMU_NOCL2A_CAM1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL2A_CAM2, cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM2_parents, MUX_CLKCMU_NOCL2A_CAM2__SELECT, MUX_CLKCMU_NOCL2A_CAM2__BUSY, MUX_CLKCMU_NOCL2A_CAM2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL2A_CAM3, cmucal_TOP_MUX_CLKCMU_NOCL2A_CAM3_parents, MUX_CLKCMU_NOCL2A_CAM3__SELECT, MUX_CLKCMU_NOCL2A_CAM3__BUSY, MUX_CLKCMU_NOCL2A_CAM3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC0_IP0, cmucal_TOP_MUX_CLKCMU_PERIC0_IP0_parents, MUX_CLKCMU_PERIC0_IP0__SELECT, MUX_CLKCMU_PERIC0_IP0__BUSY, MUX_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC0_IP1, cmucal_TOP_MUX_CLKCMU_PERIC0_IP1_parents, MUX_CLKCMU_PERIC0_IP1__SELECT, MUX_CLKCMU_PERIC0_IP1__BUSY, MUX_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC0_NOC, cmucal_TOP_MUX_CLKCMU_PERIC0_NOC_parents, MUX_CLKCMU_PERIC0_NOC__SELECT, MUX_CLKCMU_PERIC0_NOC__BUSY, MUX_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC1_IP0, cmucal_TOP_MUX_CLKCMU_PERIC1_IP0_parents, MUX_CLKCMU_PERIC1_IP0__SELECT, MUX_CLKCMU_PERIC1_IP0__BUSY, MUX_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC1_IP1, cmucal_TOP_MUX_CLKCMU_PERIC1_IP1_parents, MUX_CLKCMU_PERIC1_IP1__SELECT, MUX_CLKCMU_PERIC1_IP1__BUSY, MUX_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC1_NOC, cmucal_TOP_MUX_CLKCMU_PERIC1_NOC_parents, MUX_CLKCMU_PERIC1_NOC__SELECT, MUX_CLKCMU_PERIC1_NOC__BUSY, MUX_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC2_IP0, cmucal_TOP_MUX_CLKCMU_PERIC2_IP0_parents, MUX_CLKCMU_PERIC2_IP0__SELECT, MUX_CLKCMU_PERIC2_IP0__BUSY, MUX_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC2_IP1, cmucal_TOP_MUX_CLKCMU_PERIC2_IP1_parents, MUX_CLKCMU_PERIC2_IP1__SELECT, MUX_CLKCMU_PERIC2_IP1__BUSY, MUX_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC2_NOC, cmucal_TOP_MUX_CLKCMU_PERIC2_NOC_parents, MUX_CLKCMU_PERIC2_NOC__SELECT, MUX_CLKCMU_PERIC2_NOC__BUSY, MUX_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIS_GIC, cmucal_TOP_MUX_CLKCMU_PERIS_GIC_parents, MUX_CLKCMU_PERIS_GIC__SELECT, MUX_CLKCMU_PERIS_GIC__BUSY, MUX_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIS_NOC, cmucal_TOP_MUX_CLKCMU_PERIS_NOC_parents, MUX_CLKCMU_PERIS_NOC__SELECT, MUX_CLKCMU_PERIS_NOC__BUSY, MUX_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIS_TMU, cmucal_TOP_MUX_CLKCMU_PERIS_TMU_parents, MUX_CLKCMU_PERIS_TMU__SELECT, MUX_CLKCMU_PERIS_TMU__BUSY, MUX_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SDMA_NOC, cmucal_TOP_MUX_CLKCMU_SDMA_NOC_parents, MUX_CLKCMU_SDMA_NOC__SELECT, MUX_CLKCMU_SDMA_NOC__BUSY, MUX_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SSP_NOC, cmucal_TOP_MUX_CLKCMU_SSP_NOC_parents, MUX_CLKCMU_SSP_NOC__SELECT, MUX_CLKCMU_SSP_NOC__BUSY, MUX_CLKCMU_SSP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_UFS_MMC_CARD, cmucal_TOP_MUX_CLKCMU_UFS_MMC_CARD_parents, MUX_CLKCMU_UFS_MMC_CARD__SELECT, MUX_CLKCMU_UFS_MMC_CARD__BUSY, MUX_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_UFS_NOC, cmucal_TOP_MUX_CLKCMU_UFS_NOC_parents, MUX_CLKCMU_UFS_NOC__SELECT, MUX_CLKCMU_UFS_NOC__BUSY, MUX_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_UFS_UFS_EMBD, cmucal_TOP_MUX_CLKCMU_UFS_UFS_EMBD_parents, MUX_CLKCMU_UFS_UFS_EMBD__SELECT, MUX_CLKCMU_UFS_UFS_EMBD__BUSY, MUX_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_VTS_DMIC, cmucal_TOP_MUX_CLKCMU_VTS_DMIC_parents, MUX_CLKCMU_VTS_DMIC__SELECT, MUX_CLKCMU_VTS_DMIC__BUSY, MUX_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CP_HISPEEDY_CLK, cmucal_TOP_MUX_CP_HISPEEDY_CLK_parents, MUX_CP_HISPEEDY_CLK__SELECT, MUX_CP_HISPEEDY_CLK__BUSY, MUX_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CP_SHARED0_CLK, cmucal_TOP_MUX_CP_SHARED0_CLK_parents, MUX_CP_SHARED0_CLK__SELECT, MUX_CP_SHARED0_CLK__BUSY, MUX_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CP_SHARED1_CLK, cmucal_TOP_MUX_CP_SHARED1_CLK_parents, MUX_CP_SHARED1_CLK__SELECT, MUX_CP_SHARED1_CLK__BUSY, MUX_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CP_SHARED2_CLK, cmucal_TOP_MUX_CP_SHARED2_CLK_parents, MUX_CP_SHARED2_CLK__SELECT, MUX_CP_SHARED2_CLK__BUSY, MUX_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPUB_NOC, cmucal_TOP_MUX_CLKCMU_DPUB_NOC_parents, MUX_CLKCMU_DPUB_NOC__SELECT, MUX_CLKCMU_DPUB_NOC__BUSY, MUX_CLKCMU_DPUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPUF_NOC, cmucal_TOP_MUX_CLKCMU_DPUF_NOC_parents, MUX_CLKCMU_DPUF_NOC__SELECT, MUX_CLKCMU_DPUF_NOC__BUSY, MUX_CLKCMU_DPUF_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DSP_NOC, cmucal_TOP_MUX_CLKCMU_DSP_NOC_parents, MUX_CLKCMU_DSP_NOC__SELECT, MUX_CLKCMU_DSP_NOC__BUSY, MUX_CLKCMU_DSP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU1_NOC, cmucal_TOP_MUX_CLKCMU_GNPU1_NOC_parents, MUX_CLKCMU_GNPU1_NOC__SELECT, MUX_CLKCMU_GNPU1_NOC__BUSY, MUX_CLKCMU_GNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU1_XMAA, cmucal_TOP_MUX_CLKCMU_GNPU1_XMAA_parents, MUX_CLKCMU_GNPU1_XMAA__SELECT, MUX_CLKCMU_GNPU1_XMAA__BUSY, MUX_CLKCMU_GNPU1_XMAA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU_NOC, cmucal_TOP_MUX_CLKCMU_GNPU_NOC_parents, MUX_CLKCMU_GNPU_NOC__SELECT, MUX_CLKCMU_GNPU_NOC__BUSY, MUX_CLKCMU_GNPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU_XMAA, cmucal_TOP_MUX_CLKCMU_GNPU_XMAA_parents, MUX_CLKCMU_GNPU_XMAA__SELECT, MUX_CLKCMU_GNPU_XMAA__BUSY, MUX_CLKCMU_GNPU_XMAA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SNPU0_NOC, cmucal_TOP_MUX_CLKCMU_SNPU0_NOC_parents, MUX_CLKCMU_SNPU0_NOC__SELECT, MUX_CLKCMU_SNPU0_NOC__BUSY, MUX_CLKCMU_SNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SNPU1_NOC, cmucal_TOP_MUX_CLKCMU_SNPU1_NOC_parents, MUX_CLKCMU_SNPU1_NOC__SELECT, MUX_CLKCMU_SNPU1_NOC__BUSY, MUX_CLKCMU_SNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ICPU_NOC0, cmucal_TOP_MUX_CLKCMU_ICPU_NOC0_parents, MUX_CLKCMU_ICPU_NOC0__SELECT, MUX_CLKCMU_ICPU_NOC0__BUSY, MUX_CLKCMU_ICPU_NOC0__ENABLE_AUTOMATIC_CLKGATING),
// ALIVE_ALIVE
    CLK_MUX(ALIVE_CLK_ALIVE_CLKOUT0, cmucal_ALIVE_CLK_ALIVE_CLKOUT0_parents, EMPTY_CAL_ID, CLK_ALIVE_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(ALIVE_MUX_CLKALIVE_BOOST, cmucal_ALIVE_MUX_CLKALIVE_BOOST_parents, MUX_CLKALIVE_BOOST__SELECT, MUX_CLKALIVE_BOOST__BUSY, MUX_CLKALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKALIVE_CHUBVTS_NOC, cmucal_ALIVE_MUX_CLKALIVE_CHUBVTS_NOC_parents, MUX_CLKALIVE_CHUBVTS_NOC__SELECT, MUX_CLKALIVE_CHUBVTS_NOC__BUSY, MUX_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKALIVE_CSIS_NOC, cmucal_ALIVE_MUX_CLKALIVE_CSIS_NOC_parents, MUX_CLKALIVE_CSIS_NOC__SELECT, MUX_CLKALIVE_CSIS_NOC__BUSY, MUX_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKALIVE_UFD_NOC, cmucal_ALIVE_MUX_CLKALIVE_UFD_NOC_parents, MUX_CLKALIVE_UFD_NOC__SELECT, MUX_CLKALIVE_UFD_NOC__BUSY, MUX_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKALIVE_UNPU_NOC, cmucal_ALIVE_MUX_CLKALIVE_UNPU_NOC_parents, MUX_CLKALIVE_UNPU_NOC__SELECT, MUX_CLKALIVE_UNPU_NOC__BUSY, MUX_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_CMGP_NOC, cmucal_ALIVE_MUX_CLKCMU_CMGP_NOC_parents, MUX_CLKCMU_CMGP_NOC__SELECT, MUX_CLKCMU_CMGP_NOC__BUSY, MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_DBGCORE_NOC, cmucal_ALIVE_MUX_CLKCMU_DBGCORE_NOC_parents, MUX_CLKCMU_DBGCORE_NOC__SELECT, MUX_CLKCMU_DBGCORE_NOC__BUSY, MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_DBGCORE_UART, cmucal_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART_parents, MUX_CLK_ALIVE_DBGCORE_UART__SELECT, MUX_CLK_ALIVE_DBGCORE_UART__BUSY, MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_NOC, cmucal_ALIVE_MUX_CLK_ALIVE_NOC_parents, MUX_CLK_ALIVE_NOC__SELECT, MUX_CLK_ALIVE_NOC__BUSY, MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_SPMI, cmucal_ALIVE_MUX_CLK_ALIVE_SPMI_parents, MUX_CLK_ALIVE_SPMI__SELECT, MUX_CLK_ALIVE_SPMI__BUSY, MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_TIMER, cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_parents, MUX_CLK_ALIVE_TIMER__SELECT, MUX_CLK_ALIVE_TIMER__BUSY, MUX_CLK_ALIVE_TIMER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_TIMER_ASM, cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_ASM_parents, MUX_CLK_ALIVE_TIMER_ASM__SELECT, MUX_CLK_ALIVE_TIMER_ASM__BUSY, MUX_CLK_ALIVE_TIMER_ASM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_ALIVE_NOC_USER, cmucal_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER_parents, MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL, MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY, MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_RCO_ALIVE_USER, cmucal_ALIVE_MUX_CLK_RCO_ALIVE_USER_parents, MUX_CLK_RCO_ALIVE_USER__MUX_SEL, MUX_CLK_RCO_ALIVE_USER__MUX_BUSY, MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING),
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
    CLK_MUX(AOCCSIS_CLK_AOCCSIS_CLKOUT0, cmucal_AOCCSIS_CLK_AOCCSIS_CLKOUT0_parents, EMPTY_CAL_ID, CLK_AOCCSIS_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AOCCSIS_MUX_CLK_AOCCSIS_DCPHY, cmucal_AOCCSIS_MUX_CLK_AOCCSIS_DCPHY_parents, MUX_CLK_AOCCSIS_DCPHY__SELECT, MUX_CLK_AOCCSIS_DCPHY__BUSY, MUX_CLK_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AOCCSIS_MUX_CLK_AOCCSIS_NOC, cmucal_AOCCSIS_MUX_CLK_AOCCSIS_NOC_parents, MUX_CLK_AOCCSIS_NOC__SELECT, MUX_CLK_AOCCSIS_NOC__BUSY, MUX_CLK_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER, cmucal_AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER_parents, MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_SEL, MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_BUSY, MUX_CLKALIVE_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER, cmucal_AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER_parents, MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_SEL, MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_BUSY, MUX_CLKCMU_AOCCSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER, cmucal_AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER_parents, MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_SEL, MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_BUSY, MUX_CLKCMU_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER, cmucal_AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER_parents, MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_SEL, MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_BUSY, MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING),
// AUD_AUD
    CLK_MUX(AUD_CMU_AUD_CLKOUT0, cmucal_AUD_CMU_AUD_CLKOUT0_parents, EMPTY_CAL_ID, CMU_AUD_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_CLK_AUD_AUDIF, cmucal_AUD_MUX_CLK_AUD_AUDIF_parents, MUX_CLK_AUD_AUDIF__SELECT, MUX_CLK_AUD_AUDIF__BUSY, MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_CPU, cmucal_AUD_MUX_CLK_AUD_CPU_parents, MUX_CLK_AUD_CPU__SELECT, MUX_CLK_AUD_CPU__BUSY, MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_DSIF, cmucal_AUD_MUX_CLK_AUD_DSIF_parents, MUX_CLK_AUD_DSIF__SELECT, MUX_CLK_AUD_DSIF__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_CLK_AUD_NOC, cmucal_AUD_MUX_CLK_AUD_NOC_parents, MUX_CLK_AUD_NOC__SELECT, MUX_CLK_AUD_NOC__BUSY, MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_PCMC, cmucal_AUD_MUX_CLK_AUD_PCMC_parents, MUX_CLK_AUD_PCMC__SELECT, MUX_CLK_AUD_PCMC__BUSY, MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_SCLK, cmucal_AUD_MUX_CLK_AUD_SCLK_parents, MUX_CLK_AUD_SCLK__SELECT, MUX_CLK_AUD_SCLK__BUSY, MUX_CLK_AUD_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_SERIAL_LIF, cmucal_AUD_MUX_CLK_AUD_SERIAL_LIF_parents, MUX_CLK_AUD_SERIAL_LIF__SELECT, MUX_CLK_AUD_SERIAL_LIF__BUSY, MUX_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_SERIAL_LIF_CORE, cmucal_AUD_MUX_CLK_AUD_SERIAL_LIF_CORE_parents, MUX_CLK_AUD_SERIAL_LIF_CORE__SELECT, MUX_CLK_AUD_SERIAL_LIF_CORE__BUSY, MUX_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF0, cmucal_AUD_MUX_CLK_AUD_UAIF0_parents, MUX_CLK_AUD_UAIF0__SELECT, MUX_CLK_AUD_UAIF0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF1, cmucal_AUD_MUX_CLK_AUD_UAIF1_parents, MUX_CLK_AUD_UAIF1__SELECT, MUX_CLK_AUD_UAIF1__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF2, cmucal_AUD_MUX_CLK_AUD_UAIF2_parents, MUX_CLK_AUD_UAIF2__SELECT, MUX_CLK_AUD_UAIF2__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF3, cmucal_AUD_MUX_CLK_AUD_UAIF3_parents, MUX_CLK_AUD_UAIF3__SELECT, MUX_CLK_AUD_UAIF3__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF4, cmucal_AUD_MUX_CLK_AUD_UAIF4_parents, MUX_CLK_AUD_UAIF4__SELECT, MUX_CLK_AUD_UAIF4__BUSY, MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF5, cmucal_AUD_MUX_CLK_AUD_UAIF5_parents, MUX_CLK_AUD_UAIF5__SELECT, MUX_CLK_AUD_UAIF5__BUSY, MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF6, cmucal_AUD_MUX_CLK_AUD_UAIF6_parents, MUX_CLK_AUD_UAIF6__SELECT, MUX_CLK_AUD_UAIF6__BUSY, EMPTY_CAL_ID),
    CLK_MUX(AUD_MUX_HCHGEN_CLK_AUD_CPU, cmucal_AUD_MUX_HCHGEN_CLK_AUD_CPU_parents, MUX_HCHGEN_CLK_AUD_CPU__SELECT, MUX_HCHGEN_CLK_AUD_CPU__BUSY, MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKCMU_AUD_AUDIF0_USER, cmucal_AUD_MUX_CLKCMU_AUD_AUDIF0_USER_parents, MUX_CLKCMU_AUD_AUDIF0_USER__MUX_SEL, MUX_CLKCMU_AUD_AUDIF0_USER__MUX_BUSY, MUX_CLKCMU_AUD_AUDIF0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKCMU_AUD_AUDIF1_USER, cmucal_AUD_MUX_CLKCMU_AUD_AUDIF1_USER_parents, MUX_CLKCMU_AUD_AUDIF1_USER__MUX_SEL, MUX_CLKCMU_AUD_AUDIF1_USER__MUX_BUSY, MUX_CLKCMU_AUD_AUDIF1_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKCMU_AUD_CPU_USER, cmucal_AUD_MUX_CLKCMU_AUD_CPU_USER_parents, MUX_CLKCMU_AUD_CPU_USER__MUX_SEL, MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY, MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKCMU_AUD_NOC_USER, cmucal_AUD_MUX_CLKCMU_AUD_NOC_USER_parents, MUX_CLKCMU_AUD_NOC_USER__MUX_SEL, MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY, MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKVTS_AUD_DMIC_USER, cmucal_AUD_MUX_CLKVTS_AUD_DMIC_USER_parents, MUX_CLKVTS_AUD_DMIC_USER__MUX_SEL, MUX_CLKVTS_AUD_DMIC_USER__MUX_BUSY, MUX_CLKVTS_AUD_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_RCO_USER, cmucal_AUD_MUX_CLK_AUD_RCO_USER_parents, MUX_CLK_AUD_RCO_USER__MUX_SEL, MUX_CLK_AUD_RCO_USER__MUX_BUSY, MUX_CLK_AUD_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CP_PCMC_CLK_USER, cmucal_AUD_MUX_CP_PCMC_CLK_USER_parents, MUX_CP_PCMC_CLK_USER__MUX_SEL, MUX_CP_PCMC_CLK_USER__MUX_BUSY, MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING),
// BRP_BRP
    CLK_MUX(BRP_CMU_BRP_CLKOUT0, cmucal_BRP_CMU_BRP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_BRP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(BRP_MUX_CLKCMU_BRP_NOC_USER, cmucal_BRP_MUX_CLKCMU_BRP_NOC_USER_parents, MUX_CLKCMU_BRP_NOC_USER__MUX_SEL, MUX_CLKCMU_BRP_NOC_USER__MUX_BUSY, MUX_CLKCMU_BRP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// CHUB_CHUB
    CLK_MUX(CHUB_CMU_CHUB_CLKOUT0, cmucal_CHUB_CMU_CHUB_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CHUB_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CHUB_MUX_CLK_CHUB_I2C, cmucal_CHUB_MUX_CLK_CHUB_I2C_parents, MUX_CLK_CHUB_I2C__SELECT, MUX_CLK_CHUB_I2C__BUSY, MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_NOC, cmucal_CHUB_MUX_CLK_CHUB_NOC_parents, MUX_CLK_CHUB_NOC__SELECT, MUX_CLK_CHUB_NOC__BUSY, MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX, cmucal_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_parents, MUX_CLK_CHUB_SERIAL_LIF_US_PROX__SELECT, MUX_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY, MUX_CLK_CHUB_SERIAL_LIF_US_PROX__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, cmucal_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_parents, MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__SELECT, MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY, MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_SPI_I2C0, cmucal_CHUB_MUX_CLK_CHUB_SPI_I2C0_parents, MUX_CLK_CHUB_SPI_I2C0__SELECT, MUX_CLK_CHUB_SPI_I2C0__BUSY, MUX_CLK_CHUB_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_SPI_I2C1, cmucal_CHUB_MUX_CLK_CHUB_SPI_I2C1_parents, MUX_CLK_CHUB_SPI_I2C1__SELECT, MUX_CLK_CHUB_SPI_I2C1__BUSY, MUX_CLK_CHUB_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_SPI_MS_CTRL, cmucal_CHUB_MUX_CLK_CHUB_SPI_MS_CTRL_parents, MUX_CLK_CHUB_SPI_MS_CTRL__SELECT, MUX_CLK_CHUB_SPI_MS_CTRL__BUSY, MUX_CLK_CHUB_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_TIMER, cmucal_CHUB_MUX_CLK_CHUB_TIMER_parents, MUX_CLK_CHUB_TIMER__SELECT, MUX_CLK_CHUB_TIMER__BUSY, MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI0, cmucal_CHUB_MUX_CLK_CHUB_USI0_parents, MUX_CLK_CHUB_USI0__SELECT, MUX_CLK_CHUB_USI0__BUSY, MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI1, cmucal_CHUB_MUX_CLK_CHUB_USI1_parents, MUX_CLK_CHUB_USI1__SELECT, MUX_CLK_CHUB_USI1__BUSY, MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI2, cmucal_CHUB_MUX_CLK_CHUB_USI2_parents, MUX_CLK_CHUB_USI2__SELECT, MUX_CLK_CHUB_USI2__BUSY, MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI3, cmucal_CHUB_MUX_CLK_CHUB_USI3_parents, MUX_CLK_CHUB_USI3__SELECT, MUX_CLK_CHUB_USI3__BUSY, MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER, cmucal_CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER_parents, MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_SEL, MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_BUSY, MUX_CLKCHUBVTS_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER, cmucal_CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER_parents, MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_SEL, MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_BUSY, MUX_CLKCHUBVTS_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
// CHUBVTS_CHUBVTS
    CLK_MUX(CHUBVTS_CMU_CHUBVTS_CLKOUT0, cmucal_CHUBVTS_CMU_CHUBVTS_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CHUBVTS_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK, cmucal_CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK_parents, MUX_CLK_CHUBVTS_DMAILBOX_CCLK__SELECT, MUX_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY, MUX_CLK_CHUBVTS_DMAILBOX_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUBVTS_MUX_CLK_CHUBVTS_NOC, cmucal_CHUBVTS_MUX_CLK_CHUBVTS_NOC_parents, MUX_CLK_CHUBVTS_NOC__SELECT, MUX_CLK_CHUBVTS_NOC__BUSY, MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER, cmucal_CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER_parents, MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_SEL, MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_BUSY, MUX_CLKALIVE_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER, cmucal_CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER_parents, MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_SEL, MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_BUSY, MUX_CLKALIVE_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
// CMGP_CMGP
    CLK_MUX(CMGP_CMU_CMGP_CLKOUT0, cmucal_CMGP_CMU_CMGP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CMGP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CMGP_MUX_CLK_CMGP_I2C, cmucal_CMGP_MUX_CLK_CMGP_I2C_parents, MUX_CLK_CMGP_I2C__SELECT, MUX_CLK_CMGP_I2C__BUSY, MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_NOC, cmucal_CMGP_MUX_CLK_CMGP_NOC_parents, MUX_CLK_CMGP_NOC__SELECT, MUX_CLK_CMGP_NOC__BUSY, MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_SPI_I2C0, cmucal_CMGP_MUX_CLK_CMGP_SPI_I2C0_parents, MUX_CLK_CMGP_SPI_I2C0__SELECT, MUX_CLK_CMGP_SPI_I2C0__BUSY, MUX_CLK_CMGP_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_SPI_I2C1, cmucal_CMGP_MUX_CLK_CMGP_SPI_I2C1_parents, MUX_CLK_CMGP_SPI_I2C1__SELECT, MUX_CLK_CMGP_SPI_I2C1__BUSY, MUX_CLK_CMGP_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_SPI_MS_CTRL, cmucal_CMGP_MUX_CLK_CMGP_SPI_MS_CTRL_parents, MUX_CLK_CMGP_SPI_MS_CTRL__SELECT, MUX_CLK_CMGP_SPI_MS_CTRL__BUSY, MUX_CLK_CMGP_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI0, cmucal_CMGP_MUX_CLK_CMGP_USI0_parents, MUX_CLK_CMGP_USI0__SELECT, MUX_CLK_CMGP_USI0__BUSY, MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI1, cmucal_CMGP_MUX_CLK_CMGP_USI1_parents, MUX_CLK_CMGP_USI1__SELECT, MUX_CLK_CMGP_USI1__BUSY, MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI2, cmucal_CMGP_MUX_CLK_CMGP_USI2_parents, MUX_CLK_CMGP_USI2__SELECT, MUX_CLK_CMGP_USI2__BUSY, MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI3, cmucal_CMGP_MUX_CLK_CMGP_USI3_parents, MUX_CLK_CMGP_USI3__SELECT, MUX_CLK_CMGP_USI3__BUSY, MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI4, cmucal_CMGP_MUX_CLK_CMGP_USI4_parents, MUX_CLK_CMGP_USI4__SELECT, MUX_CLK_CMGP_USI4__BUSY, MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI5, cmucal_CMGP_MUX_CLK_CMGP_USI5_parents, MUX_CLK_CMGP_USI5__SELECT, MUX_CLK_CMGP_USI5__BUSY, MUX_CLK_CMGP_USI5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI6, cmucal_CMGP_MUX_CLK_CMGP_USI6_parents, MUX_CLK_CMGP_USI6__SELECT, MUX_CLK_CMGP_USI6__BUSY, MUX_CLK_CMGP_USI6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLKALIVE_CMGP_NOC_USER, cmucal_CMGP_MUX_CLKALIVE_CMGP_NOC_USER_parents, MUX_CLKALIVE_CMGP_NOC_USER__MUX_SEL, MUX_CLKALIVE_CMGP_NOC_USER__MUX_BUSY, MUX_CLKALIVE_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL0_GLB_CPUCL0_GLB
    CLK_MUX(CPUCL0_GLB_CMU_CPUCL0_GLB_CLKOUT0, cmucal_CPUCL0_GLB_CMU_CPUCL0_GLB_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CPUCL0_GLB_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER_parents, MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER_parents, MUX_CLKCMU_CPUCL0_HTU_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_HTU_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_HTU_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER_parents, MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL0_CPUCL0
    CLK_MUX(CPUCL0_CMU_CPUCL0_CLKOUT0, cmucal_CPUCL0_CMU_CPUCL0_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CPUCL0_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN, cmucal_CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN_parents, MUX_CLK_CPUCL0_IDLECLKDOWN__SELECT, MUX_CLK_CPUCL0_IDLECLKDOWN__BUSY, MUX_CLK_CPUCL0_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER_parents, MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL1H_CPUCL1H
    CLK_MUX(CPUCL1H_CMU_CPUCL1H_CLKOUT0, cmucal_CPUCL1H_CMU_CPUCL1H_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CPUCL1H_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CPUCL1H_MUX_CLK_CPUCL1H_ATB_0, cmucal_CPUCL1H_MUX_CLK_CPUCL1H_ATB_0_parents, MUX_CLK_CPUCL1H_ATB_0__SELECT, MUX_CLK_CPUCL1H_ATB_0__BUSY, MUX_CLK_CPUCL1H_ATB_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1H_MUX_CLK_CPUCL1H_ATB_1, cmucal_CPUCL1H_MUX_CLK_CPUCL1H_ATB_1_parents, MUX_CLK_CPUCL1H_ATB_1__SELECT, MUX_CLK_CPUCL1H_ATB_1__BUSY, MUX_CLK_CPUCL1H_ATB_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_0, cmucal_CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_0_parents, MUX_CLK_CPUCL1H_IDLECLKDOWN_0__SELECT, MUX_CLK_CPUCL1H_IDLECLKDOWN_0__BUSY, MUX_CLK_CPUCL1H_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_1, cmucal_CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_1_parents, MUX_CLK_CPUCL1H_IDLECLKDOWN_1__SELECT, MUX_CLK_CPUCL1H_IDLECLKDOWN_1__BUSY, MUX_CLK_CPUCL1H_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1H_MUX_CLK_CPUCL1H_POWERIP, cmucal_CPUCL1H_MUX_CLK_CPUCL1H_POWERIP_parents, MUX_CLK_CPUCL1H_POWERIP__SELECT, MUX_CLK_CPUCL1H_POWERIP__BUSY, MUX_CLK_CPUCL1H_POWERIP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER, cmucal_CPUCL1H_MUX_CLKCMU_CPUCL1H_SWITCH_USER_parents, MUX_CLKCMU_CPUCL1H_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL1H_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL1H_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL1L_CPUCL1L
    CLK_MUX(CPUCL1L_CMU_CPUCL1L_CLKOUT0, cmucal_CPUCL1L_CMU_CPUCL1L_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CPUCL1L_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_ATB_0, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_ATB_0_parents, MUX_CLK_CPUCL1L_ATB_0__SELECT, MUX_CLK_CPUCL1L_ATB_0__BUSY, MUX_CLK_CPUCL1L_ATB_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_ATB_1, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_ATB_1_parents, MUX_CLK_CPUCL1L_ATB_1__SELECT, MUX_CLK_CPUCL1L_ATB_1__BUSY, MUX_CLK_CPUCL1L_ATB_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_ATB_2, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_ATB_2_parents, MUX_CLK_CPUCL1L_ATB_2__SELECT, MUX_CLK_CPUCL1L_ATB_2__BUSY, MUX_CLK_CPUCL1L_ATB_2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_0, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_0_parents, MUX_CLK_CPUCL1L_IDLECLKDOWN_0__SELECT, MUX_CLK_CPUCL1L_IDLECLKDOWN_0__BUSY, MUX_CLK_CPUCL1L_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_1, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_1_parents, MUX_CLK_CPUCL1L_IDLECLKDOWN_1__SELECT, MUX_CLK_CPUCL1L_IDLECLKDOWN_1__BUSY, MUX_CLK_CPUCL1L_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_2, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_2_parents, MUX_CLK_CPUCL1L_IDLECLKDOWN_2__SELECT, MUX_CLK_CPUCL1L_IDLECLKDOWN_2__BUSY, MUX_CLK_CPUCL1L_IDLECLKDOWN_2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLK_CPUCL1L_POWERIP, cmucal_CPUCL1L_MUX_CLK_CPUCL1L_POWERIP_parents, MUX_CLK_CPUCL1L_POWERIP__SELECT, MUX_CLK_CPUCL1L_POWERIP__BUSY, MUX_CLK_CPUCL1L_POWERIP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER, cmucal_CPUCL1L_MUX_CLKCMU_CPUCL1L_SWITCH_USER_parents, MUX_CLKCMU_CPUCL1L_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL1L_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL1L_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL2_CPUCL2
    CLK_MUX(CPUCL2_CMU_CPUCL2_CLKOUT0, cmucal_CPUCL2_CMU_CPUCL2_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CPUCL2_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_ATB, cmucal_CPUCL2_MUX_CLK_CPUCL2_ATB_parents, MUX_CLK_CPUCL2_ATB__SELECT, MUX_CLK_CPUCL2_ATB__BUSY, MUX_CLK_CPUCL2_ATB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN, cmucal_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_parents, MUX_CLK_CPUCL2_IDLECLKDOWN__SELECT, MUX_CLK_CPUCL2_IDLECLKDOWN__BUSY, MUX_CLK_CPUCL2_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_POWERIP, cmucal_CPUCL2_MUX_CLK_CPUCL2_POWERIP_parents, MUX_CLK_CPUCL2_POWERIP__SELECT, MUX_CLK_CPUCL2_POWERIP__BUSY, MUX_CLK_CPUCL2_POWERIP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER, cmucal_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER_parents, MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL2_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// CSIS_CSIS
    CLK_MUX(CSIS_CMU_CSIS_CLKOUT0, cmucal_CSIS_CMU_CSIS_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CSIS_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, cmucal_CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER_parents, MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_SEL, MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_BUSY, MUX_CLKAOCCSIS_CSIS_NOCD_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, cmucal_CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER_parents, MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_SEL, MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_BUSY, MUX_CLKAOCCSIS_CSIS_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, cmucal_CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER_parents, MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_SEL, MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_BUSY, MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING),
// CSTAT_CSTAT
    CLK_MUX(CSTAT_CMU_CSTAT_CLKOUT0, cmucal_CSTAT_CMU_CSTAT_CLKOUT0_parents, EMPTY_CAL_ID, CMU_CSTAT_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, cmucal_CSTAT_MUX_CLKCMU_CSTAT_NOC_USER_parents, MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL, MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY, MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DBGCORE_DBGCORE
    CLK_MUX(DBGCORE_CMU_DBGCORE_CLKOUT0, cmucal_DBGCORE_CMU_DBGCORE_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DBGCORE_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DBGCORE_MUX_CLK_DBGCORE_NOC, cmucal_DBGCORE_MUX_CLK_DBGCORE_NOC_parents, EMPTY_CAL_ID, MUX_CLK_DBGCORE_NOC__BUSY, MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DBGCORE_MUX_OSCCLK_DBGCORE, cmucal_DBGCORE_MUX_OSCCLK_DBGCORE_parents, EMPTY_CAL_ID, MUX_OSCCLK_DBGCORE__BUSY, MUX_OSCCLK_DBGCORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DBGCORE_MUX_OSCCLK_DBGCORE_CMU, cmucal_DBGCORE_MUX_OSCCLK_DBGCORE_CMU_parents, EMPTY_CAL_ID, MUX_OSCCLK_DBGCORE_CMU__BUSY, MUX_OSCCLK_DBGCORE_CMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DBGCORE_MUX_CLKCMU_DBGCORE_USER, cmucal_DBGCORE_MUX_CLKCMU_DBGCORE_USER_parents, MUX_CLKCMU_DBGCORE_USER__MUX_SEL, MUX_CLKCMU_DBGCORE_USER__MUX_BUSY, MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING),
// DLFE_DLFE
    CLK_MUX(DLFE_CMU_DLFE_CLKOUT0, cmucal_DLFE_CMU_DLFE_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DLFE_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DLFE_MUX_CLKCMU_DLFE_NOC_USER, cmucal_DLFE_MUX_CLKCMU_DLFE_NOC_USER_parents, MUX_CLKCMU_DLFE_NOC_USER__MUX_SEL, MUX_CLKCMU_DLFE_NOC_USER__MUX_BUSY, MUX_CLKCMU_DLFE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DLNE_DLNE
    CLK_MUX(DLNE_CMU_DLNE_CLKOUT0, cmucal_DLNE_CMU_DLNE_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DLNE_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DLNE_MUX_CLKCMU_DLNE_NOC_USER, cmucal_DLNE_MUX_CLKCMU_DLNE_NOC_USER_parents, MUX_CLKCMU_DLNE_NOC_USER__MUX_SEL, MUX_CLKCMU_DLNE_NOC_USER__MUX_BUSY, MUX_CLKCMU_DLNE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DNC_DNC
    CLK_MUX(DNC_CMU_DNC_CLKOUT0, cmucal_DNC_CMU_DNC_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DNC_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DNC_MUX_CLKCMU_DNC_NOC_USER, cmucal_DNC_MUX_CLKCMU_DNC_NOC_USER_parents, MUX_CLKCMU_DNC_NOC_USER__MUX_SEL, MUX_CLKCMU_DNC_NOC_USER__MUX_BUSY, MUX_CLKCMU_DNC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DPUB_DPUB
    CLK_MUX(DPUB_CMU_DPUB_CLKOUT0, cmucal_DPUB_CMU_DPUB_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DPUB_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DPUB_MUX_CLKCMU_DPUB_NOC_USER, cmucal_DPUB_MUX_CLKCMU_DPUB_NOC_USER_parents, MUX_CLKCMU_DPUB_NOC_USER__MUX_SEL, MUX_CLKCMU_DPUB_NOC_USER__MUX_BUSY, MUX_CLKCMU_DPUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DPUF0_DPUF0
    CLK_MUX(DPUF0_CMU_DPUF0_CLKOUT0, cmucal_DPUF0_CMU_DPUF0_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DPUF0_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, cmucal_DPUF0_MUX_CLKCMU_DPUF0_NOC_USER_parents, MUX_CLKCMU_DPUF0_NOC_USER__MUX_SEL, MUX_CLKCMU_DPUF0_NOC_USER__MUX_BUSY, MUX_CLKCMU_DPUF0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DPUF1_DPUF1
    CLK_MUX(DPUF1_CMU_DPUF1_CLKOUT0, cmucal_DPUF1_CMU_DPUF1_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DPUF1_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, cmucal_DPUF1_MUX_CLKCMU_DPUF1_NOC_USER_parents, MUX_CLKCMU_DPUF1_NOC_USER__MUX_SEL, MUX_CLKCMU_DPUF1_NOC_USER__MUX_BUSY, MUX_CLKCMU_DPUF1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DSP_DSP
    CLK_MUX(DSP_CMU_DSP_CLKOUT0, cmucal_DSP_CMU_DSP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DSP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DSP_MUX_CLKCMU_DSP_NOC_USER, cmucal_DSP_MUX_CLKCMU_DSP_NOC_USER_parents, MUX_CLKCMU_DSP_NOC_USER__MUX_SEL, MUX_CLKCMU_DSP_NOC_USER__MUX_BUSY, MUX_CLKCMU_DSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// DSU_DSU
    CLK_MUX(DSU_CMU_DSU_CLKOUT0, cmucal_DSU_CMU_DSU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_DSU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(DSU_MUX_CLK_DSU_PLL, cmucal_DSU_MUX_CLK_DSU_PLL_parents, MUX_CLK_DSU_PLL__SELECT, MUX_CLK_DSU_PLL__BUSY, MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DSU_MUX_CLKCMU_DSU_SWITCH_USER, cmucal_DSU_MUX_CLKCMU_DSU_SWITCH_USER_parents, MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL, MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// G3DCORE_G3DCORE
    CLK_MUX(G3DCORE_CMU_G3DCORE_CLKOUT0, cmucal_G3DCORE_CMU_G3DCORE_CLKOUT0_parents, EMPTY_CAL_ID, CMU_G3DCORE_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(G3DCORE_MUX_CLK_G3DCORE_ATB, cmucal_G3DCORE_MUX_CLK_G3DCORE_ATB_parents, MUX_CLK_G3DCORE_ATB__SELECT, MUX_CLK_G3DCORE_ATB__BUSY, MUX_CLK_G3DCORE_ATB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN, cmucal_G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN_parents, MUX_CLK_G3DCORE_IDLECLKDOWN__SELECT, MUX_CLK_G3DCORE_IDLECLKDOWN__BUSY, MUX_CLK_G3DCORE_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(G3DCORE_MUX_CLK_G3DCORE_POWERIP, cmucal_G3DCORE_MUX_CLK_G3DCORE_POWERIP_parents, MUX_CLK_G3DCORE_POWERIP__SELECT, MUX_CLK_G3DCORE_POWERIP__BUSY, MUX_CLK_G3DCORE_POWERIP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(G3DCORE_MUX_CLK_G3D_PLL, cmucal_G3DCORE_MUX_CLK_G3D_PLL_parents, MUX_CLK_G3D_PLL__SELECT, MUX_CLK_G3D_PLL__BUSY, MUX_CLK_G3D_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(G3DCORE_MUX_CLK_G3D_STRMUX, cmucal_G3DCORE_MUX_CLK_G3D_STRMUX_parents, EMPTY_CAL_ID, MUX_CLK_G3D_STRMUX__BUSY, EMPTY_CAL_ID),
    CLK_MUX(G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER, cmucal_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER_parents, MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_SEL, MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_G3DCORE_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// G3D_G3D
    CLK_MUX(G3D_CMU_G3D_CLKOUT0, cmucal_G3D_CMU_G3D_CLKOUT0_parents, EMPTY_CAL_ID, CMU_G3D_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(G3D_MUX_CLKCMU_G3D_NOCP_USER, cmucal_G3D_MUX_CLKCMU_G3D_NOCP_USER_parents, MUX_CLKCMU_G3D_NOCP_USER__MUX_SEL, MUX_CLKCMU_G3D_NOCP_USER__MUX_BUSY, MUX_CLKCMU_G3D_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// GNPU_GNPU0
    CLK_MUX(GNPU0_CMU_GNPU_CLKOUT0, cmucal_GNPU0_CMU_GNPU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_GNPU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(GNPU0_MUX_CLKCMU_GNPU_NOC_USER, cmucal_GNPU0_MUX_CLKCMU_GNPU_NOC_USER_parents, MUX_CLKCMU_GNPU_NOC_USER__MUX_SEL, MUX_CLKCMU_GNPU_NOC_USER__MUX_BUSY, MUX_CLKCMU_GNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(GNPU0_MUX_CLKCMU_GNPU_XMAA_USER, cmucal_GNPU0_MUX_CLKCMU_GNPU_XMAA_USER_parents, MUX_CLKCMU_GNPU_XMAA_USER__MUX_SEL, MUX_CLKCMU_GNPU_XMAA_USER__MUX_BUSY, MUX_CLKCMU_GNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING),
// GNPU_GNPU1
    CLK_MUX(GNPU1_CMU_GNPU_CLKOUT0, cmucal_GNPU1_CMU_GNPU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_GNPU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(GNPU1_MUX_CLKCMU_GNPU_NOC_USER, cmucal_GNPU1_MUX_CLKCMU_GNPU_NOC_USER_parents, MUX_CLKCMU_GNPU_NOC_USER__MUX_SEL, MUX_CLKCMU_GNPU_NOC_USER__MUX_BUSY, MUX_CLKCMU_GNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(GNPU1_MUX_CLKCMU_GNPU_XMAA_USER, cmucal_GNPU1_MUX_CLKCMU_GNPU_XMAA_USER_parents, MUX_CLKCMU_GNPU_XMAA_USER__MUX_SEL, MUX_CLKCMU_GNPU_XMAA_USER__MUX_BUSY, MUX_CLKCMU_GNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING),
// HSI0_HSI0
    CLK_MUX(HSI0_CMU_HSI0_CLKOUT0, cmucal_HSI0_CMU_HSI0_CLKOUT0_parents, EMPTY_CAL_ID, CMU_HSI0_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(HSI0_MUX_CLK_HSI0_NOC, cmucal_HSI0_MUX_CLK_HSI0_NOC_parents, MUX_CLK_HSI0_NOC__SELECT, MUX_CLK_HSI0_NOC__BUSY, MUX_CLK_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLK_HSI0_RTCCLK, cmucal_HSI0_MUX_CLK_HSI0_RTCCLK_parents, MUX_CLK_HSI0_RTCCLK__SELECT, MUX_CLK_HSI0_RTCCLK__BUSY, MUX_CLK_HSI0_RTCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLK_HSI0_USB32DRD, cmucal_HSI0_MUX_CLK_HSI0_USB32DRD_parents, MUX_CLK_HSI0_USB32DRD__SELECT, MUX_CLK_HSI0_USB32DRD__BUSY, MUX_CLK_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLKAUD_HSI0_NOC, cmucal_HSI0_MUX_CLKAUD_HSI0_NOC_parents, MUX_CLKAUD_HSI0_NOC__MUX_SEL, MUX_CLKAUD_HSI0_NOC__MUX_BUSY, MUX_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLKCMU_HSI0_DPGTC_USER, cmucal_HSI0_MUX_CLKCMU_HSI0_DPGTC_USER_parents, MUX_CLKCMU_HSI0_DPGTC_USER__MUX_SEL, MUX_CLKCMU_HSI0_DPGTC_USER__MUX_BUSY, MUX_CLKCMU_HSI0_DPGTC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLKCMU_HSI0_DPOSC_USER, cmucal_HSI0_MUX_CLKCMU_HSI0_DPOSC_USER_parents, MUX_CLKCMU_HSI0_DPOSC_USER__MUX_SEL, MUX_CLKCMU_HSI0_DPOSC_USER__MUX_BUSY, MUX_CLKCMU_HSI0_DPOSC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLKCMU_HSI0_NOC_USER, cmucal_HSI0_MUX_CLKCMU_HSI0_NOC_USER_parents, MUX_CLKCMU_HSI0_NOC_USER__MUX_SEL, MUX_CLKCMU_HSI0_NOC_USER__MUX_BUSY, MUX_CLKCMU_HSI0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER, cmucal_HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER_parents, MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_SEL, MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_BUSY, MUX_CLKCMU_HSI0_USB32DRD_USER__ENABLE_AUTOMATIC_CLKGATING),
// HSI1_HSI1
    CLK_MUX(HSI1_CMU_HSI1_CLKOUT0, cmucal_HSI1_CMU_HSI1_CLKOUT0_parents, EMPTY_CAL_ID, CMU_HSI1_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, cmucal_HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER_parents, MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_SEL, MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_BUSY, MUX_CLKCMU_HSI1_NOC_PCIE_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI1_MUX_CLKCMU_HSI1_NOC_USER, cmucal_HSI1_MUX_CLKCMU_HSI1_NOC_USER_parents, MUX_CLKCMU_HSI1_NOC_USER__MUX_SEL, MUX_CLKCMU_HSI1_NOC_USER__MUX_BUSY, MUX_CLKCMU_HSI1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// ICPU_ICPU
    CLK_MUX(ICPU_CMU_ICPU_CLKOUT0, cmucal_ICPU_CMU_ICPU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_ICPU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(ICPU_MUX_CLKCMU_ICPU_NOC0_USER, cmucal_ICPU_MUX_CLKCMU_ICPU_NOC0_USER_parents, MUX_CLKCMU_ICPU_NOC0_USER__MUX_SEL, MUX_CLKCMU_ICPU_NOC0_USER__MUX_BUSY, MUX_CLKCMU_ICPU_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ICPU_MUX_CLKCMU_ICPU_NOC1_USER, cmucal_ICPU_MUX_CLKCMU_ICPU_NOC1_USER_parents, MUX_CLKCMU_ICPU_NOC1_USER__MUX_SEL, MUX_CLKCMU_ICPU_NOC1_USER__MUX_BUSY, MUX_CLKCMU_ICPU_NOC1_USER__ENABLE_AUTOMATIC_CLKGATING),
// LME_LME
    CLK_MUX(LME_CMU_LME_CLKOUT0, cmucal_LME_CMU_LME_CLKOUT0_parents, EMPTY_CAL_ID, CMU_LME_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(LME_MUX_CLKCMU_LME_NOC_USER, cmucal_LME_MUX_CLKCMU_LME_NOC_USER_parents, MUX_CLKCMU_LME_NOC_USER__MUX_SEL, MUX_CLKCMU_LME_NOC_USER__MUX_BUSY, MUX_CLKCMU_LME_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// M2M_M2M
    CLK_MUX(M2M_CMU_M2M_CLKOUT0, cmucal_M2M_CMU_M2M_CLKOUT0_parents, EMPTY_CAL_ID, CMU_M2M_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(M2M_MUX_CLKCMU_M2M_JPEG_USER, cmucal_M2M_MUX_CLKCMU_M2M_JPEG_USER_parents, MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL, MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY, MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(M2M_MUX_CLKCMU_M2M_JSQZ_USER, cmucal_M2M_MUX_CLKCMU_M2M_JSQZ_USER_parents, MUX_CLKCMU_M2M_JSQZ_USER__MUX_SEL, MUX_CLKCMU_M2M_JSQZ_USER__MUX_BUSY, MUX_CLKCMU_M2M_JSQZ_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(M2M_MUX_CLKCMU_M2M_NOC_USER, cmucal_M2M_MUX_CLKCMU_M2M_NOC_USER_parents, MUX_CLKCMU_M2M_NOC_USER__MUX_SEL, MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY, MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// MCFP_MCFP
    CLK_MUX(MCFP_CMU_MCFP_CLKOUT0, cmucal_MCFP_CMU_MCFP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MCFP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MCFP_MUX_CLKCMU_MCFP_NOC_USER, cmucal_MCFP_MUX_CLKCMU_MCFP_NOC_USER_parents, MUX_CLKCMU_MCFP_NOC_USER__MUX_SEL, MUX_CLKCMU_MCFP_NOC_USER__MUX_BUSY, MUX_CLKCMU_MCFP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// MCSC_MCSC
    CLK_MUX(MCSC_CMU_MCSC_CLKOUT0, cmucal_MCSC_CMU_MCSC_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MCSC_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MCSC_MUX_CLKCMU_MCSC_NOC_USER, cmucal_MCSC_MUX_CLKCMU_MCSC_NOC_USER_parents, MUX_CLKCMU_MCSC_NOC_USER__MUX_SEL, MUX_CLKCMU_MCSC_NOC_USER__MUX_BUSY, MUX_CLKCMU_MCSC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MCSC_MUX_CLKCMU_MCSC_SHRP_USER, cmucal_MCSC_MUX_CLKCMU_MCSC_SHRP_USER_parents, MUX_CLKCMU_MCSC_SHRP_USER__MUX_SEL, MUX_CLKCMU_MCSC_SHRP_USER__MUX_BUSY, MUX_CLKCMU_MCSC_SHRP_USER__ENABLE_AUTOMATIC_CLKGATING),
// MFC_MFC
    CLK_MUX(MFC_CMU_MFC_CLKOUT0, cmucal_MFC_CMU_MFC_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MFC_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MFC_MUX_CLKCMU_MFC_MFC_USER, cmucal_MFC_MUX_CLKCMU_MFC_MFC_USER_parents, MUX_CLKCMU_MFC_MFC_USER__MUX_SEL, MUX_CLKCMU_MFC_MFC_USER__MUX_BUSY, MUX_CLKCMU_MFC_MFC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MFC_MUX_CLKCMU_MFC_WFD_USER, cmucal_MFC_MUX_CLKCMU_MFC_WFD_USER_parents, MUX_CLKCMU_MFC_WFD_USER__MUX_SEL, MUX_CLKCMU_MFC_WFD_USER__MUX_BUSY, MUX_CLKCMU_MFC_WFD_USER__ENABLE_AUTOMATIC_CLKGATING),
// MFD_MFD
    CLK_MUX(MFD_CMU_MFD_CLKOUT0, cmucal_MFD_CMU_MFD_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MFD_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MFD_MUX_CLKCMU_MFD_FG_USER, cmucal_MFD_MUX_CLKCMU_MFD_FG_USER_parents, MUX_CLKCMU_MFD_FG_USER__MUX_SEL, MUX_CLKCMU_MFD_FG_USER__MUX_BUSY, MUX_CLKCMU_MFD_FG_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MFD_MUX_CLKCMU_MFD_MFD_USER, cmucal_MFD_MUX_CLKCMU_MFD_MFD_USER_parents, MUX_CLKCMU_MFD_MFD_USER__MUX_SEL, MUX_CLKCMU_MFD_MFD_USER__MUX_BUSY, MUX_CLKCMU_MFD_MFD_USER__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF0
    CLK_MUX(MIF0_CMU_MIF_CLKOUT0, cmucal_MIF0_CMU_MIF_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MIF_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MIF0_MUX_MIF_CMUREF, cmucal_MIF0_MUX_MIF_CMUREF_parents, MUX_MIF_CMUREF__SELECT, MUX_MIF_CMUREF__BUSY, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF0_CLKMUX_MIF_DDRPHY2X, cmucal_MIF0_CLKMUX_MIF_DDRPHY2X_parents, CLKMUX_MIF_DDRPHY2X__MUX_SEL, CLKMUX_MIF_DDRPHY2X__MUX_BUSY, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF0_MUX_CLKCMU_MIF_NOCP_USER, cmucal_MIF0_MUX_CLKCMU_MIF_NOCP_USER_parents, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF1
    CLK_MUX(MIF1_CMU_MIF_CLKOUT0, cmucal_MIF1_CMU_MIF_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MIF_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MIF1_MUX_MIF_CMUREF, cmucal_MIF1_MUX_MIF_CMUREF_parents, MUX_MIF_CMUREF__SELECT, MUX_MIF_CMUREF__BUSY, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF1_CLKMUX_MIF_DDRPHY2X, cmucal_MIF1_CLKMUX_MIF_DDRPHY2X_parents, CLKMUX_MIF_DDRPHY2X__MUX_SEL, CLKMUX_MIF_DDRPHY2X__MUX_BUSY, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF1_MUX_CLKCMU_MIF_NOCP_USER, cmucal_MIF1_MUX_CLKCMU_MIF_NOCP_USER_parents, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF2
    CLK_MUX(MIF2_CMU_MIF_CLKOUT0, cmucal_MIF2_CMU_MIF_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MIF_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MIF2_MUX_MIF_CMUREF, cmucal_MIF2_MUX_MIF_CMUREF_parents, MUX_MIF_CMUREF__SELECT, MUX_MIF_CMUREF__BUSY, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF2_CLKMUX_MIF_DDRPHY2X, cmucal_MIF2_CLKMUX_MIF_DDRPHY2X_parents, CLKMUX_MIF_DDRPHY2X__MUX_SEL, CLKMUX_MIF_DDRPHY2X__MUX_BUSY, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF2_MUX_CLKCMU_MIF_NOCP_USER, cmucal_MIF2_MUX_CLKCMU_MIF_NOCP_USER_parents, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF3
    CLK_MUX(MIF3_CMU_MIF_CLKOUT0, cmucal_MIF3_CMU_MIF_CLKOUT0_parents, EMPTY_CAL_ID, CMU_MIF_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(MIF3_MUX_MIF_CMUREF, cmucal_MIF3_MUX_MIF_CMUREF_parents, MUX_MIF_CMUREF__SELECT, MUX_MIF_CMUREF__BUSY, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF3_CLKMUX_MIF_DDRPHY2X, cmucal_MIF3_CLKMUX_MIF_DDRPHY2X_parents, CLKMUX_MIF_DDRPHY2X__MUX_SEL, CLKMUX_MIF_DDRPHY2X__MUX_BUSY, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF3_MUX_CLKCMU_MIF_NOCP_USER, cmucal_MIF3_MUX_CLKCMU_MIF_NOCP_USER_parents, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
    CLK_MUX(NOCL0_CMU_NOCL0_CLKOUT0, cmucal_NOCL0_CMU_NOCL0_CLKOUT0_parents, EMPTY_CAL_ID, CMU_NOCL0_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(NOCL0_MUX_CLK_NOCL0_BOOST, cmucal_NOCL0_MUX_CLK_NOCL0_BOOST_parents, MUX_CLK_NOCL0_BOOST__SELECT, MUX_CLK_NOCL0_BOOST__BUSY, MUX_CLK_NOCL0_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, cmucal_NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER_parents, MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER__MUX_SEL, MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER__MUX_BUSY, MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, cmucal_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER_parents, MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// NOCL1A_NOCL1A
    CLK_MUX(NOCL1A_CMU_NOCL1A_CLKOUT0, cmucal_NOCL1A_CMU_NOCL1A_CLKOUT0_parents, EMPTY_CAL_ID, CMU_NOCL1A_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, cmucal_NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER_parents, MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// NOCL1B_NOCL1B
    CLK_MUX(NOCL1B_CMU_NOCL1B_CLKOUT0, cmucal_NOCL1B_CMU_NOCL1B_CLKOUT0_parents, EMPTY_CAL_ID, CMU_NOCL1B_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(NOCL1B_MUX_CLK_NOCL1B_BOOST, cmucal_NOCL1B_MUX_CLK_NOCL1B_BOOST_parents, MUX_CLK_NOCL1B_BOOST__SELECT, MUX_CLK_NOCL1B_BOOST__BUSY, MUX_CLK_NOCL1B_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL1B_MUX_CLKCMU_NOCL1B_NOC0_USER, cmucal_NOCL1B_MUX_CLKCMU_NOCL1B_NOC0_USER_parents, MUX_CLKCMU_NOCL1B_NOC0_USER__MUX_SEL, MUX_CLKCMU_NOCL1B_NOC0_USER__MUX_BUSY, MUX_CLKCMU_NOCL1B_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING),
// NOCL2A_NOCL2A
    CLK_MUX(NOCL2A_CMU_NOCL2A_CLKOUT0, cmucal_NOCL2A_CMU_NOCL2A_CLKOUT0_parents, EMPTY_CAL_ID, CMU_NOCL2A_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_AOCCSIS_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_AOCCSIS_NOC_parents, MUX_CLKNOCL2A_AOCCSIS_NOC__SELECT, MUX_CLKNOCL2A_AOCCSIS_NOC__BUSY, MUX_CLKNOCL2A_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_BRP_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_BRP_NOC_parents, MUX_CLKNOCL2A_BRP_NOC__SELECT, MUX_CLKNOCL2A_BRP_NOC__BUSY, MUX_CLKNOCL2A_BRP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_CSTAT_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_CSTAT_NOC_parents, MUX_CLKNOCL2A_CSTAT_NOC__SELECT, MUX_CLKNOCL2A_CSTAT_NOC__BUSY, MUX_CLKNOCL2A_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_DLFE_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_DLFE_NOC_parents, MUX_CLKNOCL2A_DLFE_NOC__SELECT, MUX_CLKNOCL2A_DLFE_NOC__BUSY, MUX_CLKNOCL2A_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_DLNE_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_DLNE_NOC_parents, MUX_CLKNOCL2A_DLNE_NOC__SELECT, MUX_CLKNOCL2A_DLNE_NOC__BUSY, MUX_CLKNOCL2A_DLNE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_MCFP_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_MCFP_NOC_parents, MUX_CLKNOCL2A_MCFP_NOC__SELECT, MUX_CLKNOCL2A_MCFP_NOC__BUSY, MUX_CLKNOCL2A_MCFP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_MCSC_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_MCSC_NOC_parents, MUX_CLKNOCL2A_MCSC_NOC__SELECT, MUX_CLKNOCL2A_MCSC_NOC__BUSY, MUX_CLKNOCL2A_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_MCSC_SHRP, cmucal_NOCL2A_MUX_CLKNOCL2A_MCSC_SHRP_parents, MUX_CLKNOCL2A_MCSC_SHRP__SELECT, MUX_CLKNOCL2A_MCSC_SHRP__BUSY, MUX_CLKNOCL2A_MCSC_SHRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_RGBP_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_RGBP_NOC_parents, MUX_CLKNOCL2A_RGBP_NOC__SELECT, MUX_CLKNOCL2A_RGBP_NOC__BUSY, MUX_CLKNOCL2A_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKNOCL2A_YUVP_NOC, cmucal_NOCL2A_MUX_CLKNOCL2A_YUVP_NOC_parents, MUX_CLKNOCL2A_YUVP_NOC__SELECT, MUX_CLKNOCL2A_YUVP_NOC__BUSY, MUX_CLKNOCL2A_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER, cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM0_USER_parents, MUX_CLKCMU_NOCL2A_CAM0_USER__MUX_SEL, MUX_CLKCMU_NOCL2A_CAM0_USER__MUX_BUSY, MUX_CLKCMU_NOCL2A_CAM0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER, cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM1_USER_parents, MUX_CLKCMU_NOCL2A_CAM1_USER__MUX_SEL, MUX_CLKCMU_NOCL2A_CAM1_USER__MUX_BUSY, MUX_CLKCMU_NOCL2A_CAM1_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER, cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM2_USER_parents, MUX_CLKCMU_NOCL2A_CAM2_USER__MUX_SEL, MUX_CLKCMU_NOCL2A_CAM2_USER__MUX_BUSY, MUX_CLKCMU_NOCL2A_CAM2_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER, cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_CAM3_USER_parents, MUX_CLKCMU_NOCL2A_CAM3_USER__MUX_SEL, MUX_CLKCMU_NOCL2A_CAM3_USER__MUX_BUSY, MUX_CLKCMU_NOCL2A_CAM3_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, cmucal_NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER_parents, MUX_CLKCMU_NOCL2A_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL2A_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL2A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// NPUMEM_NPUMEM
    CLK_MUX(NPUMEM_CMU_NPUMEM_CLKOUT0, cmucal_NPUMEM_CMU_NPUMEM_CLKOUT0_parents, EMPTY_CAL_ID, CMU_NPUMEM_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER, cmucal_NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER_parents, MUX_CLKCMU_NPUMEM_NOC_USER__MUX_SEL, MUX_CLKCMU_NPUMEM_NOC_USER__MUX_BUSY, MUX_CLKCMU_NPUMEM_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// PERIC0_PERIC0
    CLK_MUX(PERIC0_CMU_PERIC0_CLKOUT0, cmucal_PERIC0_CMU_PERIC0_CLKOUT0_parents, EMPTY_CAL_ID, CMU_PERIC0_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(PERIC0_MUX_CLK_PERIC0_DBG_UART, cmucal_PERIC0_MUX_CLK_PERIC0_DBG_UART_parents, MUX_CLK_PERIC0_DBG_UART__SELECT, MUX_CLK_PERIC0_DBG_UART__BUSY, MUX_CLK_PERIC0_DBG_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC0_MUX_CLK_PERIC0_I2C, cmucal_PERIC0_MUX_CLK_PERIC0_I2C_parents, MUX_CLK_PERIC0_I2C__SELECT, MUX_CLK_PERIC0_I2C__BUSY, MUX_CLK_PERIC0_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC0_MUX_CLK_PERIC0_USI04, cmucal_PERIC0_MUX_CLK_PERIC0_USI04_parents, MUX_CLK_PERIC0_USI04__SELECT, MUX_CLK_PERIC0_USI04__BUSY, MUX_CLK_PERIC0_USI04__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC0_MUX_CLKCMU_PERIC0_IP0_USER, cmucal_PERIC0_MUX_CLKCMU_PERIC0_IP0_USER_parents, MUX_CLKCMU_PERIC0_IP0_USER__MUX_SEL, MUX_CLKCMU_PERIC0_IP0_USER__MUX_BUSY, MUX_CLKCMU_PERIC0_IP0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC0_MUX_CLKCMU_PERIC0_IP1_USER, cmucal_PERIC0_MUX_CLKCMU_PERIC0_IP1_USER_parents, MUX_CLKCMU_PERIC0_IP1_USER__MUX_SEL, MUX_CLKCMU_PERIC0_IP1_USER__MUX_BUSY, MUX_CLKCMU_PERIC0_IP1_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, cmucal_PERIC0_MUX_CLKCMU_PERIC0_NOC_USER_parents, MUX_CLKCMU_PERIC0_NOC_USER__MUX_SEL, MUX_CLKCMU_PERIC0_NOC_USER__MUX_BUSY, MUX_CLKCMU_PERIC0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// PERIC1_PERIC1
    CLK_MUX(PERIC1_CMU_PERIC1_CLKOUT0, cmucal_PERIC1_CMU_PERIC1_CLKOUT0_parents, EMPTY_CAL_ID, CMU_PERIC1_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_I2C, cmucal_PERIC1_MUX_CLK_PERIC1_I2C_parents, MUX_CLK_PERIC1_I2C__SELECT, MUX_CLK_PERIC1_I2C__BUSY, MUX_CLK_PERIC1_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL, cmucal_PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL_parents, MUX_CLK_PERIC1_SPI_MS_CTRL__SELECT, MUX_CLK_PERIC1_SPI_MS_CTRL__BUSY, MUX_CLK_PERIC1_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_UART_BT, cmucal_PERIC1_MUX_CLK_PERIC1_UART_BT_parents, MUX_CLK_PERIC1_UART_BT__SELECT, MUX_CLK_PERIC1_UART_BT__BUSY, MUX_CLK_PERIC1_UART_BT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_USI07, cmucal_PERIC1_MUX_CLK_PERIC1_USI07_parents, MUX_CLK_PERIC1_USI07__SELECT, MUX_CLK_PERIC1_USI07__BUSY, MUX_CLK_PERIC1_USI07__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C, cmucal_PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C_parents, MUX_CLK_PERIC1_USI07_SPI_I2C__SELECT, MUX_CLK_PERIC1_USI07_SPI_I2C__BUSY, MUX_CLK_PERIC1_USI07_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_USI08, cmucal_PERIC1_MUX_CLK_PERIC1_USI08_parents, MUX_CLK_PERIC1_USI08__SELECT, MUX_CLK_PERIC1_USI08__BUSY, MUX_CLK_PERIC1_USI08__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C, cmucal_PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C_parents, MUX_CLK_PERIC1_USI08_SPI_I2C__SELECT, MUX_CLK_PERIC1_USI08_SPI_I2C__BUSY, MUX_CLK_PERIC1_USI08_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_USI09, cmucal_PERIC1_MUX_CLK_PERIC1_USI09_parents, MUX_CLK_PERIC1_USI09__SELECT, MUX_CLK_PERIC1_USI09__BUSY, MUX_CLK_PERIC1_USI09__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLK_PERIC1_USI10, cmucal_PERIC1_MUX_CLK_PERIC1_USI10_parents, MUX_CLK_PERIC1_USI10__SELECT, MUX_CLK_PERIC1_USI10__BUSY, MUX_CLK_PERIC1_USI10__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLKCMU_PERIC1_IP0_USER, cmucal_PERIC1_MUX_CLKCMU_PERIC1_IP0_USER_parents, MUX_CLKCMU_PERIC1_IP0_USER__MUX_SEL, MUX_CLKCMU_PERIC1_IP0_USER__MUX_BUSY, MUX_CLKCMU_PERIC1_IP0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLKCMU_PERIC1_IP1_USER, cmucal_PERIC1_MUX_CLKCMU_PERIC1_IP1_USER_parents, MUX_CLKCMU_PERIC1_IP1_USER__MUX_SEL, MUX_CLKCMU_PERIC1_IP1_USER__MUX_BUSY, MUX_CLKCMU_PERIC1_IP1_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, cmucal_PERIC1_MUX_CLKCMU_PERIC1_NOC_USER_parents, MUX_CLKCMU_PERIC1_NOC_USER__MUX_SEL, MUX_CLKCMU_PERIC1_NOC_USER__MUX_BUSY, MUX_CLKCMU_PERIC1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// PERIC2_PERIC2
    CLK_MUX(PERIC2_CMU_PERIC2_CLKOUT0, cmucal_PERIC2_CMU_PERIC2_CLKOUT0_parents, EMPTY_CAL_ID, CMU_PERIC2_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_I2C, cmucal_PERIC2_MUX_CLK_PERIC2_I2C_parents, MUX_CLK_PERIC2_I2C__SELECT, MUX_CLK_PERIC2_I2C__BUSY, MUX_CLK_PERIC2_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL, cmucal_PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL_parents, MUX_CLK_PERIC2_SPI_MS_CTRL__SELECT, MUX_CLK_PERIC2_SPI_MS_CTRL__BUSY, MUX_CLK_PERIC2_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI00, cmucal_PERIC2_MUX_CLK_PERIC2_USI00_parents, MUX_CLK_PERIC2_USI00__SELECT, MUX_CLK_PERIC2_USI00__BUSY, MUX_CLK_PERIC2_USI00__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C, cmucal_PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C_parents, MUX_CLK_PERIC2_USI00_SPI_I2C__SELECT, MUX_CLK_PERIC2_USI00_SPI_I2C__BUSY, MUX_CLK_PERIC2_USI00_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI01, cmucal_PERIC2_MUX_CLK_PERIC2_USI01_parents, MUX_CLK_PERIC2_USI01__SELECT, MUX_CLK_PERIC2_USI01__BUSY, MUX_CLK_PERIC2_USI01__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C, cmucal_PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C_parents, MUX_CLK_PERIC2_USI01_SPI_I2C__SELECT, MUX_CLK_PERIC2_USI01_SPI_I2C__BUSY, MUX_CLK_PERIC2_USI01_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI02, cmucal_PERIC2_MUX_CLK_PERIC2_USI02_parents, MUX_CLK_PERIC2_USI02__SELECT, MUX_CLK_PERIC2_USI02__BUSY, MUX_CLK_PERIC2_USI02__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI03, cmucal_PERIC2_MUX_CLK_PERIC2_USI03_parents, MUX_CLK_PERIC2_USI03__SELECT, MUX_CLK_PERIC2_USI03__BUSY, MUX_CLK_PERIC2_USI03__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI05, cmucal_PERIC2_MUX_CLK_PERIC2_USI05_parents, MUX_CLK_PERIC2_USI05__SELECT, MUX_CLK_PERIC2_USI05__BUSY, MUX_CLK_PERIC2_USI05__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI06, cmucal_PERIC2_MUX_CLK_PERIC2_USI06_parents, MUX_CLK_PERIC2_USI06__SELECT, MUX_CLK_PERIC2_USI06__BUSY, MUX_CLK_PERIC2_USI06__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLK_PERIC2_USI11, cmucal_PERIC2_MUX_CLK_PERIC2_USI11_parents, MUX_CLK_PERIC2_USI11__SELECT, MUX_CLK_PERIC2_USI11__BUSY, MUX_CLK_PERIC2_USI11__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLKCMU_PERIC2_IP0_USER, cmucal_PERIC2_MUX_CLKCMU_PERIC2_IP0_USER_parents, MUX_CLKCMU_PERIC2_IP0_USER__MUX_SEL, MUX_CLKCMU_PERIC2_IP0_USER__MUX_BUSY, MUX_CLKCMU_PERIC2_IP0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLKCMU_PERIC2_IP1_USER, cmucal_PERIC2_MUX_CLKCMU_PERIC2_IP1_USER_parents, MUX_CLKCMU_PERIC2_IP1_USER__MUX_SEL, MUX_CLKCMU_PERIC2_IP1_USER__MUX_BUSY, MUX_CLKCMU_PERIC2_IP1_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, cmucal_PERIC2_MUX_CLKCMU_PERIC2_NOC_USER_parents, MUX_CLKCMU_PERIC2_NOC_USER__MUX_SEL, MUX_CLKCMU_PERIC2_NOC_USER__MUX_BUSY, MUX_CLKCMU_PERIC2_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// PERIS_PERIS
    CLK_MUX(PERIS_CMU_PERIS_CLKOUT0, cmucal_PERIS_CMU_PERIS_CLKOUT0_parents, EMPTY_CAL_ID, CMU_PERIS_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(PERIS_MUX_CLK_PERIS_GIC, cmucal_PERIS_MUX_CLK_PERIS_GIC_parents, MUX_CLK_PERIS_GIC__SELECT, MUX_CLK_PERIS_GIC__BUSY, MUX_CLK_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLK_PERIS_TMU0, cmucal_PERIS_MUX_CLK_PERIS_TMU0_parents, MUX_CLK_PERIS_TMU0__SELECT, MUX_CLK_PERIS_TMU0__BUSY, MUX_CLK_PERIS_TMU0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLK_PERIS_TMU1, cmucal_PERIS_MUX_CLK_PERIS_TMU1_parents, MUX_CLK_PERIS_TMU1__SELECT, MUX_CLK_PERIS_TMU1__BUSY, MUX_CLK_PERIS_TMU1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLK_PERIS_TMU2, cmucal_PERIS_MUX_CLK_PERIS_TMU2_parents, MUX_CLK_PERIS_TMU2__SELECT, MUX_CLK_PERIS_TMU2__BUSY, MUX_CLK_PERIS_TMU2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLK_PERIS_TMU3, cmucal_PERIS_MUX_CLK_PERIS_TMU3_parents, MUX_CLK_PERIS_TMU3__SELECT, MUX_CLK_PERIS_TMU3__BUSY, MUX_CLK_PERIS_TMU3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLKCMU_PERIS_NOC_USER, cmucal_PERIS_MUX_CLKCMU_PERIS_NOC_USER_parents, MUX_CLKCMU_PERIS_NOC_USER__MUX_SEL, MUX_CLKCMU_PERIS_NOC_USER__MUX_BUSY, MUX_CLKCMU_PERIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLKCMU_PERIS_TMU_USER, cmucal_PERIS_MUX_CLKCMU_PERIS_TMU_USER_parents, MUX_CLKCMU_PERIS_TMU_USER__MUX_SEL, MUX_CLKCMU_PERIS_TMU_USER__MUX_BUSY, MUX_CLKCMU_PERIS_TMU_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLK_PERIS_GIC_USER, cmucal_PERIS_MUX_CLK_PERIS_GIC_USER_parents, MUX_CLK_PERIS_GIC_USER__MUX_SEL, MUX_CLK_PERIS_GIC_USER__MUX_BUSY, MUX_CLK_PERIS_GIC_USER__ENABLE_AUTOMATIC_CLKGATING),
// RGBP_RGBP
    CLK_MUX(RGBP_CMU_RGBP_CLKOUT0, cmucal_RGBP_CMU_RGBP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_RGBP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(RGBP_MUX_CLKCMU_RGBP_NOC_USER, cmucal_RGBP_MUX_CLKCMU_RGBP_NOC_USER_parents, MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL, MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY, MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// S2D_S2D
    CLK_MUX(S2D_MUX_CLK_S2D_CORE, cmucal_S2D_MUX_CLK_S2D_CORE_parents, MUX_CLK_S2D_CORE__SELECT, MUX_CLK_S2D_CORE__BUSY, MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(S2D_CLKMUX_MIF_DDRPHY2X_S2D, cmucal_S2D_CLKMUX_MIF_DDRPHY2X_S2D_parents, CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL, CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY, CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING),
// SDMA_SDMA
    CLK_MUX(SDMA_CMU_SDMA_CLKOUT0, cmucal_SDMA_CMU_SDMA_CLKOUT0_parents, EMPTY_CAL_ID, CMU_SDMA_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(SDMA_MUX_CLKCMU_SDMA_NOC_USER, cmucal_SDMA_MUX_CLKCMU_SDMA_NOC_USER_parents, MUX_CLKCMU_SDMA_NOC_USER__MUX_SEL, MUX_CLKCMU_SDMA_NOC_USER__MUX_BUSY, MUX_CLKCMU_SDMA_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// SNPU_SNPU0
    CLK_MUX(SNPU0_CMU_SNPU_CLKOUT0, cmucal_SNPU0_CMU_SNPU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_SNPU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(SNPU0_MUX_CLKCMU_SNPU_NOC_USER, cmucal_SNPU0_MUX_CLKCMU_SNPU_NOC_USER_parents, MUX_CLKCMU_SNPU_NOC_USER__MUX_SEL, MUX_CLKCMU_SNPU_NOC_USER__MUX_BUSY, MUX_CLKCMU_SNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// SNPU_SNPU1
    CLK_MUX(SNPU1_CMU_SNPU_CLKOUT0, cmucal_SNPU1_CMU_SNPU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_SNPU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(SNPU1_MUX_CLKCMU_SNPU_NOC_USER, cmucal_SNPU1_MUX_CLKCMU_SNPU_NOC_USER_parents, MUX_CLKCMU_SNPU_NOC_USER__MUX_SEL, MUX_CLKCMU_SNPU_NOC_USER__MUX_BUSY, MUX_CLKCMU_SNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// SSP_SSP
    CLK_MUX(SSP_CMU_SSP_CLKOUT0, cmucal_SSP_CMU_SSP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_SSP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(SSP_MUX_CLKCMU_SSP_NOC_USER, cmucal_SSP_MUX_CLKCMU_SSP_NOC_USER_parents, MUX_CLKCMU_SSP_NOC_USER__MUX_SEL, MUX_CLKCMU_SSP_NOC_USER__MUX_BUSY, MUX_CLKCMU_SSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// STRONG_STRONG
    CLK_MUX(STRONG_CMU_STRONG_CLKOUT0, cmucal_STRONG_CMU_STRONG_CLKOUT0_parents, EMPTY_CAL_ID, CMU_STRONG_CLKOUT0__BUSY, EMPTY_CAL_ID),
// UFD_UFD
    CLK_MUX(UFD_CMU_UFD_CLKOUT0, cmucal_UFD_CMU_UFD_CLKOUT0_parents, EMPTY_CAL_ID, CMU_UFD_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(UFD_MUX_CLK_UFD_I2C, cmucal_UFD_MUX_CLK_UFD_I2C_parents, MUX_CLK_UFD_I2C__SELECT, MUX_CLK_UFD_I2C__BUSY, MUX_CLK_UFD_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(UFD_MUX_CLKALIVE_UFD_NOC_USER, cmucal_UFD_MUX_CLKALIVE_UFD_NOC_USER_parents, MUX_CLKALIVE_UFD_NOC_USER__MUX_SEL, MUX_CLKALIVE_UFD_NOC_USER__MUX_BUSY, MUX_CLKALIVE_UFD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// UFS_UFS
    CLK_MUX(UFS_CMU_UFS_CLKOUT0, cmucal_UFS_CMU_UFS_CLKOUT0_parents, EMPTY_CAL_ID, CMU_UFS_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(UFS_MUX_CLKCMU_MMC_CARD_USER, cmucal_UFS_MUX_CLKCMU_MMC_CARD_USER_parents, MUX_CLKCMU_MMC_CARD_USER__MUX_SEL, MUX_CLKCMU_MMC_CARD_USER__MUX_BUSY, MUX_CLKCMU_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(UFS_MUX_CLKCMU_UFS_NOC_USER, cmucal_UFS_MUX_CLKCMU_UFS_NOC_USER_parents, MUX_CLKCMU_UFS_NOC_USER__MUX_SEL, MUX_CLKCMU_UFS_NOC_USER__MUX_BUSY, MUX_CLKCMU_UFS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER, cmucal_UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER_parents, MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_SEL, MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_BUSY, MUX_CLKCMU_UFS_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING),
// UNPU_UNPU
    CLK_MUX(UNPU_CMU_UNPU_CLKOUT0, cmucal_UNPU_CMU_UNPU_CLKOUT0_parents, EMPTY_CAL_ID, CMU_UNPU_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(UNPU_MUX_CLKALIVE_UNPU_NOC_USER, cmucal_UNPU_MUX_CLKALIVE_UNPU_NOC_USER_parents, MUX_CLKALIVE_UNPU_NOC_USER__MUX_SEL, MUX_CLKALIVE_UNPU_NOC_USER__MUX_BUSY, MUX_CLKALIVE_UNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// VTS_VTS
    CLK_MUX(VTS_CMU_VTS_CLKOUT0, cmucal_VTS_CMU_VTS_CLKOUT0_parents, EMPTY_CAL_ID, CMU_VTS_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(VTS_MUX_CLK_VTS_DMIC, cmucal_VTS_MUX_CLK_VTS_DMIC_parents, MUX_CLK_VTS_DMIC__SELECT, MUX_CLK_VTS_DMIC__BUSY, MUX_CLK_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLK_VTS_NOC, cmucal_VTS_MUX_CLK_VTS_NOC_parents, MUX_CLK_VTS_NOC__SELECT, MUX_CLK_VTS_NOC__BUSY, MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLKCHUBVTS_VTS_NOC_USER, cmucal_VTS_MUX_CLKCHUBVTS_VTS_NOC_USER_parents, MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_SEL, MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_BUSY, MUX_CLKCHUBVTS_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLKCHUBVTS_VTS_RCO_USER, cmucal_VTS_MUX_CLKCHUBVTS_VTS_RCO_USER_parents, MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_SEL, MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_BUSY, MUX_CLKCHUBVTS_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLKCMU_VTS_DMIC_USER, cmucal_VTS_MUX_CLKCMU_VTS_DMIC_USER_parents, MUX_CLKCMU_VTS_DMIC_USER__MUX_SEL, MUX_CLKCMU_VTS_DMIC_USER__MUX_BUSY, MUX_CLKCMU_VTS_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING),
// YUVP_YUVP
    CLK_MUX(YUVP_CMU_YUVP_CLKOUT0, cmucal_YUVP_CMU_YUVP_CLKOUT0_parents, EMPTY_CAL_ID, CMU_YUVP_CLKOUT0__BUSY, EMPTY_CAL_ID),
    CLK_MUX(YUVP_MUX_CLKCMU_YUVP_NOC_USER, cmucal_YUVP_MUX_CLKCMU_YUVP_NOC_USER_parents, MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL, MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY, MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_mux_size = ARRAY_SIZE(cmucal_mux_list);

/******************************** DIV ********************************/
struct cmucal_div cmucal_div_list[] = {
// S5E9945
// TOP_TOP
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK0, TOP_GATE_CLKCMU_CIS_CLK0, DIV_CLKCMU_CIS_CLK0__DIVRATIO, DIV_CLKCMU_CIS_CLK0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK1, TOP_GATE_CLKCMU_CIS_CLK1, DIV_CLKCMU_CIS_CLK1__DIVRATIO, DIV_CLKCMU_CIS_CLK1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK2, TOP_GATE_CLKCMU_CIS_CLK2, DIV_CLKCMU_CIS_CLK2__DIVRATIO, DIV_CLKCMU_CIS_CLK2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK3, TOP_GATE_CLKCMU_CIS_CLK3, DIV_CLKCMU_CIS_CLK3__DIVRATIO, DIV_CLKCMU_CIS_CLK3__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK4, TOP_GATE_CLKCMU_CIS_CLK4, DIV_CLKCMU_CIS_CLK4__DIVRATIO, DIV_CLKCMU_CIS_CLK4__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK5, TOP_GATE_CLKCMU_CIS_CLK5, DIV_CLKCMU_CIS_CLK5__DIVRATIO, DIV_CLKCMU_CIS_CLK5__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK6, TOP_GATE_CLKCMU_CIS_CLK6, DIV_CLKCMU_CIS_CLK6__DIVRATIO, DIV_CLKCMU_CIS_CLK6__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_ALIVE_NOC, TOP_GATE_CLKCMU_ALIVE_NOC, DIV_CLKCMU_ALIVE_NOC__DIVRATIO, DIV_CLKCMU_ALIVE_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_AOCCSIS_DCPHY, TOP_GATE_CLKCMU_AOCCSIS_DCPHY, DIV_CLKCMU_AOCCSIS_DCPHY__DIVRATIO, DIV_CLKCMU_AOCCSIS_DCPHY__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_AOCCSIS_OIS_MCU, TOP_GATE_CLKCMU_AOCCSIS_OIS_MCU, DIV_CLKCMU_AOCCSIS_OIS_MCU__DIVRATIO, DIV_CLKCMU_AOCCSIS_OIS_MCU__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_AUD_AUDIF0, TOP_GATE_CLKCMU_AUD_AUDIF0, DIV_CLKCMU_AUD_AUDIF0__DIVRATIO, DIV_CLKCMU_AUD_AUDIF0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_AUD_AUDIF1, TOP_GATE_CLKCMU_AUD_AUDIF1, DIV_CLKCMU_AUD_AUDIF1__DIVRATIO, DIV_CLKCMU_AUD_AUDIF1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_AUD_CPU, TOP_GATE_CLKCMU_AUD_CPU, DIV_CLKCMU_AUD_CPU__DIVRATIO, DIV_CLKCMU_AUD_CPU__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_AUD_NOC, TOP_GATE_CLKCMU_AUD_NOC, DIV_CLKCMU_AUD_NOC__DIVRATIO, DIV_CLKCMU_AUD_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CMU_BOOST, TOP_GATE_CLKCMU_CMU_BOOST, DIV_CLKCMU_CMU_BOOST__DIVRATIO, DIV_CLKCMU_CMU_BOOST__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_MIF_BOOST, TOP_GATE_CLKCMU_MIF_BOOST, DIV_CLKCMU_MIF_BOOST__DIVRATIO, DIV_CLKCMU_MIF_BOOST__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_DBG_NOC, TOP_GATE_CLKCMU_CPUCL0_DBG_NOC, DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO, DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_HTU, TOP_GATE_CLKCMU_CPUCL0_HTU, DIV_CLKCMU_CPUCL0_HTU__DIVRATIO, DIV_CLKCMU_CPUCL0_HTU__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_NOCP, TOP_GATE_CLKCMU_CPUCL0_NOCP, DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO, DIV_CLKCMU_CPUCL0_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_SWITCH, TOP_GATE_CLKCMU_CPUCL0_SWITCH, DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL0_SWITCH__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL1H_SWITCH, TOP_GATE_CLKCMU_CPUCL1H_SWITCH, DIV_CLKCMU_CPUCL1H_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL1H_SWITCH__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL1L_SWITCH, TOP_GATE_CLKCMU_CPUCL1L_SWITCH, DIV_CLKCMU_CPUCL1L_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL1L_SWITCH__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL2_SWITCH, TOP_GATE_CLKCMU_CPUCL2_SWITCH, DIV_CLKCMU_CPUCL2_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL2_SWITCH__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DNC_NOC, TOP_GATE_CLKCMU_DNC_NOC, DIV_CLKCMU_DNC_NOC__DIVRATIO, DIV_CLKCMU_DNC_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DPUB_NOC_A0, TOP_GATE_CLKCMU_DPUB_NOC_A0, DIV_CLKCMU_DPUB_NOC_A0__DIVRATIO, DIV_CLKCMU_DPUB_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DPUB_NOC_A1, TOP_GATE_CLKCMU_DPUB_NOC_A1, DIV_CLKCMU_DPUB_NOC_A1__DIVRATIO, DIV_CLKCMU_DPUB_NOC_A1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DPUF_NOC_A0, TOP_GATE_CLKCMU_DPUF_NOC_A0, DIV_CLKCMU_DPUF_NOC_A0__DIVRATIO, DIV_CLKCMU_DPUF_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DPUF_NOC_A1, TOP_GATE_CLKCMU_DPUF_NOC_A1, DIV_CLKCMU_DPUF_NOC_A1__DIVRATIO, DIV_CLKCMU_DPUF_NOC_A1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DSP_NOC_A0, TOP_GATE_CLKCMU_DSP_NOC_A0, DIV_CLKCMU_DSP_NOC_A0__DIVRATIO, DIV_CLKCMU_DSP_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_DSU_SWITCH, TOP_GATE_CLKCMU_DSU_SWITCH, DIV_CLKCMU_DSU_SWITCH__DIVRATIO, DIV_CLKCMU_DSU_SWITCH__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_G3D_NOCP, TOP_GATE_CLKCMU_G3D_NOCP, DIV_CLKCMU_G3D_NOCP__DIVRATIO, DIV_CLKCMU_G3D_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_G3D_SWITCH, TOP_GATE_CLKCMU_G3D_SWITCH, DIV_CLKCMU_G3D_SWITCH__DIVRATIO, DIV_CLKCMU_G3D_SWITCH__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_GNPU1_NOC_A0, TOP_GATE_CLKCMU_GNPU1_NOC_A0, DIV_CLKCMU_GNPU1_NOC_A0__DIVRATIO, DIV_CLKCMU_GNPU1_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_GNPU1_XMAA_A0, TOP_GATE_CLKCMU_GNPU1_XMAA_A0, DIV_CLKCMU_GNPU1_XMAA_A0__DIVRATIO, DIV_CLKCMU_GNPU1_XMAA_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_GNPU_NOC_A0, TOP_GATE_CLKCMU_GNPU_NOC_A0, DIV_CLKCMU_GNPU_NOC_A0__DIVRATIO, DIV_CLKCMU_GNPU_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_GNPU_XMAA_A0, TOP_GATE_CLKCMU_GNPU_XMAA_A0, DIV_CLKCMU_GNPU_XMAA_A0__DIVRATIO, DIV_CLKCMU_GNPU_XMAA_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NPUMEM_NOC, TOP_GATE_CLKCMU_NPUMEM_NOC, DIV_CLKCMU_NPUMEM_NOC__DIVRATIO, DIV_CLKCMU_NPUMEM_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_SNPU0_NOC_A0, TOP_GATE_CLKCMU_SNPU0_NOC_A0, DIV_CLKCMU_SNPU0_NOC_A0__DIVRATIO, DIV_CLKCMU_SNPU0_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_SNPU1_NOC_A0, TOP_GATE_CLKCMU_SNPU1_NOC_A0, DIV_CLKCMU_SNPU1_NOC_A0__DIVRATIO, DIV_CLKCMU_SNPU1_NOC_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_HSI0_DPGTC, TOP_GATE_CLKCMU_HSI0_DPGTC, DIV_CLKCMU_HSI0_DPGTC__DIVRATIO, DIV_CLKCMU_HSI0_DPGTC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_HSI0_DPOSC, TOP_GATE_CLKCMU_HSI0_DPOSC, DIV_CLKCMU_HSI0_DPOSC__DIVRATIO, DIV_CLKCMU_HSI0_DPOSC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_HSI0_NOC, TOP_GATE_CLKCMU_HSI0_NOC, DIV_CLKCMU_HSI0_NOC__DIVRATIO, DIV_CLKCMU_HSI0_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_HSI0_USB32DRD, TOP_GATE_CLKCMU_HSI0_USB32DRD, DIV_CLKCMU_HSI0_USB32DRD__DIVRATIO, DIV_CLKCMU_HSI0_USB32DRD__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_HSI1_NOC, TOP_GATE_CLKCMU_HSI1_NOC, DIV_CLKCMU_HSI1_NOC__DIVRATIO, DIV_CLKCMU_HSI1_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_HSI1_NOC_PCIE, TOP_GATE_CLKCMU_HSI1_NOC_PCIE, DIV_CLKCMU_HSI1_NOC_PCIE__DIVRATIO, DIV_CLKCMU_HSI1_NOC_PCIE__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_ICPU_NOC0_A0, TOP_GATE_CLKCMU_ICPU_NOC0_A0, DIV_CLKCMU_ICPU_NOC0_A0__DIVRATIO, DIV_CLKCMU_ICPU_NOC0_A0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_ICPU_NOC1, TOP_GATE_CLKCMU_ICPU_NOC1, DIV_CLKCMU_ICPU_NOC1__DIVRATIO, DIV_CLKCMU_ICPU_NOC1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_LME_NOC, TOP_GATE_CLKCMU_LME_NOC, DIV_CLKCMU_LME_NOC__DIVRATIO, DIV_CLKCMU_LME_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_M2M_JPEG, TOP_GATE_CLKCMU_M2M_JPEG, DIV_CLKCMU_M2M_JPEG__DIVRATIO, DIV_CLKCMU_M2M_JPEG__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_M2M_JSQZ, TOP_GATE_CLKCMU_M2M_JSQZ, DIV_CLKCMU_M2M_JSQZ__DIVRATIO, DIV_CLKCMU_M2M_JSQZ__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_M2M_NOC, TOP_GATE_CLKCMU_M2M_NOC, DIV_CLKCMU_M2M_NOC__DIVRATIO, DIV_CLKCMU_M2M_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_MFC_MFC, TOP_GATE_CLKCMU_MFC_MFC, DIV_CLKCMU_MFC_MFC__DIVRATIO, DIV_CLKCMU_MFC_MFC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_MFC_WFD, TOP_GATE_CLKCMU_MFC_WFD, DIV_CLKCMU_MFC_WFD__DIVRATIO, DIV_CLKCMU_MFC_WFD__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_MFD_MFD, TOP_GATE_CLKCMU_MFD_MFD, DIV_CLKCMU_MFD_MFD__DIVRATIO, DIV_CLKCMU_MFD_MFD__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_MFD_FG, TOP_GATE_CLKCMU_MFD_FG, DIV_CLKCMU_MFD_FG__DIVRATIO, DIV_CLKCMU_MFD_FG__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_MIF_NOCP, TOP_GATE_CLKCMU_MIF_NOCP, DIV_CLKCMU_MIF_NOCP__DIVRATIO, DIV_CLKCMU_MIF_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL0_NOC, TOP_GATE_CLKCMU_NOCL0_NOC, DIV_CLKCMU_NOCL0_NOC__DIVRATIO, DIV_CLKCMU_NOCL0_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL0_NOCD_IF_G3D, TOP_GATE_CLKCMU_NOCL0_NOCD_IF_G3D, DIV_CLKCMU_NOCL0_NOCD_IF_G3D__DIVRATIO, DIV_CLKCMU_NOCL0_NOCD_IF_G3D__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL1A_NOC, TOP_GATE_CLKCMU_NOCL1A_NOC, DIV_CLKCMU_NOCL1A_NOC__DIVRATIO, DIV_CLKCMU_NOCL1A_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL1B_NOC0, TOP_GATE_CLKCMU_NOCL1B_NOC0, DIV_CLKCMU_NOCL1B_NOC0__DIVRATIO, DIV_CLKCMU_NOCL1B_NOC0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL2A_NOC, TOP_GATE_CLKCMU_NOCL2A_NOC, DIV_CLKCMU_NOCL2A_NOC__DIVRATIO, DIV_CLKCMU_NOCL2A_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL2A_CAM0, TOP_GATE_CLKCMU_NOCL2A_CAM0, DIV_CLKCMU_NOCL2A_CAM0__DIVRATIO, DIV_CLKCMU_NOCL2A_CAM0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL2A_CAM1, TOP_GATE_CLKCMU_NOCL2A_CAM1, DIV_CLKCMU_NOCL2A_CAM1__DIVRATIO, DIV_CLKCMU_NOCL2A_CAM1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL2A_CAM2, TOP_GATE_CLKCMU_NOCL2A_CAM2, DIV_CLKCMU_NOCL2A_CAM2__DIVRATIO, DIV_CLKCMU_NOCL2A_CAM2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL2A_CAM3, TOP_GATE_CLKCMU_NOCL2A_CAM3, DIV_CLKCMU_NOCL2A_CAM3__DIVRATIO, DIV_CLKCMU_NOCL2A_CAM3__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC0_IP0, TOP_GATE_CLKCMU_PERIC0_IP0, DIV_CLKCMU_PERIC0_IP0__DIVRATIO, DIV_CLKCMU_PERIC0_IP0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC0_IP1, TOP_GATE_CLKCMU_PERIC0_IP1, DIV_CLKCMU_PERIC0_IP1__DIVRATIO, DIV_CLKCMU_PERIC0_IP1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC0_NOC, TOP_GATE_CLKCMU_PERIC0_NOC, DIV_CLKCMU_PERIC0_NOC__DIVRATIO, DIV_CLKCMU_PERIC0_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC1_IP0, TOP_GATE_CLKCMU_PERIC1_IP0, DIV_CLKCMU_PERIC1_IP0__DIVRATIO, DIV_CLKCMU_PERIC1_IP0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC1_IP1, TOP_GATE_CLKCMU_PERIC1_IP1, DIV_CLKCMU_PERIC1_IP1__DIVRATIO, DIV_CLKCMU_PERIC1_IP1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC1_NOC, TOP_GATE_CLKCMU_PERIC1_NOC, DIV_CLKCMU_PERIC1_NOC__DIVRATIO, DIV_CLKCMU_PERIC1_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC2_IP0, TOP_GATE_CLKCMU_PERIC2_IP0, DIV_CLKCMU_PERIC2_IP0__DIVRATIO, DIV_CLKCMU_PERIC2_IP0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC2_IP1, TOP_GATE_CLKCMU_PERIC2_IP1, DIV_CLKCMU_PERIC2_IP1__DIVRATIO, DIV_CLKCMU_PERIC2_IP1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC2_NOC, TOP_GATE_CLKCMU_PERIC2_NOC, DIV_CLKCMU_PERIC2_NOC__DIVRATIO, DIV_CLKCMU_PERIC2_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIS_GIC, TOP_GATE_CLKCMU_PERIS_GIC, DIV_CLKCMU_PERIS_GIC__DIVRATIO, DIV_CLKCMU_PERIS_GIC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIS_NOC, TOP_GATE_CLKCMU_PERIS_NOC, DIV_CLKCMU_PERIS_NOC__DIVRATIO, DIV_CLKCMU_PERIS_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_PERIS_TMU, TOP_GATE_CLKCMU_PERIS_TMU, DIV_CLKCMU_PERIS_TMU__DIVRATIO, DIV_CLKCMU_PERIS_TMU__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_SDMA_NOC, TOP_GATE_CLKCMU_SDMA_NOC, DIV_CLKCMU_SDMA_NOC__DIVRATIO, DIV_CLKCMU_SDMA_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_SSP_NOC, TOP_GATE_CLKCMU_SSP_NOC, DIV_CLKCMU_SSP_NOC__DIVRATIO, DIV_CLKCMU_SSP_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_UFS_MMC_CARD, TOP_GATE_CLKCMU_UFS_MMC_CARD, DIV_CLKCMU_UFS_MMC_CARD__DIVRATIO, DIV_CLKCMU_UFS_MMC_CARD__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_UFS_NOC, TOP_GATE_CLKCMU_UFS_NOC, DIV_CLKCMU_UFS_NOC__DIVRATIO, DIV_CLKCMU_UFS_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_UFS_UFS_EMBD, TOP_GATE_CLKCMU_UFS_UFS_EMBD, DIV_CLKCMU_UFS_UFS_EMBD__DIVRATIO, DIV_CLKCMU_UFS_UFS_EMBD__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CLKCMU_VTS_DMIC, TOP_GATE_CLKCMU_VTS_DMIC, DIV_CLKCMU_VTS_DMIC__DIVRATIO, DIV_CLKCMU_VTS_DMIC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CP_HISPEEDY_CLK, TOP_GATE_CP_HISPEEDY_CLK, DIV_CP_HISPEEDY_CLK__DIVRATIO, DIV_CP_HISPEEDY_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CP_SHARED0_CLK, TOP_GATE_CP_SHARED0_CLK, DIV_CP_SHARED0_CLK__DIVRATIO, DIV_CP_SHARED0_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CP_SHARED1_CLK, TOP_GATE_CP_SHARED1_CLK, DIV_CP_SHARED1_CLK__DIVRATIO, DIV_CP_SHARED1_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(TOP_DIV_CP_SHARED2_CLK, TOP_GATE_CP_SHARED2_CLK, DIV_CP_SHARED2_CLK__DIVRATIO, DIV_CP_SHARED2_CLK__BUSY, EMPTY_CAL_ID),
// ALIVE_ALIVE
    CLK_DIV(ALIVE_DIV_CLKALIVE_BOOST, ALIVE_GATE_CLKALIVE_BOOST, DIV_CLKALIVE_BOOST__DIVRATIO, DIV_CLKALIVE_BOOST__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLKALIVE_CHUBVTS_NOC, ALIVE_GATE_CLKALIVE_CHUBVTS_NOC, DIV_CLKALIVE_CHUBVTS_NOC__DIVRATIO, DIV_CLKALIVE_CHUBVTS_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLKALIVE_CMGP_NOC, ALIVE_GATE_CLKALIVE_CMGP_NOC, DIV_CLKALIVE_CMGP_NOC__DIVRATIO, DIV_CLKALIVE_CMGP_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLKALIVE_CSIS_NOC, ALIVE_GATE_CLKALIVE_CSIS_NOC, DIV_CLKALIVE_CSIS_NOC__DIVRATIO, DIV_CLKALIVE_CSIS_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLKALIVE_DBGCORE_NOC, ALIVE_GATE_CLKALIVE_DBGCORE_NOC, DIV_CLKALIVE_DBGCORE_NOC__DIVRATIO, DIV_CLKALIVE_DBGCORE_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLKALIVE_UFD_NOC, ALIVE_GATE_CLKALIVE_UFD_NOC, DIV_CLKALIVE_UFD_NOC__DIVRATIO, DIV_CLKALIVE_UFD_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLKALIVE_UNPU_NOC, ALIVE_GATE_CLKALIVE_UNPU_NOC, DIV_CLKALIVE_UNPU_NOC__DIVRATIO, DIV_CLKALIVE_UNPU_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_DBGCORE_UART, ALIVE_MUX_CLK_ALIVE_DBGCORE_UART, DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO, DIV_CLK_ALIVE_DBGCORE_UART__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_NOC, ALIVE_MUX_CLK_ALIVE_NOC, DIV_CLK_ALIVE_NOC__DIVRATIO, DIV_CLK_ALIVE_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_NOC_DIV2, ALIVE_DIV_CLK_ALIVE_NOC, DIV_CLK_ALIVE_NOC_DIV2__DIVRATIO, DIV_CLK_ALIVE_NOC_DIV2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_SPMI, ALIVE_MUX_CLK_ALIVE_SPMI, DIV_CLK_ALIVE_SPMI__DIVRATIO, DIV_CLK_ALIVE_SPMI__BUSY, EMPTY_CAL_ID),
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
    CLK_DIV(AOCCSIS_DIV_CLKAOCCISIS_DCPHY, AOCCSIS_MUX_CLK_AOCCSIS_DCPHY, DIV_CLKAOCCISIS_DCPHY__DIVRATIO, DIV_CLKAOCCISIS_DCPHY__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AOCCSIS_DIV_CLK_AOCCSIS_NOCP, AOCCSIS_MUX_CLK_AOCCSIS_NOC, DIV_CLK_AOCCSIS_NOCP__DIVRATIO, DIV_CLK_AOCCSIS_NOCP__BUSY, EMPTY_CAL_ID),
// AUD_AUD
    CLK_DIV(AUD_DIV_CLKAUD_HSI0_NOC, AUD_GATE_CLKAUD_HSI0_NOC, DIV_CLKAUD_HSI0_NOC__DIVRATIO, DIV_CLKAUD_HSI0_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_AUDIF, AUD_MUX_CLK_AUD_AUDIF, DIV_CLK_AUD_AUDIF__DIVRATIO, DIV_CLK_AUD_AUDIF__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_CNT, AUD_MUX_CLK_AUD_SCLK, DIV_CLK_AUD_CNT__DIVRATIO, DIV_CLK_AUD_CNT__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_CPU_ACLK, AUD_MUX_HCHGEN_CLK_AUD_CPU, DIV_CLK_AUD_CPU_ACLK__DIVRATIO, DIV_CLK_AUD_CPU_ACLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_CPU_ACP, AUD_MUX_HCHGEN_CLK_AUD_CPU, DIV_CLK_AUD_CPU_ACP__DIVRATIO, DIV_CLK_AUD_CPU_ACP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_CPU_PCLKDBG, AUD_MUX_HCHGEN_CLK_AUD_CPU, DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO, DIV_CLK_AUD_CPU_PCLKDBG__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_DSIF, AUD_MUX_CLK_AUD_DSIF, DIV_CLK_AUD_DSIF__DIVRATIO, DIV_CLK_AUD_DSIF__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_MCLK, AUD_MUX_CLK_AUD_SCLK, DIV_CLK_AUD_MCLK__DIVRATIO, DIV_CLK_AUD_MCLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_NOC, AUD_MUX_CLK_AUD_NOC, DIV_CLK_AUD_NOC__DIVRATIO, DIV_CLK_AUD_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_NOCP, AUD_DIV_CLK_AUD_NOC, DIV_CLK_AUD_NOCP__DIVRATIO, DIV_CLK_AUD_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_PCMC, AUD_MUX_CLK_AUD_PCMC, DIV_CLK_AUD_PCMC__DIVRATIO, DIV_CLK_AUD_PCMC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_SERIAL_LIF, AUD_MUX_CLK_AUD_SERIAL_LIF, DIV_CLK_AUD_SERIAL_LIF__DIVRATIO, DIV_CLK_AUD_SERIAL_LIF__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, AUD_MUX_CLK_AUD_SERIAL_LIF_CORE, DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO, DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF0, AUD_MUX_CLK_AUD_UAIF0, DIV_CLK_AUD_UAIF0__DIVRATIO, DIV_CLK_AUD_UAIF0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF1, AUD_MUX_CLK_AUD_UAIF1, DIV_CLK_AUD_UAIF1__DIVRATIO, DIV_CLK_AUD_UAIF1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF2, AUD_MUX_CLK_AUD_UAIF2, DIV_CLK_AUD_UAIF2__DIVRATIO, DIV_CLK_AUD_UAIF2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF3, AUD_MUX_CLK_AUD_UAIF3, DIV_CLK_AUD_UAIF3__DIVRATIO, DIV_CLK_AUD_UAIF3__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF4, AUD_MUX_CLK_AUD_UAIF4, DIV_CLK_AUD_UAIF4__DIVRATIO, DIV_CLK_AUD_UAIF4__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF5, AUD_MUX_CLK_AUD_UAIF5, DIV_CLK_AUD_UAIF5__DIVRATIO, DIV_CLK_AUD_UAIF5__BUSY, EMPTY_CAL_ID),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF6, AUD_MUX_CLK_AUD_UAIF6, DIV_CLK_AUD_UAIF6__DIVRATIO, DIV_CLK_AUD_UAIF6__BUSY, EMPTY_CAL_ID),
// BRP_BRP
    CLK_DIV(BRP_DIV_CLK_BRP_NOCP, BRP_MUX_CLKCMU_BRP_NOC_USER, DIV_CLK_BRP_NOCP__DIVRATIO, DIV_CLK_BRP_NOCP__BUSY, EMPTY_CAL_ID),
// CHUB_CHUB
    CLK_DIV(CHUB_DIV_CLK_CHUB_I2C, CHUB_MUX_CLK_CHUB_I2C, DIV_CLK_CHUB_I2C__DIVRATIO, DIV_CLK_CHUB_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_NOC, CHUB_MUX_CLK_CHUB_NOC, DIV_CLK_CHUB_NOC__DIVRATIO, DIV_CLK_CHUB_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX, CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX, DIV_CLK_CHUB_SERIAL_LIF_US_PROX__DIVRATIO, DIV_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__DIVRATIO, DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_SPI_I2C0, CHUB_MUX_CLK_CHUB_SPI_I2C0, DIV_CLK_CHUB_SPI_I2C0__DIVRATIO, DIV_CLK_CHUB_SPI_I2C0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_SPI_I2C1, CHUB_MUX_CLK_CHUB_SPI_I2C1, DIV_CLK_CHUB_SPI_I2C1__DIVRATIO, DIV_CLK_CHUB_SPI_I2C1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_SPI_MS_CTRL, CHUB_MUX_CLK_CHUB_SPI_MS_CTRL, DIV_CLK_CHUB_SPI_MS_CTRL__DIVRATIO, DIV_CLK_CHUB_SPI_MS_CTRL__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI0, CHUB_MUX_CLK_CHUB_USI0, DIV_CLK_CHUB_USI0__DIVRATIO, DIV_CLK_CHUB_USI0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI1, CHUB_MUX_CLK_CHUB_USI1, DIV_CLK_CHUB_USI1__DIVRATIO, DIV_CLK_CHUB_USI1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI2, CHUB_MUX_CLK_CHUB_USI2, DIV_CLK_CHUB_USI2__DIVRATIO, DIV_CLK_CHUB_USI2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI3, CHUB_MUX_CLK_CHUB_USI3, DIV_CLK_CHUB_USI3__DIVRATIO, DIV_CLK_CHUB_USI3__BUSY, EMPTY_CAL_ID),
// CHUBVTS_CHUBVTS
    CLK_DIV(CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK, CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK, DIV_CLK_CHUBVTS_DMAILBOX_CCLK__DIVRATIO, DIV_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CHUBVTS_DIV_CLK_CHUBVTS_NOC, CHUBVTS_MUX_CLK_CHUBVTS_NOC, DIV_CLK_CHUBVTS_NOC__DIVRATIO, DIV_CLK_CHUBVTS_NOC__BUSY, EMPTY_CAL_ID),
// CMGP_CMGP
    CLK_DIV(CMGP_DIV_CLK_CMGP_I2C, CMGP_MUX_CLK_CMGP_I2C, DIV_CLK_CMGP_I2C__DIVRATIO, DIV_CLK_CMGP_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_NOC, CMGP_MUX_CLK_CMGP_NOC, DIV_CLK_CMGP_NOC__DIVRATIO, DIV_CLK_CMGP_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_SPI_I2C0, CMGP_MUX_CLK_CMGP_SPI_I2C0, DIV_CLK_CMGP_SPI_I2C0__DIVRATIO, DIV_CLK_CMGP_SPI_I2C0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_SPI_I2C1, CMGP_MUX_CLK_CMGP_SPI_I2C1, DIV_CLK_CMGP_SPI_I2C1__DIVRATIO, DIV_CLK_CMGP_SPI_I2C1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_SPI_MS_CTRL, CMGP_MUX_CLK_CMGP_SPI_MS_CTRL, DIV_CLK_CMGP_SPI_MS_CTRL__DIVRATIO, DIV_CLK_CMGP_SPI_MS_CTRL__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI0, CMGP_MUX_CLK_CMGP_USI0, DIV_CLK_CMGP_USI0__DIVRATIO, DIV_CLK_CMGP_USI0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI1, CMGP_MUX_CLK_CMGP_USI1, DIV_CLK_CMGP_USI1__DIVRATIO, DIV_CLK_CMGP_USI1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI2, CMGP_MUX_CLK_CMGP_USI2, DIV_CLK_CMGP_USI2__DIVRATIO, DIV_CLK_CMGP_USI2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI3, CMGP_MUX_CLK_CMGP_USI3, DIV_CLK_CMGP_USI3__DIVRATIO, DIV_CLK_CMGP_USI3__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI4, CMGP_MUX_CLK_CMGP_USI4, DIV_CLK_CMGP_USI4__DIVRATIO, DIV_CLK_CMGP_USI4__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI5, CMGP_MUX_CLK_CMGP_USI5, DIV_CLK_CMGP_USI5__DIVRATIO, DIV_CLK_CMGP_USI5__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI6, CMGP_MUX_CLK_CMGP_USI6, DIV_CLK_CMGP_USI6__DIVRATIO, DIV_CLK_CMGP_USI6__BUSY, EMPTY_CAL_ID),
// CPUCL0_GLB_CPUCL0_GLB
    CLK_DIV(CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, DIV_CLK_CPUCL0_DBG_NOC__DIVRATIO, DIV_CLK_CPUCL0_DBG_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO, DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY, EMPTY_CAL_ID),
// CPUCL0_CPUCL0
// CPUCL1H_CPUCL1H
    CLK_DIV(CPUCL1H_DIV_CLK_CPUCL1H_ADD_CH_CLK, CPUCL1H_OSCCLK_CPUCL1H, DIV_CLK_CPUCL1H_ADD_CH_CLK__DIVRATIO, DIV_CLK_CPUCL1H_ADD_CH_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1H_DIV_CLK_CPUCL1H_ATB_0, CPUCL1H_MUX_CLK_CPUCL1H_ATB_0, DIV_CLK_CPUCL1H_ATB_0__DIVRATIO, DIV_CLK_CPUCL1H_ATB_0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1H_DIV_CLK_CPUCL1H_ATB_1, CPUCL1H_MUX_CLK_CPUCL1H_ATB_1, DIV_CLK_CPUCL1H_ATB_1__DIVRATIO, DIV_CLK_CPUCL1H_ATB_1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1H_DIV_CLK_CPUCL1H_CORE_0, CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_0, DIV_CLK_CPUCL1H_CORE_0__DIVRATIO, DIV_CLK_CPUCL1H_CORE_0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1H_DIV_CLK_CPUCL1H_CORE_1, CPUCL1H_MUX_CLK_CPUCL1H_IDLECLKDOWN_1, DIV_CLK_CPUCL1H_CORE_1__DIVRATIO, DIV_CLK_CPUCL1H_CORE_1__BUSY, EMPTY_CAL_ID),
// CPUCL1L_CPUCL1L
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_ADD_CH_CLK, CPUCL1L_OSCCLK_CPUCL1L, DIV_CLK_CPUCL1L_ADD_CH_CLK__DIVRATIO, DIV_CLK_CPUCL1L_ADD_CH_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_ATB_0, CPUCL1L_MUX_CLK_CPUCL1L_ATB_0, DIV_CLK_CPUCL1L_ATB_0__DIVRATIO, DIV_CLK_CPUCL1L_ATB_0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_ATB_1, CPUCL1L_MUX_CLK_CPUCL1L_ATB_1, DIV_CLK_CPUCL1L_ATB_1__DIVRATIO, DIV_CLK_CPUCL1L_ATB_1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_ATB_2, CPUCL1L_MUX_CLK_CPUCL1L_ATB_2, DIV_CLK_CPUCL1L_ATB_2__DIVRATIO, DIV_CLK_CPUCL1L_ATB_2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_CORE_0, CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_0, DIV_CLK_CPUCL1L_CORE_0__DIVRATIO, DIV_CLK_CPUCL1L_CORE_0__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_CORE_1, CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_1, DIV_CLK_CPUCL1L_CORE_1__DIVRATIO, DIV_CLK_CPUCL1L_CORE_1__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL1L_DIV_CLK_CPUCL1L_CORE_2, CPUCL1L_MUX_CLK_CPUCL1L_IDLECLKDOWN_2, DIV_CLK_CPUCL1L_CORE_2__DIVRATIO, DIV_CLK_CPUCL1L_CORE_2__BUSY, EMPTY_CAL_ID),
// CPUCL2_CPUCL2
    CLK_DIV(CPUCL2_DIV_CLK_CPUCL2_ADD_CH_CLK, CPUCL2_OSCCLK_CPUCL2, DIV_CLK_CPUCL2_ADD_CH_CLK__DIVRATIO, DIV_CLK_CPUCL2_ADD_CH_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL2_DIV_CLK_CPUCL2_ATB, CPUCL2_MUX_CLK_CPUCL2_ATB, DIV_CLK_CPUCL2_ATB__DIVRATIO, DIV_CLK_CPUCL2_ATB__BUSY, EMPTY_CAL_ID),
    CLK_DIV(CPUCL2_DIV_CLK_CPUCL2_CORE, CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN, DIV_CLK_CPUCL2_CORE__DIVRATIO, DIV_CLK_CPUCL2_CORE__BUSY, EMPTY_CAL_ID),
// CSIS_CSIS
// CSTAT_CSTAT
    CLK_DIV(CSTAT_DIV_CLK_CSTAT_NOCP, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, DIV_CLK_CSTAT_NOCP__DIVRATIO, DIV_CLK_CSTAT_NOCP__BUSY, EMPTY_CAL_ID),
// DBGCORE_DBGCORE
    CLK_DIV(DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, DBGCORE_MUX_CLK_DBGCORE_NOC, DIV_CLK_DBGCORE_NOC_DIV2__DIVRATIO, DIV_CLK_DBGCORE_NOC_DIV2__BUSY, EMPTY_CAL_ID),
// DLFE_DLFE
    CLK_DIV(DLFE_DIV_CLK_DLFE_NOCP, DLFE_MUX_CLKCMU_DLFE_NOC_USER, DIV_CLK_DLFE_NOCP__DIVRATIO, DIV_CLK_DLFE_NOCP__BUSY, EMPTY_CAL_ID),
// DLNE_DLNE
    CLK_DIV(DLNE_DIV_CLK_DLNE_NOCP, DLNE_MUX_CLKCMU_DLNE_NOC_USER, DIV_CLK_DLNE_NOCP__DIVRATIO, DIV_CLK_DLNE_NOCP__BUSY, EMPTY_CAL_ID),
// DNC_DNC
    CLK_DIV(DNC_DIV_CLK_DNC_NOC, DNC_MUX_CLKCMU_DNC_NOC_USER, EMPTY_CAL_ID, DIV_CLK_DNC_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(DNC_DIV_CLK_DNC_NOCP, DNC_DIV_CLK_DNC_NOC, DIV_CLK_DNC_NOCP__DIVRATIO, DIV_CLK_DNC_NOCP__BUSY, EMPTY_CAL_ID),
// DPUB_DPUB
    CLK_DIV(DPUB_DIV_CLK_DPUB_NOCP, DPUB_MUX_CLKCMU_DPUB_NOC_USER, DIV_CLK_DPUB_NOCP__DIVRATIO, DIV_CLK_DPUB_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(DPUB_DIV_CLK_DPUB_OSCCLK_DSIM, DPUB_OSCCLK_DPUB, DIV_CLK_DPUB_OSCCLK_DSIM__DIVRATIO, DIV_CLK_DPUB_OSCCLK_DSIM__BUSY, EMPTY_CAL_ID),
// DPUF0_DPUF0
    CLK_DIV(DPUF0_DIV_CLK_DPUF0_NOCP, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, DIV_CLK_DPUF0_NOCP__DIVRATIO, DIV_CLK_DPUF0_NOCP__BUSY, EMPTY_CAL_ID),
// DPUF1_DPUF1
    CLK_DIV(DPUF1_DIV_CLK_DPUF1_NOCP, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, DIV_CLK_DPUF1_NOCP__DIVRATIO, DIV_CLK_DPUF1_NOCP__BUSY, EMPTY_CAL_ID),
// DSP_DSP
    CLK_DIV(DSP_DIV_CLK_DSP_NOC, DSP_MUX_CLKCMU_DSP_NOC_USER, EMPTY_CAL_ID, DIV_CLK_DSP_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(DSP_DIV_CLK_DSP_NOCP, DSP_DIV_CLK_DSP_NOC, DIV_CLK_DSP_NOCP__DIVRATIO, DIV_CLK_DSP_NOCP__BUSY, EMPTY_CAL_ID),
// DSU_DSU
    CLK_DIV(DSU_DIV_CLK_CLUSTER_ATCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ATCLK__DIVRATIO, DIV_CLK_CLUSTER_ATCLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(DSU_DIV_CLK_CLUSTER_MPACTCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_MPACTCLK__DIVRATIO, DIV_CLK_CLUSTER_MPACTCLK__BUSY, EMPTY_CAL_ID),
// G3DCORE_G3DCORE
    CLK_DIV(G3DCORE_DIV_CLK_G3DCORE_ADD_CH_CLK, G3DCORE_OSCCLK_G3DCORE, DIV_CLK_G3DCORE_ADD_CH_CLK__DIVRATIO, DIV_CLK_G3DCORE_ADD_CH_CLK__BUSY, EMPTY_CAL_ID),
    CLK_DIV(G3DCORE_DIV_CLK_G3DCORE_ATB, G3DCORE_MUX_CLK_G3DCORE_ATB, DIV_CLK_G3DCORE_ATB__DIVRATIO, DIV_CLK_G3DCORE_ATB__BUSY, EMPTY_CAL_ID),
    CLK_DIV(G3DCORE_DIV_CLK_G3DCORE_CORE, G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN, DIV_CLK_G3DCORE_CORE__DIVRATIO, DIV_CLK_G3DCORE_CORE__BUSY, EMPTY_CAL_ID),
// G3D_G3D
// GNPU_GNPU0
    CLK_DIV(GNPU0_DIV_CLK_GNPU_NOC, GNPU0_MUX_CLKCMU_GNPU_NOC_USER, EMPTY_CAL_ID, DIV_CLK_GNPU_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(GNPU0_DIV_CLK_GNPU_NOCP, GNPU0_DIV_CLK_GNPU_NOC, DIV_CLK_GNPU_NOCP__DIVRATIO, DIV_CLK_GNPU_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(GNPU0_DIV_CLK_GNPU_XMAA, GNPU0_MUX_CLKCMU_GNPU_XMAA_USER, EMPTY_CAL_ID, DIV_CLK_GNPU_XMAA__BUSY, EMPTY_CAL_ID),
// GNPU_GNPU1
    CLK_DIV(GNPU1_DIV_CLK_GNPU_NOC, GNPU1_MUX_CLKCMU_GNPU_NOC_USER, EMPTY_CAL_ID, DIV_CLK_GNPU_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(GNPU1_DIV_CLK_GNPU_NOCP, GNPU1_DIV_CLK_GNPU_NOC, DIV_CLK_GNPU_NOCP__DIVRATIO, DIV_CLK_GNPU_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(GNPU1_DIV_CLK_GNPU_XMAA, GNPU1_MUX_CLKCMU_GNPU_XMAA_USER, EMPTY_CAL_ID, DIV_CLK_GNPU_XMAA__BUSY, EMPTY_CAL_ID),
// HSI0_HSI0
    CLK_DIV(HSI0_DIV_CLK_HSI0_EUSB, HSI0_MUX_CLK_HSI0_NOC, DIV_CLK_HSI0_EUSB__DIVRATIO, DIV_CLK_HSI0_EUSB__BUSY, EMPTY_CAL_ID),
// HSI1_HSI1
// ICPU_ICPU
    CLK_DIV(ICPU_DIV_CLK_ICPU_NOCD2, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, DIV_CLK_ICPU_NOCD2__DIVRATIO, DIV_CLK_ICPU_NOCD2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ICPU_DIV_CLK_ICPU_NOCP, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, DIV_CLK_ICPU_NOCP__DIVRATIO, DIV_CLK_ICPU_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(ICPU_DIV_CLK_ICPU_PCLKDBG, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, DIV_CLK_ICPU_PCLKDBG__DIVRATIO, DIV_CLK_ICPU_PCLKDBG__BUSY, EMPTY_CAL_ID),
// LME_LME
    CLK_DIV(LME_DIV_CLK_LME_NOCP, LME_MUX_CLKCMU_LME_NOC_USER, DIV_CLK_LME_NOCP__DIVRATIO, DIV_CLK_LME_NOCP__BUSY, EMPTY_CAL_ID),
// M2M_M2M
    CLK_DIV(M2M_DIV_CLK_M2M_NOCP, M2M_MUX_CLKCMU_M2M_NOC_USER, DIV_CLK_M2M_NOCP__DIVRATIO, DIV_CLK_M2M_NOCP__BUSY, EMPTY_CAL_ID),
// MCFP_MCFP
    CLK_DIV(MCFP_DIV_CLK_MCFP_NOCP, MCFP_MUX_CLKCMU_MCFP_NOC_USER, DIV_CLK_MCFP_NOCP__DIVRATIO, DIV_CLK_MCFP_NOCP__BUSY, EMPTY_CAL_ID),
// MCSC_MCSC
    CLK_DIV(MCSC_DIV_CLK_MCSC_NOCP, MCSC_MUX_CLKCMU_MCSC_NOC_USER, DIV_CLK_MCSC_NOCP__DIVRATIO, DIV_CLK_MCSC_NOCP__BUSY, EMPTY_CAL_ID),
// MFC_MFC
    CLK_DIV(MFC_DIV_CLK_MFC_NOCP, MFC_MUX_CLKCMU_MFC_MFC_USER, DIV_CLK_MFC_NOCP__DIVRATIO, DIV_CLK_MFC_NOCP__BUSY, EMPTY_CAL_ID),
// MFD_MFD
    CLK_DIV(MFD_DIV_CLK_MFD_NOCP, MFD_MUX_CLKCMU_MFD_MFD_USER, DIV_CLK_MFD_NOCP__DIVRATIO, DIV_CLK_MFD_NOCP__BUSY, EMPTY_CAL_ID),
// MIF_MIF0
    CLK_DIV(MIF0_DIV_CLK_MIF_NOCD, MIF0_CLKMUX_MIF_DDRPHY2X, DIV_CLK_MIF_NOCD__DIVRATIO, DIV_CLK_MIF_NOCD__BUSY, EMPTY_CAL_ID),
// MIF_MIF1
    CLK_DIV(MIF1_DIV_CLK_MIF_NOCD, MIF1_CLKMUX_MIF_DDRPHY2X, DIV_CLK_MIF_NOCD__DIVRATIO, DIV_CLK_MIF_NOCD__BUSY, EMPTY_CAL_ID),
// MIF_MIF2
    CLK_DIV(MIF2_DIV_CLK_MIF_NOCD, MIF2_CLKMUX_MIF_DDRPHY2X, DIV_CLK_MIF_NOCD__DIVRATIO, DIV_CLK_MIF_NOCD__BUSY, EMPTY_CAL_ID),
// MIF_MIF3
    CLK_DIV(MIF3_DIV_CLK_MIF_NOCD, MIF3_CLKMUX_MIF_DDRPHY2X, DIV_CLK_MIF_NOCD__DIVRATIO, DIV_CLK_MIF_NOCD__BUSY, EMPTY_CAL_ID),
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
    CLK_DIV(NOCL0_DIV_CLK_NOCL0_NOCP, NOCL0_MUX_CLK_NOCL0_BOOST, DIV_CLK_NOCL0_NOCP__DIVRATIO, DIV_CLK_NOCL0_NOCP__BUSY, EMPTY_CAL_ID),
// NOCL1A_NOCL1A
    CLK_DIV(NOCL1A_DIV_CLK_NOCL1A_NOCP, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, DIV_CLK_NOCL1A_NOCP__DIVRATIO, DIV_CLK_NOCL1A_NOCP__BUSY, EMPTY_CAL_ID),
// NOCL1B_NOCL1B
    CLK_DIV(NOCL1B_DIV_CLK_NOCL1B_NOCP, NOCL1B_MUX_CLK_NOCL1B_BOOST, DIV_CLK_NOCL1B_NOCP__DIVRATIO, DIV_CLK_NOCL1B_NOCP__BUSY, EMPTY_CAL_ID),
// NOCL2A_NOCL2A
    CLK_DIV(NOCL2A_DIV_CLK_NOCL2A_NOCP, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, DIV_CLK_NOCL2A_NOCP__DIVRATIO, DIV_CLK_NOCL2A_NOCP__BUSY, EMPTY_CAL_ID),
// NPUMEM_NPUMEM
    CLK_DIV(NPUMEM_DIV_CLK_NPUMEM_NOC, NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER, EMPTY_CAL_ID, DIV_CLK_NPUMEM_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(NPUMEM_DIV_CLK_NPUMEM_NOCP, NPUMEM_DIV_CLK_NPUMEM_NOC, DIV_CLK_NPUMEM_NOCP__DIVRATIO, DIV_CLK_NPUMEM_NOCP__BUSY, EMPTY_CAL_ID),
// PERIC0_PERIC0
    CLK_DIV(PERIC0_DIV_CLK_PERIC0_DBG_UART, PERIC0_MUX_CLK_PERIC0_DBG_UART, DIV_CLK_PERIC0_DBG_UART__DIVRATIO, DIV_CLK_PERIC0_DBG_UART__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC0_DIV_CLK_PERIC0_I2C, PERIC0_MUX_CLK_PERIC0_I2C, DIV_CLK_PERIC0_I2C__DIVRATIO, DIV_CLK_PERIC0_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC0_DIV_CLK_PERIC0_USI04, PERIC0_MUX_CLK_PERIC0_USI04, DIV_CLK_PERIC0_USI04__DIVRATIO, DIV_CLK_PERIC0_USI04__BUSY, EMPTY_CAL_ID),
// PERIC1_PERIC1
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_I2C, PERIC1_MUX_CLK_PERIC1_I2C, DIV_CLK_PERIC1_I2C__DIVRATIO, DIV_CLK_PERIC1_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL, PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL, DIV_CLK_PERIC1_SPI_MS_CTRL__DIVRATIO, DIV_CLK_PERIC1_SPI_MS_CTRL__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_UART_BT, PERIC1_MUX_CLK_PERIC1_UART_BT, DIV_CLK_PERIC1_UART_BT__DIVRATIO, DIV_CLK_PERIC1_UART_BT__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_USI07, PERIC1_MUX_CLK_PERIC1_USI07, DIV_CLK_PERIC1_USI07__DIVRATIO, DIV_CLK_PERIC1_USI07__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C, PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C, DIV_CLK_PERIC1_USI07_SPI_I2C__DIVRATIO, DIV_CLK_PERIC1_USI07_SPI_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_USI08, PERIC1_MUX_CLK_PERIC1_USI08, DIV_CLK_PERIC1_USI08__DIVRATIO, DIV_CLK_PERIC1_USI08__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C, PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C, DIV_CLK_PERIC1_USI08_SPI_I2C__DIVRATIO, DIV_CLK_PERIC1_USI08_SPI_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_USI09, PERIC1_MUX_CLK_PERIC1_USI09, DIV_CLK_PERIC1_USI09__DIVRATIO, DIV_CLK_PERIC1_USI09__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC1_DIV_CLK_PERIC1_USI10, PERIC1_MUX_CLK_PERIC1_USI10, DIV_CLK_PERIC1_USI10__DIVRATIO, DIV_CLK_PERIC1_USI10__BUSY, EMPTY_CAL_ID),
// PERIC2_PERIC2
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_I2C, PERIC2_MUX_CLK_PERIC2_I2C, DIV_CLK_PERIC2_I2C__DIVRATIO, DIV_CLK_PERIC2_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL, PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL, DIV_CLK_PERIC2_SPI_MS_CTRL__DIVRATIO, DIV_CLK_PERIC2_SPI_MS_CTRL__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI00, PERIC2_MUX_CLK_PERIC2_USI00, DIV_CLK_PERIC2_USI00__DIVRATIO, DIV_CLK_PERIC2_USI00__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C, PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C, DIV_CLK_PERIC2_USI00_SPI_I2C__DIVRATIO, DIV_CLK_PERIC2_USI00_SPI_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI01, PERIC2_MUX_CLK_PERIC2_USI01, DIV_CLK_PERIC2_USI01__DIVRATIO, DIV_CLK_PERIC2_USI01__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C, PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C, DIV_CLK_PERIC2_USI01_SPI_I2C__DIVRATIO, DIV_CLK_PERIC2_USI01_SPI_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI02, PERIC2_MUX_CLK_PERIC2_USI02, DIV_CLK_PERIC2_USI02__DIVRATIO, DIV_CLK_PERIC2_USI02__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI03, PERIC2_MUX_CLK_PERIC2_USI03, DIV_CLK_PERIC2_USI03__DIVRATIO, DIV_CLK_PERIC2_USI03__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI05, PERIC2_MUX_CLK_PERIC2_USI05, DIV_CLK_PERIC2_USI05__DIVRATIO, DIV_CLK_PERIC2_USI05__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI06, PERIC2_MUX_CLK_PERIC2_USI06, DIV_CLK_PERIC2_USI06__DIVRATIO, DIV_CLK_PERIC2_USI06__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIC2_DIV_CLK_PERIC2_USI11, PERIC2_MUX_CLK_PERIC2_USI11, DIV_CLK_PERIC2_USI11__DIVRATIO, DIV_CLK_PERIC2_USI11__BUSY, EMPTY_CAL_ID),
// PERIS_PERIS
    CLK_DIV(PERIS_DIV_CLK_PERIS_NOCP, PERIS_MUX_CLKCMU_PERIS_NOC_USER, DIV_CLK_PERIS_NOCP__DIVRATIO, DIV_CLK_PERIS_NOCP__BUSY, EMPTY_CAL_ID),
    CLK_DIV(PERIS_DIV_CLK_PERIS_OTP, PERIS_OSCCLK_PERIS, DIV_CLK_PERIS_OTP__DIVRATIO, DIV_CLK_PERIS_OTP__BUSY, EMPTY_CAL_ID),
// RGBP_RGBP
    CLK_DIV(RGBP_DIV_CLK_RGBP_NOCP, RGBP_MUX_CLKCMU_RGBP_NOC_USER, DIV_CLK_RGBP_NOCP__DIVRATIO, DIV_CLK_RGBP_NOCP__BUSY, EMPTY_CAL_ID),
// S2D_S2D
    CLK_DIV(S2D_DIV_CLK_MIF_NOCD_S2D, S2D_CLKMUX_MIF_DDRPHY2X_S2D, DIV_CLK_MIF_NOCD_S2D__DIVRATIO, DIV_CLK_MIF_NOCD_S2D__BUSY, EMPTY_CAL_ID),
// SDMA_SDMA
    CLK_DIV(SDMA_DIV_CLK_SDMA_NOC, SDMA_MUX_CLKCMU_SDMA_NOC_USER, EMPTY_CAL_ID, DIV_CLK_SDMA_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(SDMA_DIV_CLK_SDMA_NOCP, SDMA_DIV_CLK_SDMA_NOC, DIV_CLK_SDMA_NOCP__DIVRATIO, DIV_CLK_SDMA_NOCP__BUSY, EMPTY_CAL_ID),
// SNPU_SNPU0
    CLK_DIV(SNPU0_DIV_CLK_SNPU_NOC, SNPU0_MUX_CLKCMU_SNPU_NOC_USER, EMPTY_CAL_ID, DIV_CLK_SNPU_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(SNPU0_DIV_CLK_SNPU_NOCP, SNPU0_DIV_CLK_SNPU_NOC, DIV_CLK_SNPU_NOCP__DIVRATIO, DIV_CLK_SNPU_NOCP__BUSY, EMPTY_CAL_ID),
// SNPU_SNPU1
    CLK_DIV(SNPU1_DIV_CLK_SNPU_NOC, SNPU1_MUX_CLKCMU_SNPU_NOC_USER, EMPTY_CAL_ID, DIV_CLK_SNPU_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(SNPU1_DIV_CLK_SNPU_NOCP, SNPU1_DIV_CLK_SNPU_NOC, DIV_CLK_SNPU_NOCP__DIVRATIO, DIV_CLK_SNPU_NOCP__BUSY, EMPTY_CAL_ID),
// SSP_SSP
    CLK_DIV(SSP_DIV_CLK_SSP_NOCP, SSP_MUX_CLKCMU_SSP_NOC_USER, DIV_CLK_SSP_NOCP__DIVRATIO, DIV_CLK_SSP_NOCP__BUSY, EMPTY_CAL_ID),
// STRONG_STRONG
// UFD_UFD
    CLK_DIV(UFD_DIV_CLK_UFD_I2C, UFD_MUX_CLK_UFD_I2C, DIV_CLK_UFD_I2C__DIVRATIO, DIV_CLK_UFD_I2C__BUSY, EMPTY_CAL_ID),
    CLK_DIV(UFD_DIV_CLK_UFD_NOC, UFD_MUX_CLKALIVE_UFD_NOC_USER, DIV_CLK_UFD_NOC__DIVRATIO, DIV_CLK_UFD_NOC__BUSY, EMPTY_CAL_ID),
// UFS_UFS
// UNPU_UNPU
    CLK_DIV(UNPU_DIV_CLK_UNPU_NOCP, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, DIV_CLK_UNPU_NOCP__DIVRATIO, DIV_CLK_UNPU_NOCP__BUSY, EMPTY_CAL_ID),
// VTS_VTS
    CLK_DIV(VTS_DIV_CLK_VTS_AUD_DMIC, VTS_MUX_CLK_VTS_DMIC, DIV_CLK_VTS_AUD_DMIC__DIVRATIO, DIV_CLK_VTS_AUD_DMIC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_CPU, VTS_MUX_CLK_VTS_NOC, DIV_CLK_VTS_CPU__DIVRATIO, DIV_CLK_VTS_CPU__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_DMIC_IF, VTS_DIV_CLK_VTS_AUD_DMIC, DIV_CLK_VTS_DMIC_IF__DIVRATIO, DIV_CLK_VTS_DMIC_IF__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_DMIC_IF_DIV2, VTS_DIV_CLK_VTS_DMIC_IF, DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO, DIV_CLK_VTS_DMIC_IF_DIV2__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_NOC, VTS_DIV_CLK_VTS_CPU, DIV_CLK_VTS_NOC__DIVRATIO, DIV_CLK_VTS_NOC__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_SERIAL_LIF, VTS_MUX_CLK_VTS_DMIC, DIV_CLK_VTS_SERIAL_LIF__DIVRATIO, DIV_CLK_VTS_SERIAL_LIF__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, VTS_MUX_CLK_VTS_DMIC, DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO, DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX, VTS_MUX_CLK_VTS_DMIC, DIV_CLK_VTS_SERIAL_LIF_US_PROX__DIVRATIO, DIV_CLK_VTS_SERIAL_LIF_US_PROX__BUSY, EMPTY_CAL_ID),
    CLK_DIV(VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE, VTS_MUX_CLK_VTS_DMIC, DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__DIVRATIO, DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__BUSY, EMPTY_CAL_ID),
// YUVP_YUVP
    CLK_DIV(YUVP_DIV_CLK_YUVP_NOCP, YUVP_MUX_CLKCMU_YUVP_NOC_USER, DIV_CLK_YUVP_NOCP__DIVRATIO, DIV_CLK_YUVP_NOCP__BUSY, EMPTY_CAL_ID),
};
unsigned int cmucal_div_size = ARRAY_SIZE(cmucal_div_list);

/******************************** GATE *******************************/
struct cmucal_gate cmucal_gate_list[] = {
// S5E9945.EVT0
// TOP_TOP
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK0, TOP_MUX_CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0__CGVAL, GATE_CLKCMU_CIS_CLK0__MANUAL, GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK1, TOP_MUX_CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1__CGVAL, GATE_CLKCMU_CIS_CLK1__MANUAL, GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK2, TOP_MUX_CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2__CGVAL, GATE_CLKCMU_CIS_CLK2__MANUAL, GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK3, TOP_MUX_CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3__CGVAL, GATE_CLKCMU_CIS_CLK3__MANUAL, GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK4, TOP_MUX_CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4__CGVAL, GATE_CLKCMU_CIS_CLK4__MANUAL, GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK5, TOP_MUX_CLKCMU_CIS_CLK5, GATE_CLKCMU_CIS_CLK5__CGVAL, GATE_CLKCMU_CIS_CLK5__MANUAL, GATE_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK6, TOP_MUX_CLKCMU_CIS_CLK6, GATE_CLKCMU_CIS_CLK6__CGVAL, GATE_CLKCMU_CIS_CLK6__MANUAL, GATE_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ALIVE_NOC, TOP_MUX_CLKCMU_ALIVE_NOC, GATE_CLKCMU_ALIVE_NOC__CGVAL, GATE_CLKCMU_ALIVE_NOC__MANUAL, GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AOCCSIS_DCPHY, TOP_MUX_CLKCMU_AOCCSIS_DCPHY, GATE_CLKCMU_AOCCSIS_DCPHY__CGVAL, GATE_CLKCMU_AOCCSIS_DCPHY__MANUAL, GATE_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AOCCSIS_OIS_MCU, TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU, GATE_CLKCMU_AOCCSIS_OIS_MCU__CGVAL, GATE_CLKCMU_AOCCSIS_OIS_MCU__MANUAL, GATE_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AUD_AUDIF0, TOP_MUX_CLKCMU_AUD_AUDIF0, GATE_CLKCMU_AUD_AUDIF0__CGVAL, GATE_CLKCMU_AUD_AUDIF0__MANUAL, GATE_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AUD_AUDIF1, TOP_MUX_CLKCMU_AUD_AUDIF1, GATE_CLKCMU_AUD_AUDIF1__CGVAL, GATE_CLKCMU_AUD_AUDIF1__MANUAL, GATE_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AUD_CPU, TOP_MUX_CLKCMU_AUD_CPU, GATE_CLKCMU_AUD_CPU__CGVAL, GATE_CLKCMU_AUD_CPU__MANUAL, GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AUD_NOC, TOP_MUX_CLKCMU_AUD_NOC, GATE_CLKCMU_AUD_NOC__CGVAL, GATE_CLKCMU_AUD_NOC__MANUAL, GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CMU_BOOST, TOP_MUX_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST__CGVAL, GATE_CLKCMU_CMU_BOOST__MANUAL, GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF_BOOST, TOP_MUX_CLKCMU_MIF_BOOST, GATE_CLKCMU_MIF_BOOST__CGVAL, GATE_CLKCMU_MIF_BOOST__MANUAL, GATE_CLKCMU_MIF_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_DBG_NOC, TOP_MUX_CLKCMU_CPUCL0_DBG_NOC, GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL, GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL, GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_HTU, TOP_MUX_CLKCMU_CPUCL0_HTU, GATE_CLKCMU_CPUCL0_HTU__CGVAL, GATE_CLKCMU_CPUCL0_HTU__MANUAL, GATE_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_NOCP, TOP_MUX_CLKCMU_CPUCL0_NOCP, GATE_CLKCMU_CPUCL0_NOCP__CGVAL, GATE_CLKCMU_CPUCL0_NOCP__MANUAL, GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_SWITCH, TOP_MUX_CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH__CGVAL, GATE_CLKCMU_CPUCL0_SWITCH__MANUAL, GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL1H_SWITCH, TOP_MUX_CLKCMU_CPUCL1H_SWITCH, GATE_CLKCMU_CPUCL1H_SWITCH__CGVAL, GATE_CLKCMU_CPUCL1H_SWITCH__MANUAL, GATE_CLKCMU_CPUCL1H_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL1L_SWITCH, TOP_MUX_CLKCMU_CPUCL1L_SWITCH, GATE_CLKCMU_CPUCL1L_SWITCH__CGVAL, GATE_CLKCMU_CPUCL1L_SWITCH__MANUAL, GATE_CLKCMU_CPUCL1L_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL2_SWITCH, TOP_MUX_CLKCMU_CPUCL2_SWITCH, GATE_CLKCMU_CPUCL2_SWITCH__CGVAL, GATE_CLKCMU_CPUCL2_SWITCH__MANUAL, GATE_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DNC_NOC, TOP_MUX_CLKCMU_DNC_NOC, GATE_CLKCMU_DNC_NOC__CGVAL, GATE_CLKCMU_DNC_NOC__MANUAL, GATE_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DPUB_NOC_A0, TOP_MUX_CLKCMU_DPUB_NOC_A0, GATE_CLKCMU_DPUB_NOC_A0__CGVAL, GATE_CLKCMU_DPUB_NOC_A0__MANUAL, GATE_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DPUB_NOC_A1, TOP_MUX_CLKCMU_DPUB_NOC_A1, GATE_CLKCMU_DPUB_NOC_A1__CGVAL, GATE_CLKCMU_DPUB_NOC_A1__MANUAL, GATE_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DPUF_NOC_A0, TOP_MUX_CLKCMU_DPUF_NOC_A0, GATE_CLKCMU_DPUF_NOC_A0__CGVAL, GATE_CLKCMU_DPUF_NOC_A0__MANUAL, GATE_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DPUF_NOC_A1, TOP_MUX_CLKCMU_DPUF_NOC_A1, GATE_CLKCMU_DPUF_NOC_A1__CGVAL, GATE_CLKCMU_DPUF_NOC_A1__MANUAL, GATE_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DSP_NOC_A0, TOP_MUX_CLKCMU_DSP_NOC_A0, GATE_CLKCMU_DSP_NOC_A0__CGVAL, GATE_CLKCMU_DSP_NOC_A0__MANUAL, GATE_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DSP_NOC_A1, TOP_MUX_CLKCMU_DSP_NOC_A1, GATE_CLKCMU_DSP_NOC_A1__CGVAL, GATE_CLKCMU_DSP_NOC_A1__MANUAL, GATE_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DSU_SWITCH, TOP_MUX_CLKCMU_DSU_SWITCH, GATE_CLKCMU_DSU_SWITCH__CGVAL, GATE_CLKCMU_DSU_SWITCH__MANUAL, GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_G3D_NOCP, TOP_MUX_CLKCMU_G3D_NOCP, GATE_CLKCMU_G3D_NOCP__CGVAL, GATE_CLKCMU_G3D_NOCP__MANUAL, GATE_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_G3D_SWITCH, TOP_MUX_CLKCMU_G3D_SWITCH, GATE_CLKCMU_G3D_SWITCH__CGVAL, GATE_CLKCMU_G3D_SWITCH__MANUAL, GATE_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU1_NOC_A0, TOP_MUX_CLKCMU_GNPU1_NOC_A0, GATE_CLKCMU_GNPU1_NOC_A0__CGVAL, GATE_CLKCMU_GNPU1_NOC_A0__MANUAL, GATE_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU1_NOC_A1, TOP_MUX_CLKCMU_GNPU1_NOC_A1, GATE_CLKCMU_GNPU1_NOC_A1__CGVAL, GATE_CLKCMU_GNPU1_NOC_A1__MANUAL, GATE_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU1_XMAA_A0, TOP_MUX_CLKCMU_GNPU1_XMAA_A0, GATE_CLKCMU_GNPU1_XMAA_A0__CGVAL, GATE_CLKCMU_GNPU1_XMAA_A0__MANUAL, GATE_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU1_XMAA_A1, TOP_MUX_CLKCMU_GNPU1_XMAA_A1, GATE_CLKCMU_GNPU1_XMAA_A1__CGVAL, GATE_CLKCMU_GNPU1_XMAA_A1__MANUAL, GATE_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU_NOC_A0, TOP_MUX_CLKCMU_GNPU_NOC_A0, GATE_CLKCMU_GNPU_NOC_A0__CGVAL, GATE_CLKCMU_GNPU_NOC_A0__MANUAL, GATE_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU_NOC_A1, TOP_MUX_CLKCMU_GNPU_NOC_A1, GATE_CLKCMU_GNPU_NOC_A1__CGVAL, GATE_CLKCMU_GNPU_NOC_A1__MANUAL, GATE_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU_XMAA_A0, TOP_MUX_CLKCMU_GNPU_XMAA_A0, GATE_CLKCMU_GNPU_XMAA_A0__CGVAL, GATE_CLKCMU_GNPU_XMAA_A0__MANUAL, GATE_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU_XMAA_A1, TOP_MUX_CLKCMU_GNPU_XMAA_A1, GATE_CLKCMU_GNPU_XMAA_A1__CGVAL, GATE_CLKCMU_GNPU_XMAA_A1__MANUAL, GATE_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NPUMEM_NOC, TOP_MUX_CLKCMU_NPUMEM_NOC, GATE_CLKCMU_NPUMEM_NOC__CGVAL, GATE_CLKCMU_NPUMEM_NOC__MANUAL, GATE_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SNPU0_NOC_A0, TOP_MUX_CLKCMU_SNPU0_NOC_A0, GATE_CLKCMU_SNPU0_NOC_A0__CGVAL, GATE_CLKCMU_SNPU0_NOC_A0__MANUAL, GATE_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SNPU1_NOC_A0, TOP_MUX_CLKCMU_SNPU1_NOC_A0, GATE_CLKCMU_SNPU1_NOC_A0__CGVAL, GATE_CLKCMU_SNPU1_NOC_A0__MANUAL, GATE_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SNPU0_NOC_A1, TOP_MUX_CLKCMU_SNPU0_NOC_A1, GATE_CLKCMU_SNPU0_NOC_A1__CGVAL, GATE_CLKCMU_SNPU0_NOC_A1__MANUAL, GATE_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SNPU1_NOC_A1, TOP_MUX_CLKCMU_SNPU1_NOC_A1, GATE_CLKCMU_SNPU1_NOC_A1__CGVAL, GATE_CLKCMU_SNPU1_NOC_A1__MANUAL, GATE_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI0_DPGTC, TOP_MUX_CLKCMU_HSI0_DPGTC, GATE_CLKCMU_HSI0_DPGTC__CGVAL, GATE_CLKCMU_HSI0_DPGTC__MANUAL, GATE_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI0_DPOSC, TOP_MUX_CLKCMU_HSI0_DPOSC, GATE_CLKCMU_HSI0_DPOSC__CGVAL, GATE_CLKCMU_HSI0_DPOSC__MANUAL, GATE_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI0_NOC, TOP_MUX_CLKCMU_HSI0_NOC, GATE_CLKCMU_HSI0_NOC__CGVAL, GATE_CLKCMU_HSI0_NOC__MANUAL, GATE_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI0_USB32DRD, TOP_MUX_CLKCMU_HSI0_USB32DRD, GATE_CLKCMU_HSI0_USB32DRD__CGVAL, GATE_CLKCMU_HSI0_USB32DRD__MANUAL, GATE_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI1_NOC, TOP_MUX_CLKCMU_HSI1_NOC, GATE_CLKCMU_HSI1_NOC__CGVAL, GATE_CLKCMU_HSI1_NOC__MANUAL, GATE_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI1_NOC_PCIE, TOP_MUX_CLKCMU_HSI1_NOC_PCIE, GATE_CLKCMU_HSI1_NOC_PCIE__CGVAL, GATE_CLKCMU_HSI1_NOC_PCIE__MANUAL, GATE_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ICPU_NOC0_A0, TOP_MUX_CLKCMU_ICPU_NOC0_A0, GATE_CLKCMU_ICPU_NOC0_A0__CGVAL, GATE_CLKCMU_ICPU_NOC0_A0__MANUAL, GATE_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ICPU_NOC0_A1, TOP_MUX_CLKCMU_ICPU_NOC0_A1, GATE_CLKCMU_ICPU_NOC0_A1__CGVAL, GATE_CLKCMU_ICPU_NOC0_A1__MANUAL, GATE_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ICPU_NOC1, TOP_MUX_CLKCMU_ICPU_NOC1, GATE_CLKCMU_ICPU_NOC1__CGVAL, GATE_CLKCMU_ICPU_NOC1__MANUAL, GATE_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_LME_NOC, TOP_MUX_CLKCMU_LME_NOC, GATE_CLKCMU_LME_NOC__CGVAL, GATE_CLKCMU_LME_NOC__MANUAL, GATE_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_M2M_JPEG, TOP_MUX_CLKCMU_M2M_JPEG, GATE_CLKCMU_M2M_JPEG__CGVAL, GATE_CLKCMU_M2M_JPEG__MANUAL, GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_M2M_JSQZ, TOP_MUX_CLKCMU_M2M_JSQZ, GATE_CLKCMU_M2M_JSQZ__CGVAL, GATE_CLKCMU_M2M_JSQZ__MANUAL, GATE_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_M2M_NOC, TOP_MUX_CLKCMU_M2M_NOC, GATE_CLKCMU_M2M_NOC__CGVAL, GATE_CLKCMU_M2M_NOC__MANUAL, GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MFC_MFC, TOP_MUX_CLKCMU_MFC_MFC, GATE_CLKCMU_MFC_MFC__CGVAL, GATE_CLKCMU_MFC_MFC__MANUAL, GATE_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MFC_WFD, TOP_MUX_CLKCMU_MFC_WFD, GATE_CLKCMU_MFC_WFD__CGVAL, GATE_CLKCMU_MFC_WFD__MANUAL, GATE_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MFD_MFD, TOP_MUX_CLKCMU_MFD_MFD, GATE_CLKCMU_MFD_MFD__CGVAL, GATE_CLKCMU_MFD_MFD__MANUAL, GATE_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MFD_FG, TOP_MUX_CLKCMU_MFD_FG, GATE_CLKCMU_MFD_FG__CGVAL, GATE_CLKCMU_MFD_FG__MANUAL, GATE_CLKCMU_MFD_FG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF_NOCP, TOP_MUX_CLKCMU_MIF_NOCP, GATE_CLKCMU_MIF_NOCP__CGVAL, GATE_CLKCMU_MIF_NOCP__MANUAL, GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF_SWITCH, TOP_MUX_CLKCMU_MIF_SWITCH, GATE_CLKCMU_MIF_SWITCH__CGVAL, GATE_CLKCMU_MIF_SWITCH__MANUAL, GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL0_NOC, TOP_MUX_CLKCMU_NOCL0_NOC, GATE_CLKCMU_NOCL0_NOC__CGVAL, GATE_CLKCMU_NOCL0_NOC__MANUAL, GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL0_NOCD_IF_G3D, TOP_MUX_CLKCMU_NOCL0_NOCD_IF_G3D, GATE_CLKCMU_NOCL0_NOCD_IF_G3D__CGVAL, GATE_CLKCMU_NOCL0_NOCD_IF_G3D__MANUAL, GATE_CLKCMU_NOCL0_NOCD_IF_G3D__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL1A_NOC, TOP_MUX_CLKCMU_NOCL1A_NOC, GATE_CLKCMU_NOCL1A_NOC__CGVAL, GATE_CLKCMU_NOCL1A_NOC__MANUAL, GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL1B_NOC0, TOP_MUX_CLKCMU_NOCL1B_NOC0, GATE_CLKCMU_NOCL1B_NOC0__CGVAL, GATE_CLKCMU_NOCL1B_NOC0__MANUAL, GATE_CLKCMU_NOCL1B_NOC0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL2A_NOC, TOP_MUX_CLKCMU_NOCL2A_NOC, GATE_CLKCMU_NOCL2A_NOC__CGVAL, GATE_CLKCMU_NOCL2A_NOC__MANUAL, GATE_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL2A_CAM0, TOP_MUX_CLKCMU_NOCL2A_CAM0, GATE_CLKCMU_NOCL2A_CAM0__CGVAL, GATE_CLKCMU_NOCL2A_CAM0__MANUAL, GATE_CLKCMU_NOCL2A_CAM0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL2A_CAM1, TOP_MUX_CLKCMU_NOCL2A_CAM1, GATE_CLKCMU_NOCL2A_CAM1__CGVAL, GATE_CLKCMU_NOCL2A_CAM1__MANUAL, GATE_CLKCMU_NOCL2A_CAM1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL2A_CAM2, TOP_MUX_CLKCMU_NOCL2A_CAM2, GATE_CLKCMU_NOCL2A_CAM2__CGVAL, GATE_CLKCMU_NOCL2A_CAM2__MANUAL, GATE_CLKCMU_NOCL2A_CAM2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL2A_CAM3, TOP_MUX_CLKCMU_NOCL2A_CAM3, GATE_CLKCMU_NOCL2A_CAM3__CGVAL, GATE_CLKCMU_NOCL2A_CAM3__MANUAL, GATE_CLKCMU_NOCL2A_CAM3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC0_IP0, TOP_MUX_CLKCMU_PERIC0_IP0, GATE_CLKCMU_PERIC0_IP0__CGVAL, GATE_CLKCMU_PERIC0_IP0__MANUAL, GATE_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC0_IP1, TOP_MUX_CLKCMU_PERIC0_IP1, GATE_CLKCMU_PERIC0_IP1__CGVAL, GATE_CLKCMU_PERIC0_IP1__MANUAL, GATE_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC0_NOC, TOP_MUX_CLKCMU_PERIC0_NOC, GATE_CLKCMU_PERIC0_NOC__CGVAL, GATE_CLKCMU_PERIC0_NOC__MANUAL, GATE_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC1_IP0, TOP_MUX_CLKCMU_PERIC1_IP0, GATE_CLKCMU_PERIC1_IP0__CGVAL, GATE_CLKCMU_PERIC1_IP0__MANUAL, GATE_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC1_IP1, TOP_MUX_CLKCMU_PERIC1_IP1, GATE_CLKCMU_PERIC1_IP1__CGVAL, GATE_CLKCMU_PERIC1_IP1__MANUAL, GATE_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC1_NOC, TOP_MUX_CLKCMU_PERIC1_NOC, GATE_CLKCMU_PERIC1_NOC__CGVAL, GATE_CLKCMU_PERIC1_NOC__MANUAL, GATE_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC2_IP0, TOP_MUX_CLKCMU_PERIC2_IP0, GATE_CLKCMU_PERIC2_IP0__CGVAL, GATE_CLKCMU_PERIC2_IP0__MANUAL, GATE_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC2_IP1, TOP_MUX_CLKCMU_PERIC2_IP1, GATE_CLKCMU_PERIC2_IP1__CGVAL, GATE_CLKCMU_PERIC2_IP1__MANUAL, GATE_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC2_NOC, TOP_MUX_CLKCMU_PERIC2_NOC, GATE_CLKCMU_PERIC2_NOC__CGVAL, GATE_CLKCMU_PERIC2_NOC__MANUAL, GATE_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIS_GIC, TOP_MUX_CLKCMU_PERIS_GIC, GATE_CLKCMU_PERIS_GIC__CGVAL, GATE_CLKCMU_PERIS_GIC__MANUAL, GATE_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIS_NOC, TOP_MUX_CLKCMU_PERIS_NOC, GATE_CLKCMU_PERIS_NOC__CGVAL, GATE_CLKCMU_PERIS_NOC__MANUAL, GATE_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIS_TMU, TOP_MUX_CLKCMU_PERIS_TMU, GATE_CLKCMU_PERIS_TMU__CGVAL, GATE_CLKCMU_PERIS_TMU__MANUAL, GATE_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SDMA_NOC, TOP_MUX_CLKCMU_SDMA_NOC, GATE_CLKCMU_SDMA_NOC__CGVAL, GATE_CLKCMU_SDMA_NOC__MANUAL, GATE_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SSP_NOC, TOP_MUX_CLKCMU_SSP_NOC, GATE_CLKCMU_SSP_NOC__CGVAL, GATE_CLKCMU_SSP_NOC__MANUAL, GATE_CLKCMU_SSP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_UFS_MMC_CARD, TOP_MUX_CLKCMU_UFS_MMC_CARD, GATE_CLKCMU_UFS_MMC_CARD__CGVAL, GATE_CLKCMU_UFS_MMC_CARD__MANUAL, GATE_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_UFS_NOC, TOP_MUX_CLKCMU_UFS_NOC, GATE_CLKCMU_UFS_NOC__CGVAL, GATE_CLKCMU_UFS_NOC__MANUAL, GATE_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_UFS_UFS_EMBD, TOP_MUX_CLKCMU_UFS_UFS_EMBD, GATE_CLKCMU_UFS_UFS_EMBD__CGVAL, GATE_CLKCMU_UFS_UFS_EMBD__MANUAL, GATE_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_VTS_DMIC, TOP_MUX_CLKCMU_VTS_DMIC, GATE_CLKCMU_VTS_DMIC__CGVAL, GATE_CLKCMU_VTS_DMIC__MANUAL, GATE_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CP_HISPEEDY_CLK, TOP_MUX_CP_HISPEEDY_CLK, GATE_CP_HISPEEDY_CLK__CGVAL, GATE_CP_HISPEEDY_CLK__MANUAL, GATE_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CP_SHARED0_CLK, TOP_MUX_CP_SHARED0_CLK, GATE_CP_SHARED0_CLK__CGVAL, GATE_CP_SHARED0_CLK__MANUAL, GATE_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CP_SHARED1_CLK, TOP_MUX_CP_SHARED1_CLK, GATE_CP_SHARED1_CLK__CGVAL, GATE_CP_SHARED1_CLK__MANUAL, GATE_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CP_SHARED2_CLK, TOP_MUX_CP_SHARED2_CLK, GATE_CP_SHARED2_CLK__CGVAL, GATE_CP_SHARED2_CLK__MANUAL, GATE_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DSP_NOC_APG, TOP_MUX_CLKCMU_DSP_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU1_NOC_APG, TOP_MUX_CLKCMU_GNPU1_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU1_XMAA_APG, TOP_MUX_CLKCMU_GNPU1_XMAA, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU_NOC_APG, TOP_MUX_CLKCMU_GNPU_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU_XMAA_APG, TOP_MUX_CLKCMU_GNPU_XMAA, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL1A_NOC_APG, TOP_DIV_CLKCMU_NOCL1A_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL1B_NOC0_APG, TOP_DIV_CLKCMU_NOCL1B_NOC0, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_NPUMEM_NOC_APG, TOP_DIV_CLKCMU_NPUMEM_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_SDMA_NOC_APG, TOP_DIV_CLKCMU_SDMA_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_SNPU0_NOC_APG, TOP_MUX_CLKCMU_SNPU0_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(TOP_GATE_CLKCMU_SNPU1_NOC_APG, TOP_MUX_CLKCMU_SNPU1_NOC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
// ALIVE_ALIVE
    CLK_GATE(ALIVE_GATE_CLKALIVE_BOOST, ALIVE_MUX_CLKALIVE_BOOST, GATE_CLKALIVE_BOOST__CGVAL, GATE_CLKALIVE_BOOST__MANUAL, GATE_CLKALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_CHUBVTS_NOC, ALIVE_MUX_CLKALIVE_CHUBVTS_NOC, GATE_CLKALIVE_CHUBVTS_NOC__CGVAL, GATE_CLKALIVE_CHUBVTS_NOC__MANUAL, GATE_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_CHUBVTS_RCO, ALIVE_MUX_CLK_RCO_ALIVE_USER, GATE_CLKALIVE_CHUBVTS_RCO__CGVAL, GATE_CLKALIVE_CHUBVTS_RCO__MANUAL, GATE_CLKALIVE_CHUBVTS_RCO__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_CMGP_NOC, ALIVE_MUX_CLKCMU_CMGP_NOC, GATE_CLKALIVE_CMGP_NOC__CGVAL, GATE_CLKALIVE_CMGP_NOC__MANUAL, GATE_CLKALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_CSIS_NOC, ALIVE_MUX_CLKALIVE_CSIS_NOC, GATE_CLKALIVE_CSIS_NOC__CGVAL, GATE_CLKALIVE_CSIS_NOC__MANUAL, GATE_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_DBGCORE_NOC, ALIVE_MUX_CLKCMU_DBGCORE_NOC, GATE_CLKALIVE_DBGCORE_NOC__CGVAL, GATE_CLKALIVE_DBGCORE_NOC__MANUAL, GATE_CLKALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_UFD_NOC, ALIVE_MUX_CLKALIVE_UFD_NOC, GATE_CLKALIVE_UFD_NOC__CGVAL, GATE_CLKALIVE_UFD_NOC__MANUAL, GATE_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_UNPU_NOC, ALIVE_MUX_CLKALIVE_UNPU_NOC, GATE_CLKALIVE_UNPU_NOC__CGVAL, GATE_CLKALIVE_UNPU_NOC__MANUAL, GATE_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK, ALIVE_DIV_CLK_ALIVE_DBGCORE_UART, BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL, BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL, BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_DBGCORE_UART, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__CGVAL, BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__MANUAL, BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__CGVAL, BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__MANUAL, BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__CGVAL, BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__MANUAL, BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__CGVAL, BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__MANUAL, BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__CGVAL, BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__MANUAL, BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL, BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL, BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_MI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__CGVAL, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__MANUAL, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__CGVAL, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__MANUAL, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__CGVAL, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__MANUAL, BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__CGVAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__MANUAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__CGVAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__MANUAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__CGVAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__MANUAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__CGVAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__MANUAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__CGVAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__MANUAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK, ALIVE_MUX_CLK_ALIVE_TIMER, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK, ALIVE_MUX_CLK_ALIVE_TIMER_ASM, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
    CLK_GATE(AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCD, AOCCSIS_MUX_CLK_AOCCSIS_NOC, GATE_CLKAOCCSIS_CSIS_NOCD__CGVAL, GATE_CLKAOCCSIS_CSIS_NOCD__MANUAL, GATE_CLKAOCCSIS_CSIS_NOCD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCP, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, GATE_CLKAOCCSIS_CSIS_NOCP__CGVAL, GATE_CLKAOCCSIS_CSIS_NOCP__MANUAL, GATE_CLKAOCCSIS_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_GATE_CLKAOCCSIS_CSIS_OIS_MCU, AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER, GATE_CLKAOCCSIS_CSIS_OIS_MCU__CGVAL, GATE_CLKAOCCSIS_CSIS_OIS_MCU__MANUAL, GATE_CLKAOCCSIS_CSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, AOCCSIS_DIV_CLKAOCCISIS_DCPHY, BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL, BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL, BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK, AOCCSIS_DIV_CLKAOCCISIS_DCPHY, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__CGVAL, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__MANUAL, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK, AOCCSIS_MUX_CLK_AOCCSIS_NOC, BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__CGVAL, BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__MANUAL, BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__CGVAL, BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__MANUAL, BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__CGVAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__MANUAL, BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__CGVAL, BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__MANUAL, BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AOCCSIS_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK, AOCCSIS_DIV_CLK_AOCCSIS_NOCP, BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
// AUD_AUD
    CLK_GATE(AUD_GATE_CLKAUD_HSI0_NOC, AUD_PLL_AUD, GATE_CLKAUD_HSI0_NOC__CGVAL, GATE_CLKAUD_HSI0_NOC__MANUAL, GATE_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, AUD_DIV_CLK_AUD_CNT, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CNT, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CNT, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, AUD_DIV_CLK_AUD_CPU_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_ACLK, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_ACLK, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP, AUD_DIV_CLK_AUD_CPU_ACP, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_ACP, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_ACP, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, AUD_MUX_HCHGEN_CLK_AUD_CPU, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, AUD_MUX_HCHGEN_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, AUD_MUX_HCHGEN_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK, AUD_MUX_HCHGEN_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK, AUD_MUX_HCHGEN_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK, AUD_MUX_HCHGEN_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, AUD_DIV_CLK_AUD_CPU_PCLKDBG, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_PCLKDBG, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__CGVAL, BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__MANUAL, BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC_USER, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, AUD_DIV_CLK_AUD_DSIF, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_DSIF, BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_DSIF, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, AUD_DIV_CLK_AUD_MCLK, BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL, BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL, BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_XCLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_NOC, BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__CGVAL, BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__MANUAL, BLK_AUD_UID_BAAW_D_AUDCHUBVTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK, AUD_OSCCLK_AUD, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__CGVAL, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__MANUAL, BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, AUD_OSCCLK_AUD, BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, AUD_OSCCLK_AUD, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK, AUD_DIV_CLK_AUD_PCMC, BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_PCMC, BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_SERIAL_LIF, BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_SERIAL_LIF, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK, AUD_DIV_CLK_AUD_SERIAL_LIF, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, AUD_DIV_CLK_AUD_UAIF0, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF0, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF0, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, AUD_DIV_CLK_AUD_UAIF1, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF1, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF1, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, AUD_DIV_CLK_AUD_UAIF2, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF2, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF2, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, AUD_DIV_CLK_AUD_UAIF3, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF3, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF3, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, AUD_DIV_CLK_AUD_UAIF4, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF4, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF4, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, AUD_DIV_CLK_AUD_UAIF5, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF5, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF5, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, AUD_DIV_CLK_AUD_UAIF6, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF6, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF6, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, AUD_OSCCLK_AUD, BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// BRP_BRP
    CLK_GATE(BRP_BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__CGVAL, BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__MANUAL, BLK_BRP_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_BYRP_IPCLKPORT_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_BYRP_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_BYRP_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__CGVAL, BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__MANUAL, BLK_BRP_UID_BYRP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_LH_AST_SI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_LH_AXI_SI_D_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_LH_AXI_SI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_LH_AXI_SI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__CGVAL, BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__MANUAL, BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_SLH_AST_SI_G_PPMU_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_SYSMMU_S0_BRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_SYSMMU_S0_PMMU0_BRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__CGVAL, BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__MANUAL, BLK_BRP_UID_XIU_D_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK, BRP_MUX_CLKCMU_BRP_NOC_USER, BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__CGVAL, BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__MANUAL, BLK_BRP_UID_XIU_MMU_BRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__CGVAL, BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__MANUAL, BLK_BRP_UID_CMU_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__CGVAL, BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__MANUAL, BLK_BRP_UID_D_TZPC_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK__CGVAL, BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK__MANUAL, BLK_BRP_UID_LH_INT_COMB_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__CGVAL, BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__MANUAL, BLK_BRP_UID_PPMU_D_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_RSTNSYNC_CLK_BRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_BRP_UID_RSTNSYNC_SR_CLK_BRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_SLH_AXI_MI_P_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK, BRP_DIV_CLK_BRP_NOCP, BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__CGVAL, BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__MANUAL, BLK_BRP_UID_SYSREG_BRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(BRP_BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, BRP_OSCCLK_BRP, BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_BRP_UID_BLK_BRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CHUB_CHUB
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__CGVAL, BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__MANUAL, BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__CGVAL, BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__MANUAL, BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__CGVAL, BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__MANUAL, BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__CGVAL, BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__MANUAL, BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__CGVAL, BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__MANUAL, BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__CGVAL, BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__MANUAL, BLK_CHUB_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL, BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL, BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__CGVAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__MANUAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK, CHUB_OSCCLK_CHUB, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK, CHUB_OSCCLK_CHUB, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK, CHUB_OSCCLK_CHUB, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK, CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__CGVAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__MANUAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK, CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__CGVAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__MANUAL, BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_SPI_I2C0, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_SPI_I2C0, BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_SPI_I2C1, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_SPI_I2C1, BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_SPI_MS_CTRL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_SPI_MS_CTRL, BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK, CHUB_MUX_CLK_CHUB_TIMER, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI0, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI0, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI1, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI1, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI2, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI2, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI3, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI3, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// CHUBVTS_CHUBVTS
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK, CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__CGVAL, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__MANUAL, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__CGVAL, BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__MANUAL, BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__CGVAL, BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__MANUAL, BLK_CHUBVTS_UID_BAAW_LD_CHUBVTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_BPS_LP_ALIVECHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__CGVAL, BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__MANUAL, BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__CGVAL, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__MANUAL, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__CGVAL, BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__MANUAL, BLK_CHUBVTS_UID_SWEEPER_LD_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__CGVAL, BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__MANUAL, BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CHUBVTS_OSCCLK_CHUBVTS, BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK, CHUBVTS_OSCCLK_CHUBVTS, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__CGVAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__MANUAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK, CHUBVTS_OSCCLK_CHUBVTS, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK, CHUBVTS_OSCCLK_CHUBVTS, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CMGP_CMGP
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_I2C, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_I2C, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_I2C, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_I2C, BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_I2C, BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_I2C, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL, BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL, BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK, CMGP_DIV_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK, CMGP_OSCCLK_CMGP, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_SPI_I2C0, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_SPI_I2C0, BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_SPI_I2C1, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_SPI_I2C1, BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_SPI_MS_CTRL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_SPI_MS_CTRL, BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI0, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI0, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI1, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI1, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI2, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI2, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI3, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI3, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI4, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI4, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI5, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI5, BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI6, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI6, BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL0_GLB_CPUCL0_GLB
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__CGVAL, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__MANUAL, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC, BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__CGVAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__MANUAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__CGVAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__MANUAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__CGVAL, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__MANUAL, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_0_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__CGVAL, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__MANUAL, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_1_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_DLDO_SM_BIG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_TREX_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, CPUCL0_GLB_OSCCLK_CPUCL0_GLB, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, CPUCL0_GLB_OSCCLK_CPUCL0_GLB, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CPUCL0_GLB_OSCCLK_CPUCL0_GLB, BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK, CPUCL0_GLB_OSCCLK_CPUCL0_GLB, BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL0_CPUCL0
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL1H_CPUCL1H
    CLK_GATE(CPUCL1H_CPUCL1H_CPM_0, CPUCL1H_PLL_CPUCL1H, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1H_CPUCL1H_CPM_1, CPUCL1H_PLL_CPUCL1H, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1H_CPUCL1H_GCPM_0, CPUCL1H_DIV_CLK_CPUCL1H_CORE_0, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1H_CPUCL1H_GCPM_1, CPUCL1H_DIV_CLK_CPUCL1H_CORE_1, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK, CPUCL1H_MUX_CLK_CPUCL1H_POWERIP, BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK, CPUCL1H_DIV_CLK_CPUCL1H_ADD_CH_CLK, BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__CGVAL, BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__MANUAL, BLK_CPUCL1H_UID_ADD_CPUCL0_1H_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL1H_UID_CMU_CPUCL1H_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK, CPUCL1H_OSCCLK_CPUCL1H, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE, CPUCL1H_MUX_CLK_CPUCL1H_POWERIP, BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__CGVAL, BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__MANUAL, BLK_CPUCL1H_UID_BUSIF_ADD_CPUCL0_1H_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1H_BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK, CPUCL1H_MUX_CLK_CPUCL1H_POWERIP, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1H_UID_RSTNSYNC_SR_CLK_CPUCL1H_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL1L_CPUCL1L
    CLK_GATE(CPUCL1L_CPUCL1L_CPM_0, CPUCL1L_PLL_CPUCL1L, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1L_CPUCL1L_CPM_1, CPUCL1L_PLL_CPUCL1L, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1L_CPUCL1L_CPM_2, CPUCL1L_PLL_CPUCL1L, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1L_CPUCL1L_GCPM_0, CPUCL1L_DIV_CLK_CPUCL1L_CORE_0, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1L_CPUCL1L_GCPM_1, CPUCL1L_DIV_CLK_CPUCL1L_CORE_1, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1L_CPUCL1L_GCPM_2, CPUCL1L_DIV_CLK_CPUCL1L_CORE_2, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK, CPUCL1L_MUX_CLK_CPUCL1L_POWERIP, BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK, CPUCL1L_DIV_CLK_CPUCL1L_ADD_CH_CLK, BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__CGVAL, BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__MANUAL, BLK_CPUCL1L_UID_ADD_CPUCL0_1L_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL1L_UID_CMU_CPUCL1L_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK, CPUCL1L_OSCCLK_CPUCL1L, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE, CPUCL1L_MUX_CLK_CPUCL1L_POWERIP, BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__CGVAL, BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__MANUAL, BLK_CPUCL1L_UID_BUSIF_ADD_CPUCL0_1L_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1L_BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK, CPUCL1L_MUX_CLK_CPUCL1L_POWERIP, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1L_UID_RSTNSYNC_SR_CLK_CPUCL1L_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CPUCL2_CPUCL2
    CLK_GATE(CPUCL2_CPUCL2_CPM, CPUCL2_PLL_CPUCL2, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL2_CPUCL2_GCPM, CPUCL2_DIV_CLK_CPUCL2_CORE, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK, CPUCL2_MUX_CLK_CPUCL2_POWERIP, BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK, CPUCL2_DIV_CLK_CPUCL2_ADD_CH_CLK, BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__CGVAL, BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__MANUAL, BLK_CPUCL2_UID_ADD_CPUCL0_2_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, CPUCL2_OSCCLK_CPUCL2, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE, CPUCL2_MUX_CLK_CPUCL2_POWERIP, BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__CGVAL, BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__MANUAL, BLK_CPUCL2_UID_BUSIF_ADD_CPUCL0_2_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK, CPUCL2_MUX_CLK_CPUCL2_POWERIP, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CSIS_CSIS
    CLK_GATE(CSIS_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__CGVAL, BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__MANUAL, BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__CGVAL, BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__MANUAL, BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_VGEN_LITE_D0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_VGEN_LITE_D1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER, BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER, BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL, BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL, BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK, CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER, BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CSIS_OSCCLK_CSIS, BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// CSTAT_CSTAT
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF3_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_SI_D_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_R0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_VOTF_W1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_SLH_AST_SI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_XIU_D_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_LH_INT_COMB_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_PPMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CSTAT_OSCCLK_CSTAT, BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DBGCORE_DBGCORE
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL, BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL, BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL, BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL, BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, DBGCORE_MUX_CLK_DBGCORE_NOC, BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV2, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK, DBGCORE_MUX_OSCCLK_DBGCORE, BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK, DBGCORE_MUX_OSCCLK_DBGCORE, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__CGVAL, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__MANUAL, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, DBGCORE_MUX_OSCCLK_DBGCORE, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, DBGCORE_MUX_OSCCLK_DBGCORE, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DBGCORE_OSCCLK_DBGCORE, BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DLFE_DLFE
    CLK_GATE(DLFE_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__CGVAL, BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__MANUAL, BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__CGVAL, BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__MANUAL, BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, BLK_DLFE_UID_LH_AST_MI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, BLK_DLFE_UID_LH_AST_MI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK, DLFE_MUX_CLKCMU_DLFE_NOC_USER, BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__CGVAL, BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__MANUAL, BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__CGVAL, BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__MANUAL, BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__CGVAL, BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__MANUAL, BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__CGVAL, BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__MANUAL, BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__CGVAL, BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__MANUAL, BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK, DLFE_DIV_CLK_DLFE_NOCP, BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__CGVAL, BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__MANUAL, BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLFE_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DLFE_OSCCLK_DLFE, BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DLNE_DLNE
    CLK_GATE(DLNE_BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__CGVAL, BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__MANUAL, BLK_DLNE_UID_AD_APB_DLNE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_DLNE_IPCLKPORT_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_DLNE_UID_LH_AST_MI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_DLNE_UID_LH_AST_SI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_DLNE_UID_LH_AXI_SI_D_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__CGVAL, BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__MANUAL, BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_DLNE_UID_SLH_AST_SI_G_PPMU_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_SYSMMU_S0_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_SYSMMU_S0_PMMU0_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_VGEN_LITE_D_DLNE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK, DLNE_MUX_CLKCMU_DLNE_NOC_USER, BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__CGVAL, BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__MANUAL, BLK_DLNE_UID_XIU_MMU_DLNE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__CGVAL, BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__MANUAL, BLK_DLNE_UID_CMU_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__CGVAL, BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__MANUAL, BLK_DLNE_UID_D_TZPC_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK__CGVAL, BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK__MANUAL, BLK_DLNE_UID_LH_INT_COMB_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__CGVAL, BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__MANUAL, BLK_DLNE_UID_PPMU_D_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_RSTNSYNC_CLK_DLNE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DLNE_UID_RSTNSYNC_SR_CLK_DLNE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_DLNE_UID_SLH_AXI_MI_P_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK, DLNE_DIV_CLK_DLNE_NOCP, BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__CGVAL, BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__MANUAL, BLK_DLNE_UID_SYSREG_DLNE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DLNE_BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DLNE_OSCCLK_DLNE, BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DLNE_UID_BLK_DLNE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DNC_DNC
    CLK_GATE(DNC_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__CGVAL, BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__MANUAL, BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__CGVAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__MANUAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK, DNC_DIV_CLK_DNC_NOC, BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__CGVAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__MANUAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, DNC_OSCCLK_DNC, BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK, DNC_OSCCLK_DNC, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DNC_OSCCLK_DNC, BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DPUB_DPUB
    CLK_GATE(DPUB_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, DPUB_MUX_CLKCMU_DPUB_NOC_USER, BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__CGVAL, BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__MANUAL, BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON, DPUB_MUX_CLKCMU_DPUB_NOC_USER, BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, DPUB_MUX_CLKCMU_DPUB_NOC_USER, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, DPUB_MUX_CLKCMU_DPUB_NOC_USER, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__CGVAL, BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__MANUAL, BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__CGVAL, BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__MANUAL, BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__CGVAL, BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__MANUAL, BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__CGVAL, BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__MANUAL, BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__CGVAL, BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__MANUAL, BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, DPUB_DIV_CLK_DPUB_NOCP, BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__CGVAL, BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__MANUAL, BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0, DPUB_OSCCLK_DPUB, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1, DPUB_OSCCLK_DPUB, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2, DPUB_OSCCLK_DPUB, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, DPUB_OSCCLK_DPUB, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, DPUB_OSCCLK_DPUB, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0, DPUB_DIV_CLK_DPUB_OSCCLK_DSIM, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1, DPUB_DIV_CLK_DPUB_OSCCLK_DSIM, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2, DPUB_DIV_CLK_DPUB_OSCCLK_DSIM, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__CGVAL, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__MANUAL, BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUB_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DPUB_OSCCLK_DPUB, BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DPUF0_DPUF0
    CLK_GATE(DPUF0_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__CGVAL, BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__MANUAL, BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__CGVAL, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__MANUAL, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__CGVAL, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__MANUAL, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__CGVAL, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__MANUAL, BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL, BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL, BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__CGVAL, BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__MANUAL, BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL, BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL, BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__CGVAL, BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__MANUAL, BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__CGVAL, BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__MANUAL, BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL, BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL, BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK, DPUF0_MUX_CLKCMU_DPUF0_NOC_USER, BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL, BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL, BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK, DPUF0_DIV_CLK_DPUF0_NOCP, BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__CGVAL, BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__MANUAL, BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF0_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DPUF0_OSCCLK_DPUF0, BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DPUF1_DPUF1
    CLK_GATE(DPUF1_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__CGVAL, BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__MANUAL, BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__CGVAL, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__MANUAL, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__CGVAL, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__MANUAL, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__CGVAL, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__MANUAL, BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK, DPUF1_MUX_CLKCMU_DPUF1_NOC_USER, BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK, DPUF1_DIV_CLK_DPUF1_NOCP, BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__CGVAL, BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__MANUAL, BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPUF1_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DPUF1_OSCCLK_DPUF1, BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DSP_DSP
    CLK_GATE(DSP_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOC, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__CGVAL, BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__MANUAL, BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__CGVAL, BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__MANUAL, BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__CGVAL, BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__MANUAL, BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__CGVAL, BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__MANUAL, BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__CGVAL, BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__MANUAL, BLK_DSP_UID_PMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, DSP_DIV_CLK_DSP_NOCP, BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__CGVAL, BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__MANUAL, BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSP_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DSP_OSCCLK_DSP, BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// DSU_DSU
    CLK_GATE(DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__CGVAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__MANUAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_MPACT_SI_LD0_MIF_CPUCL0_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_MPACT_SI_LD1_MIF_CPUCL0_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_MPACT_SI_LD2_MIF_CPUCL0_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_MPACT_SI_LD3_MIF_CPUCL0_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__CGVAL, BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__MANUAL, BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__CGVAL, BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__MANUAL, BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_MPACTCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL, BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL, BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__CGVAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__MANUAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__CGVAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__MANUAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__CGVAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__MANUAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_CHI_SI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_CHI_SI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_PLL, BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// G3DCORE_G3DCORE
    CLK_GATE(G3DCORE_G3DCORE_CPM, G3DCORE_MUX_CLK_G3D_PLL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(G3DCORE_G3D_GCPM, G3DCORE_DIV_CLK_G3DCORE_CORE, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__CGVAL, BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__MANUAL, BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__CGVAL, BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__MANUAL, BLK_G3DCORE_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__CGVAL, BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__MANUAL, BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL, BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL, BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, G3DCORE_OSCCLK_G3DCORE, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, G3DCORE_OSCCLK_G3DCORE, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK, G3DCORE_MUX_CLK_G3DCORE_POWERIP, BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK, G3DCORE_MUX_CLK_G3DCORE_POWERIP, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK, G3DCORE_MUX_CLK_G3DCORE_POWERIP, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE, G3DCORE_MUX_CLK_G3DCORE_POWERIP, BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__CGVAL, BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__MANUAL, BLK_G3DCORE_UID_STR_MUX_G3D_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
// G3D_G3D
    CLK_GATE(G3D_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK, G3D_MUX_CLKCMU_G3D_NOCP_USER, BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__CGVAL, BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__MANUAL, BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, G3D_OSCCLK_G3D, BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK, G3D_OSCCLK_G3D, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK, G3D_OSCCLK_G3D, BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// GNPU_GNPU0
    CLK_GATE(GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL, BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL, BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_PMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU_NOCP, BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, GNPU0_OSCCLK_GNPU, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, GNPU0_OSCCLK_GNPU, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU_NOC, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, GNPU0_DIV_CLK_GNPU_XMAA, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, GNPU0_DIV_CLK_GNPU_XMAA, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, GNPU0_OSCCLK_GNPU, BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// GNPU_GNPU1
    CLK_GATE(GNPU1_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU1_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU1_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU1_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL, BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL, BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU1_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU1_UID_PMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK, GNPU1_DIV_CLK_GNPU_NOCP, BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL, BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL, BLK_GNPU1_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, GNPU1_OSCCLK_GNPU, BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK, GNPU1_OSCCLK_GNPU, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK, GNPU1_DIV_CLK_GNPU_NOC, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL, BLK_GNPU1_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, GNPU1_DIV_CLK_GNPU_XMAA, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, GNPU1_DIV_CLK_GNPU_XMAA, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL, BLK_GNPU1_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU1_BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, GNPU1_OSCCLK_GNPU, BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU1_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// HSI0_HSI0
    CLK_GATE(HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, HSI0_MUX_CLKCMU_HSI0_DPGTC_USER, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__CGVAL, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__MANUAL, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK, HSI0_MUX_CLKCMU_HSI0_DPOSC_USER, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__CGVAL, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__MANUAL, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM, HSI0_DIV_CLK_HSI0_EUSB, BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__CGVAL, BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__MANUAL, BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK, HSI0_DIV_CLK_HSI0_EUSB, BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__CGVAL, BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__MANUAL, BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK, HSI0_DIV_CLK_HSI0_EUSB, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__CGVAL, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__MANUAL, BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__CGVAL, BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__MANUAL, BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL, BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL, BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL, BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL, BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__CGVAL, BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__MANUAL, BLK_HSI0_UID_S2MPU_S0_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__CGVAL, BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__MANUAL, BLK_HSI0_UID_S2MPU_S0_PMMU0_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__CGVAL, BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__MANUAL, BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL, BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL, BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__CGVAL, BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__MANUAL, BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__CGVAL, BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__MANUAL, BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__CGVAL, BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__MANUAL, BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__CGVAL, BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__MANUAL, BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__CGVAL, BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__MANUAL, BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK, HSI0_MUX_CLK_HSI0_NOC, BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__CGVAL, BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__MANUAL, BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26, HSI0_OSCCLK_HSI0, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40, HSI0_MUX_CLK_HSI0_USB32DRD, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__CGVAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__MANUAL, BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, HSI0_OSCCLK_HSI0, BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI0_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK, HSI0_OSCCLK_HSI0, BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__CGVAL, BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__MANUAL, BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// HSI1_HSI1
    CLK_GATE(HSI1_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__CGVAL, BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__MANUAL, BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__CGVAL, BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__MANUAL, BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, HSI1_MUX_CLKCMU_HSI1_NOC_USER, BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__CGVAL, BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__MANUAL, BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__CGVAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__MANUAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__CGVAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__MANUAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__CGVAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__MANUAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__CGVAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__MANUAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__CGVAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__MANUAL, BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK, HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER, BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__CGVAL, BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__MANUAL, BLK_HSI1_UID_XIU_P_HSI1_PCIE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, HSI1_OSCCLK_HSI1, BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, HSI1_OSCCLK_HSI1, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, HSI1_OSCCLK_HSI1, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// ICPU_ICPU
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__CGVAL, BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__MANUAL, BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__CGVAL, BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__MANUAL, BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__CGVAL, BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__MANUAL, BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC0_USER, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK, ICPU_MUX_CLKCMU_ICPU_NOC1_USER, BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__CGVAL, BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__MANUAL, BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK, ICPU_MUX_CLKCMU_ICPU_NOC1_USER, BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__CGVAL, BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__MANUAL, BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK, ICPU_MUX_CLKCMU_ICPU_NOC1_USER, BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK, ICPU_MUX_CLKCMU_ICPU_NOC1_USER, BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC1_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC1_USER, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM__CGVAL, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM__MANUAL, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM__CGVAL, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM__MANUAL, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM__CGVAL, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM__MANUAL, BLK_ICPU_UID_AD_APB_SYSMMU_S0_ICPU_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__CGVAL, BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__MANUAL, BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK, ICPU_DIV_CLK_ICPU_NOCD2, BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__CGVAL, BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__MANUAL, BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, ICPU_OSCCLK_ICPU, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, ICPU_OSCCLK_ICPU, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK, ICPU_DIV_CLK_ICPU_PCLKDBG, BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__CGVAL, BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__MANUAL, BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_PCLKDBG, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, ICPU_OSCCLK_ICPU, BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// LME_LME
    CLK_GATE(LME_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__CGVAL, BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__MANUAL, BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__CGVAL, BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__MANUAL, BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__CGVAL, BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__MANUAL, BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_GDC_M_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_GDC_M_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_GDC_M_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_GDC_M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__CGVAL, BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__MANUAL, BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__CGVAL, BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__MANUAL, BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_GDC_O_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_GDC_O_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_GDC_O_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_GDC_O_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_LH_AXI_SI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LME_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_LME_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_LME_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__CGVAL, BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__MANUAL, BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK, LME_MUX_CLKCMU_LME_NOC_USER, BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__CGVAL, BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__MANUAL, BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL, BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL, BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK, LME_DIV_CLK_LME_NOCP, BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__CGVAL, BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__MANUAL, BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(LME_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, LME_OSCCLK_LME, BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// M2M_M2M
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__CGVAL, BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__MANUAL, BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__CGVAL, BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__MANUAL, BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_JSQZ_USER, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_ACEL_SI_D_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_PPMU_D_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, M2M_OSCCLK_M2M, BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MCFP_MCFP
    CLK_GATE(MCFP_BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__CGVAL, BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__MANUAL, BLK_MCFP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_ACEL_SI_D0_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_ACEL_SI_D3_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_ACEL_SI_D4_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_MI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_MI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_MI_OTF_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_MI_OTF_DLNE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_MI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_SI_OTF0_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_SI_OTF1_MCFP_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AST_SI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_MI_LD_DLFE_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_SI_D1_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_LH_AXI_SI_D2_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__CGVAL, BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__MANUAL, BLK_MCFP_UID_SIU_G_PPMU_MCFP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_SLH_AST_SI_G_PPMU_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_SYSMMU_S0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_SYSMMU_S0_PMMU0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_SYSMMU_S0_PMMU1_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_SYSMMU_S0_PMMU2_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_SYSMMU_S0_PMMU3_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_SYSMMU_S0_PMMU4_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_VGEN_LITE_D0_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_VGEN_LITE_D1_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_XIU_D0_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_XIU_D1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_XIU_D2_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_XIU_D3_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_XIU_D4_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK, MCFP_MUX_CLKCMU_MCFP_NOC_USER, BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__CGVAL, BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__MANUAL, BLK_MCFP_UID_XIU_MMU1_MCFP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_CMU_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_D_TZPC_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_LH_INT_COMB_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_PPMU_D1_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_RSTNSYNC_CLK_MCFP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MCFP_UID_RSTNSYNC_SR_CLK_MCFP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_SLH_AXI_MI_P_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK, MCFP_DIV_CLK_MCFP_NOCP, BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__CGVAL, BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__MANUAL, BLK_MCFP_UID_SYSREG_MCFP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCFP_BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MCFP_OSCCLK_MCFP, BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MCFP_UID_BLK_MCFP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MCSC_MCSC
    CLK_GATE(MCSC_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL, BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL, BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AST_MI_IOTF0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AST_MI_IOTF1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD0_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD1_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD2_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD3_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD4_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD5_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD6_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL, BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL, BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_NOC_USER, BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__CGVAL, BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__MANUAL, BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__CGVAL, BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__MANUAL, BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__CGVAL, BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__MANUAL, BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, MCSC_DIV_CLK_MCSC_NOCP, BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__CGVAL, BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__MANUAL, BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__CGVAL, BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__MANUAL, BLK_MCSC_UID_AD_APB_SHRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AST_MI_OTF_MCFP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AST_SI_IOTF0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AST_SI_IOTF1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD7_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD8_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_LH_AXI_SI_LD9_MCSC_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0__CGVAL, BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0__MANUAL, BLK_MCSC_UID_SHRP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK, MCSC_MUX_CLKCMU_MCSC_SHRP_USER, BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__CGVAL, BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__MANUAL, BLK_MCSC_UID_VGEN_LITE_SHRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MCSC_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MCSC_OSCCLK_MCSC, BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MFC_MFC
    CLK_GATE(MFC_BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__CGVAL, BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__MANUAL, BLK_MFC_UID_ADS_APB_MFCMFD_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL, BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL, BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__CGVAL, BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__MANUAL, BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_MFC_USER, BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_WFD_USER, BLK_MFC_UID_WFD_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_WFD_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_WFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MFC_OSCCLK_MFC, BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MFD_MFD
    CLK_GATE(MFD_BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__CGVAL, BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__MANUAL, BLK_MFD_UID_AS_APB_MFD_FG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_FG_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_FG_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_FG_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AXI_SI_D2_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL, BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL, BLK_MFD_UID_SIU_G1_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_SLH_AST_SI_IG_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_SYSMMU_S1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_SYSMMU_S1_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_VGEN_LITE_FG_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_FG_USER, BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_XIU_MMU1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__CGVAL, BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__MANUAL, BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__CGVAL, BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__MANUAL, BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL, BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL, BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_SLH_AST_MI_IG_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK, MFD_MUX_CLKCMU_MFD_MFD_USER, BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__CGVAL, BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__MANUAL, BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_PPMU_D2_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_PPMU_D3_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK, MFD_DIV_CLK_MFD_NOCP, BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__CGVAL, BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__MANUAL, BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFD_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MFD_OSCCLK_MFD, BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF0
    CLK_GATE(MIF0_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, MIF0_OSCCLK_MIF, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, MIF0_OSCCLK_MIF, BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MIF0_OSCCLK_MIF, BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF1
    CLK_GATE(MIF1_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, MIF1_OSCCLK_MIF, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, MIF1_OSCCLK_MIF, BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MIF1_OSCCLK_MIF, BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF2
    CLK_GATE(MIF2_BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK, MIF2_DIV_CLK_MIF_NOCD, BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, BLK_MIF2_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK, MIF2_DIV_CLK_MIF_NOCD, BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_MIF2_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF2_DIV_CLK_MIF_NOCD, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF2_DIV_CLK_MIF_NOCD, BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, MIF2_DIV_CLK_MIF_NOCD, BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF2_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF2_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, MIF2_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF2_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, MIF2_OSCCLK_MIF, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, MIF2_OSCCLK_MIF, BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, BLK_MIF2_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF2_BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MIF2_OSCCLK_MIF, BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MIF2_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MIF_MIF3
    CLK_GATE(MIF3_BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK, MIF3_DIV_CLK_MIF_NOCD, BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, BLK_MIF3_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK, MIF3_DIV_CLK_MIF_NOCD, BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_MIF3_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF3_DIV_CLK_MIF_NOCD, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF3_DIV_CLK_MIF_NOCD, BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK, MIF3_DIV_CLK_MIF_NOCD, BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF3_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF3_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, MIF3_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF3_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, MIF3_OSCCLK_MIF, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK, MIF3_OSCCLK_MIF, BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__CGVAL, BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__MANUAL, BLK_MIF3_UID_RSTNSYNC_DDRPHY_OSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF3_BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MIF3_OSCCLK_MIF, BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MIF3_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_ID0_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_ID1_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_ID2_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_ID3_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_CHI_MI_D0_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_CHI_MI_D1_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_MPACE_SI_D_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G4_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G5_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G6_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__CGVAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__MANUAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_D0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_D1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_D2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_D3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK, NOCL0_MUX_CLK_NOCL0_BOOST, BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_SI_ID0_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_SI_ID1_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_SI_ID2_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_SI_ID3_IF_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOCD_IF_G3D_USER, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IF_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL0_UID_BAAW_P_PERIM_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_CACHEAID_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_SI_IG_TREXP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL0_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL0_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_G3D3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_MIF3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_DP_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_IRPS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_P_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_TREX_P_PERIM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL0_UID_SIU_G7_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__CGVAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__MANUAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D0_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D1_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D2_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_D3_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_IRPS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, NOCL0_OSCCLK_NOCL0, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NOCL0_OSCCLK_NOCL0, BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK, NOCL0_OSCCLK_NOCL0, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__CGVAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__MANUAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK, NOCL0_OSCCLK_NOCL0, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__CGVAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__MANUAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK, NOCL0_OSCCLK_NOCL0, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__CGVAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__MANUAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK, NOCL0_OSCCLK_NOCL0, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__CGVAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__MANUAL, BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// NOCL1A_NOCL1A
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL1A_UID_APB_ASYNC_ETR_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_ETR_64_NOCL1A_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_ACEL_MI_D_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL1A_UID_SIU_G0_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL1A_UID_SIU_G1_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL1A_UID_SIU_G2_PPMU_NOCL1A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_LH_INT_COMB_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_PMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_PPMU_S2_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_PPMU_S3_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__CGVAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__MANUAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, NOCL1A_OSCCLK_NOCL1A, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NOCL1A_OSCCLK_NOCL1A, BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// NOCL1B_NOCL1B
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL1B_UID_AD_APB_P_S2MPU_S0_NOCL1B_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_MI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_MI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D2_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_SI_D2_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_SI_D3_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_S2MPU_S0_NOCL1B_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_S2MPU_S0_PMMU0_NOCL1B_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL1B_UID_SIU_G0_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL1B_UID_SIU_G1_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL1B_UID_SIU_G2_PPMU_NOCL1B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__CGVAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__MANUAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_US_AXI_32TO128_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLK_NOCL1B_BOOST, BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_XIU_MMU_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL1B_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_SI_IG_BDU_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_SI_IG_PPMUHSI1_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_LH_INT_COMB_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PPMU_DP_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PPMU_P_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PPMU_S0_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PPMU_S1_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PPMU_S2_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_PPMU_S3_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__CGVAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__MANUAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NOCL1B_OSCCLK_NOCL1B, BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// NOCL2A_NOCL2A
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_AOCCSIS_NOC, NOCL2A_MUX_CLKNOCL2A_AOCCSIS_NOC, GATE_CLKNOCL2A_AOCCSIS_NOC__CGVAL, GATE_CLKNOCL2A_AOCCSIS_NOC__MANUAL, GATE_CLKNOCL2A_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_BRP_NOC, NOCL2A_MUX_CLKNOCL2A_BRP_NOC, GATE_CLKNOCL2A_BRP_NOC__CGVAL, GATE_CLKNOCL2A_BRP_NOC__MANUAL, GATE_CLKNOCL2A_BRP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_CSTAT_NOC, NOCL2A_MUX_CLKNOCL2A_CSTAT_NOC, GATE_CLKNOCL2A_CSTAT_NOC__CGVAL, GATE_CLKNOCL2A_CSTAT_NOC__MANUAL, GATE_CLKNOCL2A_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_DLFE_NOC, NOCL2A_MUX_CLKNOCL2A_DLFE_NOC, GATE_CLKNOCL2A_DLFE_NOC__CGVAL, GATE_CLKNOCL2A_DLFE_NOC__MANUAL, GATE_CLKNOCL2A_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_DLNE_NOC, NOCL2A_MUX_CLKNOCL2A_DLNE_NOC, GATE_CLKNOCL2A_DLNE_NOC__CGVAL, GATE_CLKNOCL2A_DLNE_NOC__MANUAL, GATE_CLKNOCL2A_DLNE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_MCFP_NOC, NOCL2A_MUX_CLKNOCL2A_MCFP_NOC, GATE_CLKNOCL2A_MCFP_NOC__CGVAL, GATE_CLKNOCL2A_MCFP_NOC__MANUAL, GATE_CLKNOCL2A_MCFP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_MCSC_NOC, NOCL2A_MUX_CLKNOCL2A_MCSC_NOC, GATE_CLKNOCL2A_MCSC_NOC__CGVAL, GATE_CLKNOCL2A_MCSC_NOC__MANUAL, GATE_CLKNOCL2A_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_MCSC_SHRP, NOCL2A_MUX_CLKNOCL2A_MCSC_SHRP, GATE_CLKNOCL2A_MCSC_SHRP__CGVAL, GATE_CLKNOCL2A_MCSC_SHRP__MANUAL, GATE_CLKNOCL2A_MCSC_SHRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_RGBP_NOC, NOCL2A_MUX_CLKNOCL2A_RGBP_NOC, GATE_CLKNOCL2A_RGBP_NOC__CGVAL, GATE_CLKNOCL2A_RGBP_NOC__MANUAL, GATE_CLKNOCL2A_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_GATE_CLKNOCL2A_YUVP_NOC, NOCL2A_MUX_CLKNOCL2A_YUVP_NOC, GATE_CLKNOCL2A_YUVP_NOC__CGVAL, GATE_CLKNOCL2A_YUVP_NOC__MANUAL, GATE_CLKNOCL2A_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_ACEL_MI_D3_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_ACEL_MI_D4_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D2_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AXI_MI_D_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL2A_UID_SIU_2X1_P0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL2A_UID_SIU_2X1_P1_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL, BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL, BLK_NOCL2A_UID_SIU_8X1_P0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK, NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER, BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL0_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_PPMU_S0_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_PPMU_S1_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_BRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__CGVAL, BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__MANUAL, BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK, NOCL2A_DIV_CLK_NOCL2A_NOCP, BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
// NPUMEM_NPUMEM
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOC, BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_PMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK, NPUMEM_DIV_CLK_NPUMEM_NOCP, BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__CGVAL, BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__MANUAL, BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NPUMEM_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NPUMEM_OSCCLK_NPUMEM, BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// PERIC0_PERIC0
    CLK_GATE(PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK, PERIC0_DIV_CLK_PERIC0_DBG_UART, BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK, PERIC0_DIV_CLK_PERIC0_DBG_UART, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK, PERIC0_DIV_CLK_PERIC0_I2C, BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL, BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL, BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK, PERIC0_MUX_CLKCMU_PERIC0_NOC_USER, BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, PERIC0_OSCCLK_PERIC0, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK, PERIC0_DIV_CLK_PERIC0_USI04, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__CGVAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__MANUAL, BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK, PERIC0_DIV_CLK_PERIC0_USI04, BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// PERIC1_PERIC1
    CLK_GATE(PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_I2C, BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK, PERIC1_MUX_CLKCMU_PERIC1_NOC_USER, BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, PERIC1_OSCCLK_PERIC1, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL, BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_UART_BT, BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_UART_BT, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_USI07, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_USI07, BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C, BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_USI08, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_USI08, BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C, BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_USI09, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_USI09, BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK, PERIC1_DIV_CLK_PERIC1_USI10, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__CGVAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__MANUAL, BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, PERIC1_DIV_CLK_PERIC1_USI10, BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// PERIC2_PERIC2
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_I2C, BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK, PERIC2_MUX_CLKCMU_PERIC2_NOC_USER, BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__CGVAL, BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__MANUAL, BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK, PERIC2_OSCCLK_PERIC2, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL, BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI00, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI00, BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C, BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI01, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI01, BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C, BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI02, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI02, BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI03, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI03, BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI05, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI05, BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI06, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI06, BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK, PERIC2_DIV_CLK_PERIC2_USI11, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__CGVAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__MANUAL, BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK, PERIC2_DIV_CLK_PERIC2_USI11, BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// PERIS_PERIS
    CLK_GATE(PERIS_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__CGVAL, BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__MANUAL, BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__CGVAL, BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__MANUAL, BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__CGVAL, BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__MANUAL, BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__CGVAL, BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__MANUAL, BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__CGVAL, BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__MANUAL, BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__CGVAL, BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__MANUAL, BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_AXI_US_32TO128_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK, PERIS_MUX_CLKCMU_PERIS_NOC_USER, BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__CGVAL, BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__MANUAL, BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_MCT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_MCT_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, PERIS_OSCCLK_PERIS, BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK, PERIS_OSCCLK_PERIS, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__CGVAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__MANUAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, PERIS_OSCCLK_PERIS, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, PERIS_OSCCLK_PERIS, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_TMU0, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_TMU0, BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_TMU1, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_TMU1, BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_TMU2, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_TMU2, BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_TMU3, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_TMU3, BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// RGBP_RGBP
    CLK_GATE(RGBP_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__CGVAL, BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__MANUAL, BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_MI_OTF_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_DLNE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_MI_LD0_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_MI_LD1_BRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__CGVAL, BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__MANUAL, BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__CGVAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__MANUAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, RGBP_OSCCLK_RGBP, BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// S2D_S2D
    CLK_GATE(S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL, BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL, BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// SDMA_SDMA
    CLK_GATE(SDMA_BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__CGVAL, BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__MANUAL, BLK_SDMA_UID_AS_APB_VGEN_SDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__CGVAL, BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__MANUAL, BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_VGEN_LITE_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_VGEN_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK, SDMA_DIV_CLK_SDMA_NOC, BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__CGVAL, BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__MANUAL, BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_PMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, SDMA_OSCCLK_SDMA, BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// SNPU_SNPU0
    CLK_GATE(SNPU0_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL, BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL, BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK, SNPU0_DIV_CLK_SNPU_NOC, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU0_UID_PMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK, SNPU0_DIV_CLK_SNPU_NOCP, BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK, SNPU0_OSCCLK_SNPU, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU0_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, SNPU0_OSCCLK_SNPU, BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// SNPU_SNPU1
    CLK_GATE(SNPU1_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL, BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL, BLK_SNPU1_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK, SNPU1_DIV_CLK_SNPU_NOC, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU1_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU1_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU1_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU1_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU1_UID_PMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK, SNPU1_DIV_CLK_SNPU_NOCP, BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL, BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL, BLK_SNPU1_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK, SNPU1_OSCCLK_SNPU, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_SNPU1_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SNPU1_BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, SNPU1_OSCCLK_SNPU, BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_SNPU1_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// SSP_SSP
    CLK_GATE(SSP_BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__CGVAL, BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__MANUAL, BLK_SSP_UID_AD_APB_SYSMMU_SSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM__CGVAL, BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM__MANUAL, BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_LH_AXI_MI_ID_PSP_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_LH_AXI_MI_ID_STRONG_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__CGVAL, BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__MANUAL, BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__CGVAL, BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__MANUAL, BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_CM35P_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_PUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__CGVAL, BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__MANUAL, BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_S2MPU_S0_PMMU0_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_S2MPU_S0_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_SLH_AST_SI_G_PPMU_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__CGVAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__MANUAL, BLK_SSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__CGVAL, BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__MANUAL, BLK_SSP_UID_XIU_D_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK, SSP_MUX_CLKCMU_SSP_NOC_USER, BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__CGVAL, BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__MANUAL, BLK_SSP_UID_XIU_MMU_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS__CGVAL, BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS__MANUAL, BLK_SSP_UID_AD_APB_VGEN_LITE_SSP_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__CGVAL, BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__MANUAL, BLK_SSP_UID_CMU_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__CGVAL, BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__MANUAL, BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_LH_AXI_SI_IP_PSP_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK__CGVAL, BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK__MANUAL, BLK_SSP_UID_LH_INT_COMB_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__CGVAL, BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__MANUAL, BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__CGVAL, BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__MANUAL, BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, SSP_DIV_CLK_SSP_NOCP, BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__CGVAL, BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__MANUAL, BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK, SSP_OSCCLK_SSP, BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK, SSP_OSCCLK_SSP, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, SSP_OSCCLK_SSP, BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_BLK_SSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SSP_BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK, SSP_OSCCLK_SSP, BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_SSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// STRONG_STRONG
    CLK_GATE(STRONG_BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__CGVAL, BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__MANUAL, BLK_STRONG_UID_CMU_STRONG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(STRONG_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK, STRONG_OSCCLK_STRONG, BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(STRONG_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK, STRONG_OSCCLK_STRONG, BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__CGVAL, BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__MANUAL, BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// UFD_UFD
    CLK_GATE(UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK, UFD_DIV_CLK_UFD_I2C, BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__CGVAL, BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__MANUAL, BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK, UFD_DIV_CLK_UFD_I2C, BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__CGVAL, BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__MANUAL, BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK, UFD_DIV_CLK_UFD_I2C, BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__CGVAL, BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__MANUAL, BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK, UFD_DIV_CLK_UFD_I2C, BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__CGVAL, BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__MANUAL, BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_I2C, BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_I2C, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__CGVAL, BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__MANUAL, BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__CGVAL, BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__MANUAL, BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__CGVAL, BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__MANUAL, BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__CGVAL, BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__MANUAL, BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__CGVAL, BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__MANUAL, BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__CGVAL, BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__MANUAL, BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__CGVAL, BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__MANUAL, BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__CGVAL, BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__MANUAL, BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__CGVAL, BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__MANUAL, BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__CGVAL, BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__MANUAL, BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_UFD_IPCLKPORT_CLK, UFD_DIV_CLK_UFD_NOC, BLK_UFD_UID_UFD_IPCLKPORT_CLK__CGVAL, BLK_UFD_UID_UFD_IPCLKPORT_CLK__MANUAL, BLK_UFD_UID_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFD_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, UFD_OSCCLK_UFD, BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// UFS_UFS
    CLK_GATE(UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN, UFS_MUX_CLKCMU_MMC_CARD_USER, BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL, BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL, BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__CGVAL, BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__MANUAL, BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__CGVAL, BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__MANUAL, BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL, BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL, BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__CGVAL, BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__MANUAL, BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL, BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL, BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__CGVAL, BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__MANUAL, BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__CGVAL, BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__MANUAL, BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__CGVAL, BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__MANUAL, BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK, UFS_MUX_CLKCMU_UFS_NOC_USER, BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__CGVAL, BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__MANUAL, BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK, UFS_OSCCLK_UFS, BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK, UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER, BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__CGVAL, BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__MANUAL, BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL, BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UFS_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, UFS_OSCCLK_UFS, BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// UNPU_UNPU
    CLK_GATE(UNPU_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__CGVAL, BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__MANUAL, BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__CGVAL, BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__MANUAL, BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__CGVAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__MANUAL, BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK, UNPU_MUX_CLKALIVE_UNPU_NOC_USER, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__CGVAL, BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__MANUAL, BLK_UNPU_UID_BAAW_UNPUALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__CGVAL, BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__MANUAL, BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__CGVAL, BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__MANUAL, BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU0_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__CGVAL, BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__MANUAL, BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_SLH_AXI_SI_LP_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__CGVAL, BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__MANUAL, BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK, UNPU_DIV_CLK_UNPU_NOCP, BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK, UNPU_OSCCLK_UNPU, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK, UNPU_OSCCLK_UNPU, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL, BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(UNPU_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, UNPU_OSCCLK_UNPU, BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// VTS_VTS
    CLK_GATE(VTS_GATE_CLK_VTS_AUD_DMIC, VTS_DIV_CLK_VTS_AUD_DMIC, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK, VTS_GATE_CLK_VTS_AUD_DMIC, BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__CGVAL, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__MANUAL, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL, BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL, BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__CGVAL, BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__MANUAL, BLK_VTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__CGVAL, BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__MANUAL, BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__CGVAL, BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__MANUAL, BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__CGVAL, BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__MANUAL, BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__CGVAL, BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__MANUAL, BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__CGVAL, BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__MANUAL, BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__CGVAL, BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__MANUAL, BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__CGVAL, BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__MANUAL, BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__CGVAL, BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__MANUAL, BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_TIMER_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__CGVAL, BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__MANUAL, BLK_VTS_UID_XIU_DP_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK, VTS_OSCCLK_VTS, BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, VTS_OSCCLK_VTS, BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_SERIAL_LIF, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK, VTS_DIV_CLK_VTS_SERIAL_LIF, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK, VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK, VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK, VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__CGVAL, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__MANUAL, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__CGVAL, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__MANUAL, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK, VTS_DIV_CLK_VTS_CPU, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__CGVAL, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__MANUAL, BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING),
// YUVP_YUVP
    CLK_GATE(YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL, BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL, BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AST_MI_OTF_MCFP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AXI_SI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AXI_SI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__CGVAL, BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__MANUAL, BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_VGEN_LITE_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, YUVP_OSCCLK_YUVP, BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_gate_size = ARRAY_SIZE(cmucal_gate_list);

/******************************** SRC ********************************/
struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
// S5E9945.EVT0
// TOP_TOP
    FIXEDRATE(TOP_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(TOP_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// ALIVE_ALIVE
    FIXEDRATE(ALIVE_RCO400, 393216000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_RCO_ALIVE, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_CMU_ALIVE, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_ALIVE, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_RCO_SPMI, 49152000, EMPTY_CAL_ID),
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
    FIXEDRATE(AOCCSIS_OSCCLK_CMU_AOCCSIS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(AOCCSIS_OSCCLK_AOCCSIS, 76800000, EMPTY_CAL_ID),
// AUD_AUD
    FIXEDRATE(AUD_OSCCLK_AUD, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_CLK_RCO_AUD, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_CP_PCMC_CLK, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_OSCCLK_CMU_AUD, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK0, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK1, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK2, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK3, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK4, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK5, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK6, 100000000, EMPTY_CAL_ID),
// BRP_BRP
    FIXEDRATE(BRP_OSCCLK_CMU_BRP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(BRP_OSCCLK_BRP, 76800000, EMPTY_CAL_ID),
// CHUB_CHUB
    FIXEDRATE(CHUB_OSCCLK_CMU_CHUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CHUB_OSCCLK_CHUB, 24576000, EMPTY_CAL_ID),
// CHUBVTS_CHUBVTS
    FIXEDRATE(CHUBVTS_OSCCLK_CMU_CHUBVTS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CHUBVTS_OSCCLK_CHUBVTS, 76800000, EMPTY_CAL_ID),
// CMGP_CMGP
    FIXEDRATE(CMGP_OSCCLK_CMU_CMGP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CMGP_OSCCLK_CMGP, 24576000, EMPTY_CAL_ID),
// CPUCL0_GLB_CPUCL0_GLB
    FIXEDRATE(CPUCL0_GLB_OSCCLK_CMU_CPUCL0_GLB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL0_GLB_OSCCLK_CPUCL0_GLB, 76800000, EMPTY_CAL_ID),
// CPUCL0_CPUCL0
    FIXEDRATE(CPUCL0_OSCCLK_CPUCL0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL0_OSCCLK_CMU_CPUCL0, 76800000, EMPTY_CAL_ID),
// CPUCL1H_CPUCL1H
    FIXEDRATE(CPUCL1H_OSCCLK_CPUCL1H, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL1H_OSCCLK_CMU_CPUCL1H, 76800000, EMPTY_CAL_ID),
// CPUCL1L_CPUCL1L
    FIXEDRATE(CPUCL1L_OSCCLK_CPUCL1L, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL1L_OSCCLK_CMU_CPUCL1L, 76800000, EMPTY_CAL_ID),
// CPUCL2_CPUCL2
    FIXEDRATE(CPUCL2_OSCCLK_CPUCL2, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL2_OSCCLK_CMU_CPUCL2, 76800000, EMPTY_CAL_ID),
// CSIS_CSIS
    FIXEDRATE(CSIS_OSCCLK_CMU_CSIS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CSIS_OSCCLK_CSIS, 76800000, EMPTY_CAL_ID),
// CSTAT_CSTAT
    FIXEDRATE(CSTAT_OSCCLK_CMU_CSTAT, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CSTAT_OSCCLK_CSTAT, 76800000, EMPTY_CAL_ID),
// DBGCORE_DBGCORE
    FIXEDRATE(DBGCORE_OSCCLK_CMU_DBGCORE, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DBGCORE_OSCCLK_DBGCORE, 76800000, EMPTY_CAL_ID),
// DLFE_DLFE
    FIXEDRATE(DLFE_OSCCLK_CMU_DLFE, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DLFE_OSCCLK_DLFE, 76800000, EMPTY_CAL_ID),
// DLNE_DLNE
    FIXEDRATE(DLNE_OSCCLK_CMU_DLNE, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DLNE_OSCCLK_DLNE, 76800000, EMPTY_CAL_ID),
// DNC_DNC
    FIXEDRATE(DNC_OSCCLK_CMU_DNC, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DNC_OSCCLK_DNC, 76800000, EMPTY_CAL_ID),
// DPUB_DPUB
    FIXEDRATE(DPUB_OSCCLK_CMU_DPUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DPUB_OSCCLK_DPUB, 76800000, EMPTY_CAL_ID),
// DPUF0_DPUF0
    FIXEDRATE(DPUF0_OSCCLK_CMU_DPUF0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DPUF0_OSCCLK_DPUF0, 76800000, EMPTY_CAL_ID),
// DPUF1_DPUF1
    FIXEDRATE(DPUF1_OSCCLK_CMU_DPUF1, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DPUF1_OSCCLK_DPUF1, 76800000, EMPTY_CAL_ID),
// DSP_DSP
    FIXEDRATE(DSP_OSCCLK_CMU_DSP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DSP_OSCCLK_DSP, 76800000, EMPTY_CAL_ID),
// DSU_DSU
    FIXEDRATE(DSU_OSCCLK_DSU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DSU_OSCCLK_CMU_DSU, 76800000, EMPTY_CAL_ID),
// G3DCORE_G3DCORE
    FIXEDRATE(G3DCORE_OSCCLK_G3DCORE, 25650000, EMPTY_CAL_ID),
    FIXEDRATE(G3DCORE_OSCCLK_CMU_G3DCORE, 76800000, EMPTY_CAL_ID),
// G3D_G3D
    FIXEDRATE(G3D_OSCCLK_CMU_G3D, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(G3D_OSCCLK_G3D, 25650000, EMPTY_CAL_ID),
// GNPU_GNPU0
    FIXEDRATE(GNPU0_OSCCLK_CMU_GNPU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(GNPU0_OSCCLK_GNPU, 76800000, EMPTY_CAL_ID),
// GNPU_GNPU1
    FIXEDRATE(GNPU1_OSCCLK_CMU_GNPU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(GNPU1_OSCCLK_GNPU, 76800000, EMPTY_CAL_ID),
// HSI0_HSI0
    FIXEDRATE(HSI0_OSCCLK_CMU_HSI0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(HSI0_OSCCLK_HSI0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(HSI0_RTCCLK_HSI0, 32768, EMPTY_CAL_ID),
    FIXEDRATE(HSI0_OSCCLK_USB_LINK, 19200000, EMPTY_CAL_ID),
// HSI1_HSI1
    FIXEDRATE(HSI1_OSCCLK_CMU_HSI1, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(HSI1_OSCCLK_HSI1, 76800000, EMPTY_CAL_ID),
// ICPU_ICPU
    FIXEDRATE(ICPU_OSCCLK_CMU_ICPU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(ICPU_OSCCLK_ICPU, 76800000, EMPTY_CAL_ID),
// LME_LME
    FIXEDRATE(LME_OSCCLK_CMU_LME, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(LME_OSCCLK_LME, 76800000, EMPTY_CAL_ID),
// M2M_M2M
    FIXEDRATE(M2M_OSCCLK_CMU_M2M, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(M2M_OSCCLK_M2M, 76800000, EMPTY_CAL_ID),
// MCFP_MCFP
    FIXEDRATE(MCFP_OSCCLK_CMU_MCFP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MCFP_OSCCLK_MCFP, 76800000, EMPTY_CAL_ID),
// MCSC_MCSC
    FIXEDRATE(MCSC_OSCCLK_CMU_MCSC, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MCSC_OSCCLK_MCSC, 76800000, EMPTY_CAL_ID),
// MFC_MFC
    FIXEDRATE(MFC_OSCCLK_CMU_MFC, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MFC_OSCCLK_MFC, 76800000, EMPTY_CAL_ID),
// MFD_MFD
    FIXEDRATE(MFD_OSCCLK_CMU_MFD, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MFD_OSCCLK_MFD, 76800000, EMPTY_CAL_ID),
// MIF_MIF0
    FIXEDRATE(MIF0_DFTMUX_CLK_MIF_OSCCLK_PLL, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF0_OSCCLK_CMU_MIF, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF0_OSCCLK_MIF, 76800000, EMPTY_CAL_ID),
// MIF_MIF1
    FIXEDRATE(MIF1_DFTMUX_CLK_MIF_OSCCLK_PLL, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF1_OSCCLK_CMU_MIF, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF1_OSCCLK_MIF, 76800000, EMPTY_CAL_ID),
// MIF_MIF2
    FIXEDRATE(MIF2_DFTMUX_CLK_MIF_OSCCLK_PLL, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF2_OSCCLK_CMU_MIF, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF2_OSCCLK_MIF, 76800000, EMPTY_CAL_ID),
// MIF_MIF3
    FIXEDRATE(MIF3_DFTMUX_CLK_MIF_OSCCLK_PLL, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF3_OSCCLK_CMU_MIF, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF3_OSCCLK_MIF, 76800000, EMPTY_CAL_ID),
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
    FIXEDRATE(NOCL0_OSCCLK_CMU_NOCL0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL0_OSCCLK_NOCL0, 76800000, EMPTY_CAL_ID),
// NOCL1A_NOCL1A
    FIXEDRATE(NOCL1A_OSCCLK_CMU_NOCL1A, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL1A_OSCCLK_NOCL1A, 76800000, EMPTY_CAL_ID),
// NOCL1B_NOCL1B
    FIXEDRATE(NOCL1B_OSCCLK_CMU_NOCL1B, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL1B_OSCCLK_NOCL1B, 76800000, EMPTY_CAL_ID),
// NOCL2A_NOCL2A
    FIXEDRATE(NOCL2A_OSCCLK_CMU_NOCL2A, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL2A_OSCCLK_NOCL2A, 76800000, EMPTY_CAL_ID),
// NPUMEM_NPUMEM
    FIXEDRATE(NPUMEM_OSCCLK_CMU_NPUMEM, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NPUMEM_OSCCLK_NPUMEM, 76800000, EMPTY_CAL_ID),
// PERIC0_PERIC0
    FIXEDRATE(PERIC0_OSCCLK_CMU_PERIC0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PERIC0_OSCCLK_PERIC0, 76800000, EMPTY_CAL_ID),
// PERIC1_PERIC1
    FIXEDRATE(PERIC1_OSCCLK_CMU_PERIC1, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PERIC1_OSCCLK_PERIC1, 76800000, EMPTY_CAL_ID),
// PERIC2_PERIC2
    FIXEDRATE(PERIC2_OSCCLK_CMU_PERIC2, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PERIC2_OSCCLK_PERIC2, 76800000, EMPTY_CAL_ID),
// PERIS_PERIS
    FIXEDRATE(PERIS_OSCCLK_CMU_PERIS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PERIS_OSCCLK_PERIS, 25650000, EMPTY_CAL_ID),
// RGBP_RGBP
    FIXEDRATE(RGBP_OSCCLK_CMU_RGBP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(RGBP_OSCCLK_RGBP, 76800000, EMPTY_CAL_ID),
// S2D_S2D
    FIXEDRATE(S2D_DFTMUX_CLK_S2D_OSCCLK, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(S2D_OSCCLK_CMU_S2D, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(S2D_OSCCLK_S2D, 76800000, EMPTY_CAL_ID),
// SDMA_SDMA
    FIXEDRATE(SDMA_OSCCLK_CMU_SDMA, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(SDMA_OSCCLK_SDMA, 76800000, EMPTY_CAL_ID),
// SNPU_SNPU0
    FIXEDRATE(SNPU0_OSCCLK_CMU_SNPU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(SNPU0_OSCCLK_SNPU, 76800000, EMPTY_CAL_ID),
// SNPU_SNPU1
    FIXEDRATE(SNPU1_OSCCLK_CMU_SNPU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(SNPU1_OSCCLK_SNPU, 76800000, EMPTY_CAL_ID),
// SSP_SSP
    FIXEDRATE(SSP_OSCCLK_CMU_SSP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(SSP_OSCCLK_SSP, 76800000, EMPTY_CAL_ID),
// STRONG_STRONG
    FIXEDRATE(STRONG_OSCCLK_CMU_STRONG, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(STRONG_OSCCLK_STRONG, 76800000, EMPTY_CAL_ID),
// UFD_UFD
    FIXEDRATE(UFD_OSCCLK_CMU_UFD, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(UFD_OSCCLK_UFD, 76800000, EMPTY_CAL_ID),
// UFS_UFS
    FIXEDRATE(UFS_OSCCLK_CMU_UFS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(UFS_OSCCLK_UFS, 76800000, EMPTY_CAL_ID),
// UNPU_UNPU
    FIXEDRATE(UNPU_OSCCLK_CMU_UNPU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(UNPU_OSCCLK_UNPU, 76800000, EMPTY_CAL_ID),
// VTS_VTS
    FIXEDRATE(VTS_OSCCLK_CMU_VTS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(VTS_OSCCLK_VTS, 24576000, EMPTY_CAL_ID),
// YUVP_YUVP
    FIXEDRATE(YUVP_OSCCLK_CMU_YUVP, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(YUVP_OSCCLK_YUVP, 76800000, EMPTY_CAL_ID),
};
unsigned int cmucal_fixed_rate_size = ARRAY_SIZE(cmucal_fixed_rate_list);

/**************************** FIXEDFACTOR ****************************/
struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
// S5E9945.EVT0
// TOP_TOP
    FIXEDFACTOR(TOP_PLL_SHARED0_D1, TOP_PLL_SHARED0, 0),
    FIXEDFACTOR(TOP_PLL_SHARED0_D2, TOP_PLL_SHARED0, 1),
    FIXEDFACTOR(TOP_PLL_SHARED0_D3, TOP_PLL_SHARED0, 2),
    FIXEDFACTOR(TOP_PLL_SHARED0_D4, TOP_PLL_SHARED0, 3),
    FIXEDFACTOR(TOP_PLL_SHARED1_D1, TOP_PLL_SHARED1, 0),
    FIXEDFACTOR(TOP_PLL_SHARED1_D2, TOP_PLL_SHARED1, 1),
    FIXEDFACTOR(TOP_PLL_SHARED1_D3, TOP_PLL_SHARED1, 2),
    FIXEDFACTOR(TOP_PLL_SHARED1_D4, TOP_PLL_SHARED1, 3),
    FIXEDFACTOR(TOP_PLL_SHARED2_D1, TOP_PLL_SHARED2, 0),
    FIXEDFACTOR(TOP_PLL_SHARED2_D2, TOP_PLL_SHARED2, 1),
    FIXEDFACTOR(TOP_PLL_SHARED2_D3, TOP_PLL_SHARED2, 2),
    FIXEDFACTOR(TOP_PLL_SHARED2_D4, TOP_PLL_SHARED2, 3),
    FIXEDFACTOR(TOP_PLL_SHARED3_D1, TOP_PLL_SHARED3, 0),
    FIXEDFACTOR(TOP_PLL_SHARED3_D2, TOP_PLL_SHARED3, 1),
    FIXEDFACTOR(TOP_PLL_SHARED3_D3, TOP_PLL_SHARED3, 2),
    FIXEDFACTOR(TOP_PLL_SHARED3_D4, TOP_PLL_SHARED3, 3),
    FIXEDFACTOR(TOP_PLL_SHARED4_D1, TOP_PLL_SHARED4, 0),
    FIXEDFACTOR(TOP_PLL_SHARED4_D2, TOP_PLL_SHARED4, 1),
    FIXEDFACTOR(TOP_PLL_SHARED4_D3, TOP_PLL_SHARED4, 2),
    FIXEDFACTOR(TOP_PLL_SHARED4_D4, TOP_PLL_SHARED4, 3),
    FIXEDFACTOR(TOP_PLL_SHARED5_D1, TOP_PLL_SHARED5, 0),
    FIXEDFACTOR(TOP_PLL_SHARED5_D2, TOP_PLL_SHARED5, 1),
    FIXEDFACTOR(TOP_PLL_SHARED5_D3, TOP_PLL_SHARED5, 2),
    FIXEDFACTOR(TOP_PLL_SHARED5_D4, TOP_PLL_SHARED5, 3),
    FIXEDFACTOR(TOP_PLL_SHARED_MIF_D1, TOP_PLL_SHARED_MIF, 0),
    FIXEDFACTOR(TOP_PLL_SHARED_MIF_D2, TOP_PLL_SHARED_MIF, 1),
    FIXEDFACTOR(TOP_PLL_SHARED_MIF_D3, TOP_PLL_SHARED_MIF, 2),
    FIXEDFACTOR(TOP_PLL_SHARED_MIF_D4, TOP_PLL_SHARED_MIF, 3),
    FIXEDFACTOR(TOP_PLL_MMC_D1, TOP_PLL_MMC, 0),
    FIXEDFACTOR(TOP_PLL_MMC_D2, TOP_PLL_MMC, 1),
    FIXEDFACTOR(TOP_PLL_MMC_D3, TOP_PLL_MMC, 2),
    FIXEDFACTOR(TOP_PLL_MMC_D4, TOP_PLL_MMC, 3),
// ALIVE_ALIVE
// PMU_treeOnly_PMU
// AOCCSIS_AOCCSIS
// AUD_AUD
    FIXEDFACTOR(AUD_PLL_AUD_D1, AUD_PLL_AUD, 0),
    FIXEDFACTOR(AUD_PLL_AUD_D2, AUD_PLL_AUD, 1),
    FIXEDFACTOR(AUD_PLL_AUD_D3, AUD_PLL_AUD, 2),
    FIXEDFACTOR(AUD_PLL_AUD_D4, AUD_PLL_AUD, 3),
// BRP_BRP
// CHUB_CHUB
// CHUBVTS_CHUBVTS
// CMGP_CMGP
// CPUCL0_GLB_CPUCL0_GLB
// CPUCL0_CPUCL0
    FIXEDFACTOR(CPUCL0_PLL_CPUCL0_D1, CPUCL0_PLL_CPUCL0, 0),
    FIXEDFACTOR(CPUCL0_PLL_CPUCL0_D2, CPUCL0_PLL_CPUCL0, 1),
    FIXEDFACTOR(CPUCL0_PLL_CPUCL0_D3, CPUCL0_PLL_CPUCL0, 2),
    FIXEDFACTOR(CPUCL0_PLL_CPUCL0_D4, CPUCL0_PLL_CPUCL0, 3),
// CPUCL1H_CPUCL1H
    FIXEDFACTOR(CPUCL1H_PLL_CPUCL1H_D1, CPUCL1H_PLL_CPUCL1H, 0),
    FIXEDFACTOR(CPUCL1H_PLL_CPUCL1H_D2, CPUCL1H_PLL_CPUCL1H, 1),
    FIXEDFACTOR(CPUCL1H_PLL_CPUCL1H_D3, CPUCL1H_PLL_CPUCL1H, 2),
    FIXEDFACTOR(CPUCL1H_PLL_CPUCL1H_D4, CPUCL1H_PLL_CPUCL1H, 3),
// CPUCL1L_CPUCL1L
    FIXEDFACTOR(CPUCL1L_PLL_CPUCL1L_D1, CPUCL1L_PLL_CPUCL1L, 0),
    FIXEDFACTOR(CPUCL1L_PLL_CPUCL1L_D2, CPUCL1L_PLL_CPUCL1L, 1),
    FIXEDFACTOR(CPUCL1L_PLL_CPUCL1L_D3, CPUCL1L_PLL_CPUCL1L, 2),
    FIXEDFACTOR(CPUCL1L_PLL_CPUCL1L_D4, CPUCL1L_PLL_CPUCL1L, 3),
// CPUCL2_CPUCL2
    FIXEDFACTOR(CPUCL2_PLL_CPUCL2_D1, CPUCL2_PLL_CPUCL2, 0),
    FIXEDFACTOR(CPUCL2_PLL_CPUCL2_D2, CPUCL2_PLL_CPUCL2, 1),
    FIXEDFACTOR(CPUCL2_PLL_CPUCL2_D3, CPUCL2_PLL_CPUCL2, 2),
    FIXEDFACTOR(CPUCL2_PLL_CPUCL2_D4, CPUCL2_PLL_CPUCL2, 3),
// CSIS_CSIS
// CSTAT_CSTAT
// DBGCORE_DBGCORE
// DLFE_DLFE
// DLNE_DLNE
// DNC_DNC
// DPUB_DPUB
// DPUF0_DPUF0
// DPUF1_DPUF1
// DSP_DSP
// DSU_DSU
    FIXEDFACTOR(DSU_PLL_DSU_D1, DSU_PLL_DSU, 0),
    FIXEDFACTOR(DSU_PLL_DSU_D2, DSU_PLL_DSU, 1),
    FIXEDFACTOR(DSU_PLL_DSU_D3, DSU_PLL_DSU, 2),
    FIXEDFACTOR(DSU_PLL_DSU_D4, DSU_PLL_DSU, 3),
// G3DCORE_G3DCORE
    FIXEDFACTOR(G3DCORE_PLL_G3D_D1, G3DCORE_PLL_G3D, 0),
    FIXEDFACTOR(G3DCORE_PLL_G3D_D2, G3DCORE_PLL_G3D, 1),
    FIXEDFACTOR(G3DCORE_PLL_G3D_D3, G3DCORE_PLL_G3D, 2),
    FIXEDFACTOR(G3DCORE_PLL_G3D_D4, G3DCORE_PLL_G3D, 3),
    FIXEDFACTOR(G3DCORE_PLL_G3D1_D1, G3DCORE_PLL_G3D1, 0),
    FIXEDFACTOR(G3DCORE_PLL_G3D1_D2, G3DCORE_PLL_G3D1, 1),
    FIXEDFACTOR(G3DCORE_PLL_G3D1_D3, G3DCORE_PLL_G3D1, 2),
    FIXEDFACTOR(G3DCORE_PLL_G3D1_D4, G3DCORE_PLL_G3D1, 3),
// G3D_G3D
// GNPU_GNPU0
// GNPU_GNPU1
// HSI0_HSI0
// HSI1_HSI1
// ICPU_ICPU
// LME_LME
// M2M_M2M
// MCFP_MCFP
// MCSC_MCSC
// MFC_MFC
// MFD_MFD
// MIF_MIF0
// MIF_MIF1
// MIF_MIF2
// MIF_MIF3
// MODEM_treeOnly_MODEM
// NOCL0_NOCL0
// NOCL1A_NOCL1A
// NOCL1B_NOCL1B
// NOCL2A_NOCL2A
// NPUMEM_NPUMEM
// PERIC0_PERIC0
// PERIC1_PERIC1
// PERIC2_PERIC2
// PERIS_PERIS
// RGBP_RGBP
// S2D_S2D
// SDMA_SDMA
// SNPU_SNPU0
// SNPU_SNPU1
// SSP_SSP
// STRONG_STRONG
// UFD_UFD
// UFS_UFS
// UNPU_UNPU
// VTS_VTS
// YUVP_YUVP
};
unsigned int cmucal_fixed_factor_size = ARRAY_SIZE(cmucal_fixed_factor_list);
