#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017d015c4870 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v0000017d0162cd40_0 .net "ALUout", 63 0, v0000017d015ccba0_0;  1 drivers
v0000017d0162d100_0 .var "clock", 0 0;
v0000017d0162d240_0 .net "counter", 63 0, v0000017d015cc7e0_0;  1 drivers
v0000017d0162ce80_0 .net "instruction", 31 0, v0000017d015cc2e0_0;  1 drivers
v0000017d0162cf20_0 .net "memdata", 63 0, v0000017d01627070_0;  1 drivers
v0000017d0162cfc0_0 .net "read1", 63 0, v0000017d016271b0_0;  1 drivers
v0000017d0162c480_0 .net "read2", 63 0, v0000017d01628b50_0;  1 drivers
S_0000017d015b0170 .scope module, "cpu" "cpu" 2 13, 3 13 0, S_0000017d015c4870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 64 "read1";
    .port_info 4 /OUTPUT 64 "read2";
    .port_info 5 /OUTPUT 64 "ALU_out";
    .port_info 6 /OUTPUT 64 "mem_data";
L_0000017d015bad80 .functor AND 1, v0000017d01627b10_0, v0000017d015cc600_0, C4<1>, C4<1>;
L_0000017d015ba370 .functor OR 1, L_0000017d015bad80, v0000017d01628650_0, C4<0>, C4<0>;
v0000017d016276b0_0 .net "ALUCtrl", 3 0, v0000017d01628dd0_0;  1 drivers
v0000017d01628510_0 .net "ALUSrc", 0 0, v0000017d01627110_0;  1 drivers
v0000017d016285b0_0 .net "ALU_out", 63 0, v0000017d015ccba0_0;  alias, 1 drivers
v0000017d01628970_0 .net "AluOp", 1 0, v0000017d016283d0_0;  1 drivers
v0000017d01628f10_0 .net "Branch", 0 0, v0000017d01627b10_0;  1 drivers
v0000017d01627750_0 .net "RegWrite", 0 0, v0000017d01627890_0;  1 drivers
v0000017d0162d6a0_0 .net "UncBranch", 0 0, v0000017d01628650_0;  1 drivers
v0000017d0162bee0_0 .net "Zero", 0 0, v0000017d015cc600_0;  1 drivers
v0000017d0162c5c0_0 .net *"_ivl_12", 0 0, L_0000017d015bad80;  1 drivers
v0000017d0162c3e0_0 .net "clock", 0 0, v0000017d0162d100_0;  1 drivers
v0000017d0162bf80_0 .net "counter", 63 0, v0000017d015cc7e0_0;  alias, 1 drivers
v0000017d0162cac0_0 .net "en_jump", 0 0, L_0000017d015ba370;  1 drivers
v0000017d0162b8a0_0 .net "instruction", 31 0, v0000017d015cc2e0_0;  alias, 1 drivers
v0000017d0162be40_0 .net "jump_address", 63 0, v0000017d015ccd80_0;  1 drivers
v0000017d0162d1a0_0 .net "mem_data", 63 0, v0000017d01627070_0;  alias, 1 drivers
v0000017d0162cca0_0 .net "memtoreg", 0 0, v0000017d01628470_0;  1 drivers
v0000017d0162d560_0 .net "out_ALUSrc", 63 0, v0000017d01627bb0_0;  1 drivers
v0000017d0162cde0_0 .net "out_reg2loc", 4 0, v0000017d01627c50_0;  1 drivers
v0000017d0162c020_0 .net "read1", 63 0, v0000017d016271b0_0;  alias, 1 drivers
v0000017d0162c660_0 .net "read2", 63 0, v0000017d01628b50_0;  alias, 1 drivers
v0000017d0162d060_0 .net "readmem_en", 0 0, v0000017d01627d90_0;  1 drivers
v0000017d0162b940_0 .net "reg2loc", 0 0, v0000017d01628e70_0;  1 drivers
v0000017d0162c340_0 .net "sign_extended_address", 63 0, v0000017d01628290_0;  1 drivers
v0000017d0162c980_0 .net "write_data", 63 0, v0000017d016277f0_0;  1 drivers
v0000017d0162b9e0_0 .net "writemem_en", 0 0, v0000017d01627e30_0;  1 drivers
L_0000017d0162d4c0 .part v0000017d015cc2e0_0, 16, 5;
L_0000017d0162c0c0 .part v0000017d015cc2e0_0, 0, 5;
L_0000017d0162bc60 .part v0000017d015cc2e0_0, 5, 5;
L_0000017d0162d420 .part v0000017d015cc2e0_0, 0, 5;
L_0000017d0162d2e0 .part v0000017d015cc2e0_0, 21, 11;
L_0000017d0162cb60 .part v0000017d015cc2e0_0, 21, 11;
S_0000017d015b0300 .scope module, "ALU" "alu" 3 56, 4 2 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000017d015cca60_0 .net "A", 63 0, v0000017d016271b0_0;  alias, 1 drivers
v0000017d015cc560_0 .net "ALUctr", 3 0, v0000017d01628dd0_0;  alias, 1 drivers
v0000017d015ccf60_0 .net "B", 63 0, v0000017d01627bb0_0;  alias, 1 drivers
v0000017d015ccba0_0 .var "Out", 63 0;
v0000017d015cc600_0 .var "Zero", 0 0;
E_0000017d015c9f30 .event anyedge, v0000017d015cc560_0, v0000017d015cca60_0, v0000017d015ccf60_0, v0000017d015ccba0_0;
S_0000017d015b0490 .scope module, "JumpAdder" "alu" 3 84, 4 2 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000017d015ccb00_0 .net "A", 63 0, v0000017d015cc7e0_0;  alias, 1 drivers
L_0000017d016b0088 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000017d015cc6a0_0 .net "ALUctr", 3 0, L_0000017d016b0088;  1 drivers
v0000017d015ccc40_0 .net "B", 63 0, v0000017d01628290_0;  alias, 1 drivers
v0000017d015ccd80_0 .var "Out", 63 0;
v0000017d015cce20_0 .var "Zero", 0 0;
E_0000017d015c96b0 .event anyedge, v0000017d015cc6a0_0, v0000017d015ccb00_0, v0000017d015ccc40_0, v0000017d015ccd80_0;
S_0000017d014ce470 .scope module, "PC" "pc" 3 28, 5 3 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "jump";
    .port_info 2 /INPUT 1 "en_jump";
    .port_info 3 /OUTPUT 64 "counter";
v0000017d015ccec0_0 .net "clock", 0 0, v0000017d0162d100_0;  alias, 1 drivers
v0000017d015cc7e0_0 .var "counter", 63 0;
v0000017d015cc880_0 .net "en_jump", 0 0, L_0000017d015ba370;  alias, 1 drivers
v0000017d015cd000_0 .net "jump", 63 0, v0000017d015ccd80_0;  alias, 1 drivers
E_0000017d015ca570 .event negedge, v0000017d015ccec0_0;
S_0000017d014ce600 .scope module, "ROM" "rom" 3 32, 6 3 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
v0000017d015cd0a0_0 .net "clock", 0 0, v0000017d0162d100_0;  alias, 1 drivers
v0000017d015cc1a0_0 .net "counter", 63 0, v0000017d015cc7e0_0;  alias, 1 drivers
v0000017d015cc2e0_0 .var "instruction", 31 0;
v0000017d015cc380 .array "instructions", 0 31, 31 0;
S_0000017d014ce790 .scope module, "aluctrl" "aluctrl" 3 60, 7 1 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION";
    .port_info 2 /OUTPUT 4 "ALU_Out";
v0000017d01628bf0_0 .net "ALU_INSTRUCTION", 10 0, L_0000017d0162d2e0;  1 drivers
v0000017d016286f0_0 .net "ALU_Op", 1 0, v0000017d016283d0_0;  alias, 1 drivers
v0000017d01628dd0_0 .var "ALU_Out", 3 0;
E_0000017d015cb0b0 .event anyedge, v0000017d016286f0_0, v0000017d01628bf0_0;
S_0000017d0158cd30 .scope module, "alusrc_mux" "alusrc_mux" 3 51, 8 1 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "reg2";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 64 "out";
v0000017d01627250_0 .net "address", 63 0, v0000017d01628290_0;  alias, 1 drivers
v0000017d01628a10_0 .net "alusrc", 0 0, v0000017d01627110_0;  alias, 1 drivers
v0000017d01627bb0_0 .var "out", 63 0;
v0000017d016274d0_0 .net "reg2", 63 0, v0000017d01628b50_0;  alias, 1 drivers
E_0000017d015cac70 .event anyedge, v0000017d01628a10_0, v0000017d016274d0_0, v0000017d015ccc40_0;
S_0000017d0158cec0 .scope module, "control_unit" "control_unit" 3 76, 9 1 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "Instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "UncBranch";
    .port_info 9 /OUTPUT 2 "AluOp";
v0000017d01627110_0 .var "ALUSrc", 0 0;
v0000017d016283d0_0 .var "AluOp", 1 0;
v0000017d01627b10_0 .var "Branch", 0 0;
v0000017d01627930_0 .net "Instruction", 10 0, L_0000017d0162cb60;  1 drivers
v0000017d01627d90_0 .var "MemRead", 0 0;
v0000017d01627e30_0 .var "MemWrite", 0 0;
v0000017d01628470_0 .var "MemtoReg", 0 0;
v0000017d01628e70_0 .var "Reg2Loc", 0 0;
v0000017d01627890_0 .var "RegWrite", 0 0;
v0000017d01628650_0 .var "UncBranch", 0 0;
E_0000017d015ca3b0 .event anyedge, v0000017d01627930_0;
S_0000017d0158d050 .scope module, "memtoreg_mux" "memtoreg_mux" 3 68, 10 3 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "ALU_result";
    .port_info 1 /INPUT 64 "data";
    .port_info 2 /INPUT 1 "src";
    .port_info 3 /OUTPUT 64 "out";
v0000017d01627570_0 .net "ALU_result", 63 0, v0000017d015ccba0_0;  alias, 1 drivers
v0000017d01627a70_0 .net "data", 63 0, v0000017d01627070_0;  alias, 1 drivers
v0000017d016277f0_0 .var "out", 63 0;
v0000017d01627ed0_0 .net "src", 0 0, v0000017d01628470_0;  alias, 1 drivers
E_0000017d015cb0f0 .event anyedge, v0000017d01628470_0, v0000017d015ccba0_0, v0000017d01627a70_0;
S_0000017d01594c10 .scope module, "ram" "ram" 3 64, 11 4 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /INPUT 1 "read_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "out";
v0000017d016279d0_0 .net "address", 63 0, v0000017d015ccba0_0;  alias, 1 drivers
v0000017d01628330 .array "data", 0 31, 63 0;
v0000017d01628c90_0 .net "data_in", 63 0, v0000017d01628b50_0;  alias, 1 drivers
v0000017d01628790_0 .var/i "initCount", 31 0;
v0000017d01627070_0 .var "out", 63 0;
v0000017d016272f0_0 .net "read_en", 0 0, v0000017d01627d90_0;  alias, 1 drivers
v0000017d01628ab0_0 .net "write_en", 0 0, v0000017d01627e30_0;  alias, 1 drivers
E_0000017d015cb170/0 .event anyedge, v0000017d01627e30_0, v0000017d016274d0_0, v0000017d015ccba0_0, v0000017d01627d90_0;
v0000017d01628330_0 .array/port v0000017d01628330, 0;
v0000017d01628330_1 .array/port v0000017d01628330, 1;
v0000017d01628330_2 .array/port v0000017d01628330, 2;
v0000017d01628330_3 .array/port v0000017d01628330, 3;
E_0000017d015cb170/1 .event anyedge, v0000017d01628330_0, v0000017d01628330_1, v0000017d01628330_2, v0000017d01628330_3;
v0000017d01628330_4 .array/port v0000017d01628330, 4;
v0000017d01628330_5 .array/port v0000017d01628330, 5;
v0000017d01628330_6 .array/port v0000017d01628330, 6;
v0000017d01628330_7 .array/port v0000017d01628330, 7;
E_0000017d015cb170/2 .event anyedge, v0000017d01628330_4, v0000017d01628330_5, v0000017d01628330_6, v0000017d01628330_7;
v0000017d01628330_8 .array/port v0000017d01628330, 8;
v0000017d01628330_9 .array/port v0000017d01628330, 9;
v0000017d01628330_10 .array/port v0000017d01628330, 10;
v0000017d01628330_11 .array/port v0000017d01628330, 11;
E_0000017d015cb170/3 .event anyedge, v0000017d01628330_8, v0000017d01628330_9, v0000017d01628330_10, v0000017d01628330_11;
v0000017d01628330_12 .array/port v0000017d01628330, 12;
v0000017d01628330_13 .array/port v0000017d01628330, 13;
v0000017d01628330_14 .array/port v0000017d01628330, 14;
v0000017d01628330_15 .array/port v0000017d01628330, 15;
E_0000017d015cb170/4 .event anyedge, v0000017d01628330_12, v0000017d01628330_13, v0000017d01628330_14, v0000017d01628330_15;
v0000017d01628330_16 .array/port v0000017d01628330, 16;
v0000017d01628330_17 .array/port v0000017d01628330, 17;
v0000017d01628330_18 .array/port v0000017d01628330, 18;
v0000017d01628330_19 .array/port v0000017d01628330, 19;
E_0000017d015cb170/5 .event anyedge, v0000017d01628330_16, v0000017d01628330_17, v0000017d01628330_18, v0000017d01628330_19;
v0000017d01628330_20 .array/port v0000017d01628330, 20;
v0000017d01628330_21 .array/port v0000017d01628330, 21;
v0000017d01628330_22 .array/port v0000017d01628330, 22;
v0000017d01628330_23 .array/port v0000017d01628330, 23;
E_0000017d015cb170/6 .event anyedge, v0000017d01628330_20, v0000017d01628330_21, v0000017d01628330_22, v0000017d01628330_23;
v0000017d01628330_24 .array/port v0000017d01628330, 24;
v0000017d01628330_25 .array/port v0000017d01628330, 25;
v0000017d01628330_26 .array/port v0000017d01628330, 26;
v0000017d01628330_27 .array/port v0000017d01628330, 27;
E_0000017d015cb170/7 .event anyedge, v0000017d01628330_24, v0000017d01628330_25, v0000017d01628330_26, v0000017d01628330_27;
v0000017d01628330_28 .array/port v0000017d01628330, 28;
v0000017d01628330_29 .array/port v0000017d01628330, 29;
v0000017d01628330_30 .array/port v0000017d01628330, 30;
v0000017d01628330_31 .array/port v0000017d01628330, 31;
E_0000017d015cb170/8 .event anyedge, v0000017d01628330_28, v0000017d01628330_29, v0000017d01628330_30, v0000017d01628330_31;
E_0000017d015cb170 .event/or E_0000017d015cb170/0, E_0000017d015cb170/1, E_0000017d015cb170/2, E_0000017d015cb170/3, E_0000017d015cb170/4, E_0000017d015cb170/5, E_0000017d015cb170/6, E_0000017d015cb170/7, E_0000017d015cb170/8;
S_0000017d01594ed0 .scope module, "reg2loc_mux" "reg2loc_mux" 3 36, 12 1 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "in_cable";
    .port_info 3 /OUTPUT 5 "out";
v0000017d01627f70_0 .net "a", 4 0, L_0000017d0162d4c0;  1 drivers
v0000017d01627610_0 .net "b", 4 0, L_0000017d0162c0c0;  1 drivers
v0000017d01627390_0 .net "in_cable", 0 0, v0000017d01628e70_0;  alias, 1 drivers
v0000017d01627c50_0 .var "out", 4 0;
E_0000017d015caff0 .event anyedge, v0000017d01628e70_0, v0000017d01627f70_0, v0000017d01627610_0;
S_0000017d01590aa0 .scope module, "regs" "regs" 3 40, 13 4 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "add1";
    .port_info 2 /INPUT 5 "add2";
    .port_info 3 /INPUT 5 "write_add";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_1";
    .port_info 7 /OUTPUT 64 "read_2";
v0000017d01628830_0 .net "add1", 4 0, L_0000017d0162bc60;  1 drivers
v0000017d01627cf0_0 .net "add2", 4 0, v0000017d01627c50_0;  alias, 1 drivers
v0000017d01628010_0 .net "clock", 0 0, v0000017d0162d100_0;  alias, 1 drivers
v0000017d01627430_0 .var/i "i", 31 0;
v0000017d016271b0_0 .var "read_1", 63 0;
v0000017d01628b50_0 .var "read_2", 63 0;
v0000017d016288d0 .array "regs", 0 31, 63 0;
v0000017d01628d30_0 .net "write_add", 4 0, L_0000017d0162d420;  1 drivers
v0000017d016280b0_0 .net "write_data", 63 0, v0000017d016277f0_0;  alias, 1 drivers
v0000017d01628150_0 .net "write_en", 0 0, v0000017d01627890_0;  alias, 1 drivers
E_0000017d015cabf0 .event posedge, v0000017d015ccec0_0;
S_0000017d01590c30 .scope module, "sign_extender" "sign_extender" 3 88, 14 4 0, S_0000017d015b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
v0000017d016281f0_0 .net "in", 31 0, v0000017d015cc2e0_0;  alias, 1 drivers
v0000017d01628290_0 .var "out", 63 0;
E_0000017d015cacb0 .event anyedge, v0000017d015cc2e0_0, v0000017d015ccc40_0;
    .scope S_0000017d014ce470;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000017d015cc7e0_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000017d014ce470;
T_1 ;
    %wait E_0000017d015ca570;
    %load/vec4 v0000017d015cc880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000017d015cd000_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000017d015cc7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017d015cc7e0_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000017d015cc7e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017d014ce600;
T_2 ;
    %vpi_call 6 13 "$readmemb", "instructions.txt", v0000017d015cc380 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000017d014ce600;
T_3 ;
    %wait E_0000017d015ca570;
    %ix/getv 4, v0000017d015cc1a0_0;
    %load/vec4a v0000017d015cc380, 4;
    %assign/vec4 v0000017d015cc2e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017d01594ed0;
T_4 ;
    %wait E_0000017d015caff0;
    %load/vec4 v0000017d01627390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000017d01627f70_0;
    %assign/vec4 v0000017d01627c50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017d01627610_0;
    %assign/vec4 v0000017d01627c50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017d01590aa0;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d016288d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017d01627430_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017d01627430_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017d01627430_0;
    %pad/s 64;
    %ix/getv/s 3, v0000017d01627430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d016288d0, 0, 4;
    %load/vec4 v0000017d01627430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017d01627430_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000017d01590aa0;
T_6 ;
    %wait E_0000017d015cabf0;
    %load/vec4 v0000017d01628830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017d016288d0, 4;
    %store/vec4 v0000017d016271b0_0, 0, 64;
    %load/vec4 v0000017d01627cf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017d016288d0, 4;
    %store/vec4 v0000017d01628b50_0, 0, 64;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017d01590aa0;
T_7 ;
    %wait E_0000017d015ca570;
    %load/vec4 v0000017d01628150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017d016280b0_0;
    %load/vec4 v0000017d01628d30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000017d016288d0, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017d0158cd30;
T_8 ;
    %wait E_0000017d015cac70;
    %load/vec4 v0000017d01628a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000017d016274d0_0;
    %assign/vec4 v0000017d01627bb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017d01627250_0;
    %assign/vec4 v0000017d01627bb0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000017d015b0300;
T_9 ;
    %wait E_0000017d015c9f30;
    %load/vec4 v0000017d015cc560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000017d015cca60_0;
    %load/vec4 v0000017d015ccf60_0;
    %and;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0000017d015cca60_0;
    %load/vec4 v0000017d015ccf60_0;
    %or;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000017d015cca60_0;
    %load/vec4 v0000017d015ccf60_0;
    %add;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000017d015cca60_0;
    %load/vec4 v0000017d015ccf60_0;
    %sub;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000017d015cca60_0;
    %load/vec4 v0000017d015ccf60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000017d015cca60_0;
    %load/vec4 v0000017d015ccf60_0;
    %or;
    %inv;
    %assign/vec4 v0000017d015ccba0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0000017d015ccba0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d015cc600_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d015cc600_0, 0;
T_9.11 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000017d014ce790;
T_10 ;
    %wait E_0000017d015cb0b0;
    %load/vec4 v0000017d016286f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017d01628dd0_0, 0, 4;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017d01628dd0_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000017d01628bf0_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017d01628dd0_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017d01628dd0_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017d01628dd0_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017d01628dd0_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000017d01594c10;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017d01628790_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000017d01628790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000017d01628790_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v0000017d01628790_0;
    %store/vec4a v0000017d01628330, 4, 0;
    %load/vec4 v0000017d01628790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017d01628790_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0000017d01594c10;
T_12 ;
    %wait E_0000017d015cb170;
    %load/vec4 v0000017d01628ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000017d01628c90_0;
    %ix/getv 3, v0000017d016279d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017d01628330, 0, 4;
T_12.0 ;
    %load/vec4 v0000017d016272f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0000017d016279d0_0;
    %load/vec4a v0000017d01628330, 4;
    %assign/vec4 v0000017d01627070_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000017d0158d050;
T_13 ;
    %wait E_0000017d015cb0f0;
    %load/vec4 v0000017d01627ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000017d01627570_0;
    %assign/vec4 v0000017d016277f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000017d01627a70_0;
    %assign/vec4 v0000017d016277f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000017d0158cec0;
T_14 ;
    %wait E_0000017d015ca3b0;
    %load/vec4 v0000017d01627930_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_14.3, 4;
    %dup/vec4;
    %pushi/vec4 1880, 776, 11;
    %cmp/x;
    %jmp/1 T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017d016283d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628650_0, 0;
    %jmp T_14.6;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01628470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017d016283d0_0, 0;
    %jmp T_14.6;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01628e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01628470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017d016283d0_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01628e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628650_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017d016283d0_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01628650_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017d016283d0_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d01627890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01627b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017d016283d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d01628650_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000017d015b0490;
T_15 ;
    %wait E_0000017d015c96b0;
    %load/vec4 v0000017d015cc6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0000017d015ccb00_0;
    %load/vec4 v0000017d015ccc40_0;
    %and;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0000017d015ccb00_0;
    %load/vec4 v0000017d015ccc40_0;
    %or;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0000017d015ccb00_0;
    %load/vec4 v0000017d015ccc40_0;
    %add;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000017d015ccb00_0;
    %load/vec4 v0000017d015ccc40_0;
    %sub;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0000017d015ccb00_0;
    %load/vec4 v0000017d015ccc40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0000017d015ccb00_0;
    %load/vec4 v0000017d015ccc40_0;
    %or;
    %inv;
    %assign/vec4 v0000017d015ccd80_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %load/vec4 v0000017d015ccd80_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d015cce20_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d015cce20_0, 0;
T_15.11 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000017d01590c30;
T_16 ;
    %wait E_0000017d015cacb0;
    %load/vec4 v0000017d016281f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000017d016281f0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017d01628290_0, 4, 5;
    %load/vec4 v0000017d01628290_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017d01628290_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000017d016281f0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000017d016281f0_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017d01628290_0, 4, 5;
    %load/vec4 v0000017d01628290_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017d01628290_0, 4, 5;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000017d016281f0_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017d01628290_0, 4, 5;
    %load/vec4 v0000017d01628290_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017d01628290_0, 4, 5;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000017d015c4870;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0000017d0162d100_0;
    %inv;
    %store/vec4 v0000017d0162d100_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017d015c4870;
T_18 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017d015b0170 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d0162d100_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU_64.v";
    "./PC.v";
    "./Rom.v";
    "./Aluctrl.v";
    "./ALUSrc_mux.v";
    "./control_unit.v";
    "./MemtoReg_mux.v";
    "./Ram.v";
    "./Reg2loc_mux.v";
    "./Regs.v";
    "./Sign_extender.v";
