-- Project:   Voltron Main
-- Generated: 09/11/2016 21:08:53
-- PSoC Creator  3.3 CP3

ENTITY \Voltron Main\ IS
    PORT(
        SPI_SS(0)_PAD : IN std_ulogic;
        Pin_LED_PWMB(0)_PAD : OUT std_ulogic;
        SPI_MISO(0)_PAD : OUT std_ulogic;
        Pin_LED_PWMA(0)_PAD : OUT std_ulogic;
        SPI_SCLK(0)_PAD : IN std_ulogic;
        SPI_MOSI(0)_PAD : IN std_ulogic;
        I2C_Pins(0)_PAD : INOUT std_ulogic;
        I2C_Pins(1)_PAD : INOUT std_ulogic;
        Pin_test1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Voltron Main\;

ARCHITECTURE __DEFAULT__ OF \Voltron Main\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Dedicated_Output_1__PA : bit;
    SIGNAL Dedicated_Output__PA : bit;
    SIGNAL I2C_Pins(0)__PA : bit;
    SIGNAL I2C_Pins(1)__PA : bit;
    SIGNAL Net_124 : bit;
    SIGNAL Net_16 : bit;
    SIGNAL Net_17 : bit;
    ATTRIBUTE udbclken_assigned OF Net_17 : SIGNAL IS "False";
    SIGNAL Net_1821 : bit;
    ATTRIBUTE placement_force OF Net_1821 : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_20 : bit;
    ATTRIBUTE placement_force OF Net_20 : SIGNAL IS "U(2,3,B)3";
    SIGNAL Net_4221 : bit;
    SIGNAL Net_4245 : bit;
    SIGNAL Net_5352 : bit;
    SIGNAL Net_6689 : bit;
    SIGNAL Net_6690 : bit;
    SIGNAL Net_6692 : bit;
    SIGNAL Net_74 : bit;
    SIGNAL Net_7906 : bit;
    SIGNAL Net_7955 : bit;
    SIGNAL Net_8027 : bit;
    SIGNAL Net_8028 : bit;
    ATTRIBUTE placement_force OF Net_8028 : SIGNAL IS "U(2,0,A)2";
    SIGNAL Net_8030 : bit;
    SIGNAL Net_8031 : bit;
    ATTRIBUTE placement_force OF Net_8031 : SIGNAL IS "U(2,2,B)2";
    SIGNAL Net_8106 : bit;
    SIGNAL Net_8108 : bit;
    SIGNAL Net_8109 : bit;
    SIGNAL Net_8117 : bit;
    SIGNAL Net_8127 : bit;
    SIGNAL Net_8131 : bit;
    SIGNAL Net_8142 : bit;
    SIGNAL Net_8147 : bit;
    SIGNAL Net_8212 : bit;
    SIGNAL Net_8220 : bit;
    ATTRIBUTE placement_force OF Net_8220 : SIGNAL IS "U(3,0,A)1";
    SIGNAL Net_8232 : bit;
    SIGNAL Pin_DAC1(0)__PA : bit;
    SIGNAL Pin_DAC2(0)__PA : bit;
    SIGNAL Pin_DAC3(0)__PA : bit;
    SIGNAL Pin_DAC4(0)__PA : bit;
    SIGNAL Pin_DACREF(0)__PA : bit;
    SIGNAL Pin_LED_AMPA(0)__PA : bit;
    SIGNAL Pin_LED_AMPB(0)__PA : bit;
    SIGNAL Pin_LED_PWMA(0)__PA : bit;
    SIGNAL Pin_LED_PWMB(0)__PA : bit;
    SIGNAL Pin_TIA1(0)__PA : bit;
    SIGNAL Pin_TIA1P5(0)__PA : bit;
    SIGNAL Pin_TIA2(0)__PA : bit;
    SIGNAL Pin_TIA3(0)__PA : bit;
    SIGNAL Pin_TIA3P5(0)__PA : bit;
    SIGNAL Pin_TIA4(0)__PA : bit;
    SIGNAL Pin_VDDAdiv2(0)__PA : bit;
    SIGNAL Pin_test1(0)__PA : bit;
    SIGNAL SPI_MISO(0)__PA : bit;
    SIGNAL SPI_MOSI(0)__PA : bit;
    SIGNAL SPI_SCLK(0)__PA : bit;
    SIGNAL SPI_SS(0)__PA : bit;
    SIGNAL \\\DelSig:Bypass_P03(0)\\__PA\ : bit;
    SIGNAL \DelSig:Net_245_0\ : bit;
    SIGNAL \DelSig:Net_245_1\ : bit;
    SIGNAL \DelSig:Net_245_2\ : bit;
    SIGNAL \DelSig:Net_245_3\ : bit;
    SIGNAL \DelSig:Net_245_4\ : bit;
    SIGNAL \DelSig:Net_245_5\ : bit;
    SIGNAL \DelSig:Net_245_6\ : bit;
    SIGNAL \DelSig:Net_245_7\ : bit;
    SIGNAL \DelSig:Net_488\ : bit;
    ATTRIBUTE global_signal OF \DelSig:Net_488\ : SIGNAL IS true;
    SIGNAL \DelSig:Net_488_adig\ : bit;
    SIGNAL \DelSig:Net_488_adig_local\ : bit;
    SIGNAL \DelSig:Net_488_local\ : bit;
    SIGNAL \DelSig:Net_93\ : bit;
    ATTRIBUTE global_signal OF \DelSig:Net_93\ : SIGNAL IS true;
    SIGNAL \DelSig:Net_93_local\ : bit;
    SIGNAL \DelSig:aclock\ : bit;
    SIGNAL \DelSig:mod_dat_0\ : bit;
    SIGNAL \DelSig:mod_dat_1\ : bit;
    SIGNAL \DelSig:mod_dat_2\ : bit;
    SIGNAL \DelSig:mod_dat_3\ : bit;
    SIGNAL \DelSig:mod_reset\ : bit;
    SIGNAL \Filter:Net_8\ : bit;
    SIGNAL \Filter:Net_9\ : bit;
    SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \FreqDiv_1:count_0\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_0\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \FreqDiv_1:count_1\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_1\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \FreqDiv_1:count_2\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_2\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \FreqDiv_1:count_3\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_3\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \FreqDiv_1:count_4\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_4\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \FreqDiv_1:count_5\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_5\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \FreqDiv_1:count_6\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_6\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \FreqDiv_1:count_7\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_7\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \FreqDiv_1:count_8\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_8\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \FreqDiv_1:count_9\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_9\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \FreqDiv_1:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:not_last_reset\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \I2C:Net_172\ : bit;
    SIGNAL \I2C:Net_173\ : bit;
    SIGNAL \I2C:Net_174\ : bit;
    SIGNAL \I2C:Net_175\ : bit;
    SIGNAL \I2C:Net_175_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_181\ : bit;
    SIGNAL \I2C:Net_181_SYNCOUT\ : bit;
    SIGNAL \PGA_Inv_1:Net_30\ : bit;
    SIGNAL \PGA_Inv_2:Net_30\ : bit;
    SIGNAL \PWM1:Net_54\ : bit;
    SIGNAL \PWM1:Net_63\ : bit;
    SIGNAL \PWM2:Net_54\ : bit;
    SIGNAL \PWM2:Net_63\ : bit;
    SIGNAL \\\SAR1:Bypass(0)\\__PA\ : bit;
    SIGNAL \SAR1:Net_207_0\ : bit;
    SIGNAL \SAR1:Net_207_10\ : bit;
    SIGNAL \SAR1:Net_207_11\ : bit;
    SIGNAL \SAR1:Net_207_1\ : bit;
    SIGNAL \SAR1:Net_207_2\ : bit;
    SIGNAL \SAR1:Net_207_3\ : bit;
    SIGNAL \SAR1:Net_207_4\ : bit;
    SIGNAL \SAR1:Net_207_5\ : bit;
    SIGNAL \SAR1:Net_207_6\ : bit;
    SIGNAL \SAR1:Net_207_7\ : bit;
    SIGNAL \SAR1:Net_207_8\ : bit;
    SIGNAL \SAR1:Net_207_9\ : bit;
    SIGNAL \SAR1:Net_252\ : bit;
    SIGNAL \SAR1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \SAR1:Net_376\ : SIGNAL IS true;
    SIGNAL \SAR1:Net_376_local\ : bit;
    SIGNAL \\\SAR2:Bypass(0)\\__PA\ : bit;
    SIGNAL \SAR2:Net_207_0\ : bit;
    SIGNAL \SAR2:Net_207_10\ : bit;
    SIGNAL \SAR2:Net_207_11\ : bit;
    SIGNAL \SAR2:Net_207_1\ : bit;
    SIGNAL \SAR2:Net_207_2\ : bit;
    SIGNAL \SAR2:Net_207_3\ : bit;
    SIGNAL \SAR2:Net_207_4\ : bit;
    SIGNAL \SAR2:Net_207_5\ : bit;
    SIGNAL \SAR2:Net_207_6\ : bit;
    SIGNAL \SAR2:Net_207_7\ : bit;
    SIGNAL \SAR2:Net_207_8\ : bit;
    SIGNAL \SAR2:Net_207_9\ : bit;
    SIGNAL \SAR2:Net_252\ : bit;
    SIGNAL \SAR2:Net_376\ : bit;
    ATTRIBUTE global_signal OF \SAR2:Net_376\ : SIGNAL IS true;
    SIGNAL \SAR2:Net_376_local\ : bit;
    SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:byte_complete\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \SPIS:BSPIS:count_0\ : bit;
    SIGNAL \SPIS:BSPIS:count_1\ : bit;
    SIGNAL \SPIS:BSPIS:count_2\ : bit;
    SIGNAL \SPIS:BSPIS:count_3\ : bit;
    SIGNAL \SPIS:BSPIS:count_4\ : bit;
    SIGNAL \SPIS:BSPIS:count_5\ : bit;
    SIGNAL \SPIS:BSPIS:count_6\ : bit;
    SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
    SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:dpcounter_one_reg\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
    SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_buf_overrun\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
    SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_tmp\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:mosi_to_dp\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:rx_buf_overrun\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:rx_status_4\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \SPIS:BSPIS:tx_load\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:tx_load\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIS:BSPIS:tx_status_0\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
    SIGNAL \SPIS:Net_81\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIS:Net_81\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIS:Net_81\ : SIGNAL IS true;
    SIGNAL \SPIS:Net_81_local\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.ce0__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP_select_0\ : bit;
    ATTRIBUTE placement_force OF \ShiftBy2_1:DP_select_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \ShiftBy2_1:DP_select_1\ : bit;
    ATTRIBUTE placement_force OF \ShiftBy2_1:DP_select_1\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \ShiftBy2_2:DP_select_0\ : bit;
    ATTRIBUTE placement_force OF \ShiftBy2_2:DP_select_0\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \ShiftBy2_2:DP_select_1\ : bit;
    ATTRIBUTE placement_force OF \ShiftBy2_2:DP_select_1\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \\\USB:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USB:Dp(0)\\__PA\ : bit;
    SIGNAL \USB:Net_1010\ : bit;
    SIGNAL \USB:Net_1876\ : bit;
    SIGNAL \USB:Net_1889\ : bit;
    SIGNAL \USB:Net_95\ : bit;
    SIGNAL \USB:dma_request_0\ : bit;
    SIGNAL \USB:dma_request_1\ : bit;
    SIGNAL \USB:dma_request_2\ : bit;
    SIGNAL \USB:dma_request_3\ : bit;
    SIGNAL \USB:dma_request_4\ : bit;
    SIGNAL \USB:dma_request_5\ : bit;
    SIGNAL \USB:dma_request_6\ : bit;
    SIGNAL \USB:dma_request_7\ : bit;
    SIGNAL \USB:dma_terminate\ : bit;
    SIGNAL \USB:ep_int_0\ : bit;
    SIGNAL \USB:ep_int_1\ : bit;
    SIGNAL \USB:ep_int_2\ : bit;
    SIGNAL \USB:ep_int_3\ : bit;
    SIGNAL \USB:ep_int_4\ : bit;
    SIGNAL \USB:ep_int_5\ : bit;
    SIGNAL \USB:ep_int_6\ : bit;
    SIGNAL \USB:ep_int_7\ : bit;
    SIGNAL \USB:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,2,B)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Pin_TIA4_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Pin_TIA4_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.ce0__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.cl0__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.z0__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.ff0__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.ce1__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.cl1__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.z1__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.ff1__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.co_msb__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.sol_msb__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u0.cfbo__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u1.sor__sig\ : bit;
    SIGNAL \ShiftBy2_1:DP:u1.cmsbo__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.cl0__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.z0__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.ff0__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.ce1__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.cl1__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.z1__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.ff1__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.co_msb__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.sol_msb__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u0.cfbo__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u1.sor__sig\ : bit;
    SIGNAL \ShiftBy2_2:DP:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Dedicated_Output : LABEL IS "iocell1";
    ATTRIBUTE Location OF Dedicated_Output : LABEL IS "P0[1]";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Pin_TIA4(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin_TIA4(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pin_LED_AMPB(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_LED_AMPB(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF \USB:Dm(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \USB:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USB:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USB:Dp(0)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \USB:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Pin_VDDAdiv2(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin_VDDAdiv2(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Pin_DAC1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Pin_DAC1(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Pin_DAC2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_DAC2(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Pin_DAC3(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Pin_DAC3(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Pin_DAC4(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin_DAC4(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF SPI_SS(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF SPI_SS(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Pin_LED_PWMB(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_LED_PWMB(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SPI_MISO(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF SPI_MISO(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Pin_LED_PWMA(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin_LED_PWMA(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Pin_TIA2(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin_TIA2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Pin_TIA1(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_TIA1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Pin_TIA3P5(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Pin_TIA3P5(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Pin_TIA1P5(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Pin_TIA1P5(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Pin_LED_AMPA(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Pin_LED_AMPA(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF SPI_SCLK(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF SPI_SCLK(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF SPI_MOSI(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF SPI_MOSI(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF I2C_Pins(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF I2C_Pins(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF I2C_Pins(1) : LABEL IS "iocell23";
    ATTRIBUTE Location OF I2C_Pins(1) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Pin_DACREF(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Pin_DACREF(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Pin_TIA3(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Pin_TIA3(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF \DelSig:Bypass_P03(0)\ : LABEL IS "iocell26";
    ATTRIBUTE Location OF \DelSig:Bypass_P03(0)\ : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF \SAR1:Bypass(0)\ : LABEL IS "iocell27";
    ATTRIBUTE Location OF \SAR1:Bypass(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \SAR2:Bypass(0)\ : LABEL IS "iocell28";
    ATTRIBUTE Location OF \SAR2:Bypass(0)\ : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Pin_test1(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Pin_test1(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:tx_load\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \SPIS:BSPIS:tx_load\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:byte_complete\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \SPIS:BSPIS:byte_complete\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF I2C_Pins(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_20 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_20 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:tx_status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \SPIS:BSPIS:tx_status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \SPIS:BSPIS:rx_status_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_to_dp\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_to_dp\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_1821 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_1821 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \Opamp_2:ABuf\ : LABEL IS "F(OpAmp,3)";
    ATTRIBUTE Location OF \PGA_Inv_2:SC\ : LABEL IS "F(SC,1)";
    ATTRIBUTE lib_model OF Dedicated_Output_1 : LABEL IS "iocell30";
    ATTRIBUTE Location OF Dedicated_Output_1 : LABEL IS "P3[6]";
    ATTRIBUTE Location OF \PGA_Inv_1:SC\ : LABEL IS "F(SC,2)";
    ATTRIBUTE Location OF \VDAC4:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF \VDAC3:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \VDAC2:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \VDAC1:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \Opamp_1:ABuf\ : LABEL IS "F(OpAmp,2)";
    ATTRIBUTE Location OF \Opamp_4:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE Location OF \Opamp_3:ABuf\ : LABEL IS "F(OpAmp,1)";
    ATTRIBUTE Location OF \USB:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USB:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USB:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USB:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USB:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USB:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE lib_model OF FILTER2RAM1 : LABEL IS "drqcell1";
    ATTRIBUTE Location OF FILTER2RAM1 : LABEL IS "[DrqContainer=(0)][DrqId=(8)]";
    ATTRIBUTE lib_model OF FILTER2RAM2 : LABEL IS "drqcell2";
    ATTRIBUTE Location OF FILTER2RAM2 : LABEL IS "[DrqContainer=(0)][DrqId=(9)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \SPIS:BSPIS:sync_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \SPIS:BSPIS:BitCounter\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPIS:BSPIS:TxStsReg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPIS:BSPIS:RxStsReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \SPIS:BSPIS:sR8:Dp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF SAR2FILTER1 : LABEL IS "drqcell3";
    ATTRIBUTE Location OF SAR2FILTER1 : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF SAR2FILTER2 : LABEL IS "drqcell4";
    ATTRIBUTE Location OF SAR2FILTER2 : LABEL IS "[DrqContainer=(0)][DrqId=(2)]";
    ATTRIBUTE Location OF isr_spi_rx : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \Filter:DFB\ : LABEL IS "F(DFB,0)";
    ATTRIBUTE lib_model OF SPI2RAM : LABEL IS "drqcell5";
    ATTRIBUTE Location OF SPI2RAM : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \PWM2:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \PWM1:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \I2C:I2C_Prim\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \I2C:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE lib_model OF SHIFT2FILTER1 : LABEL IS "drqcell6";
    ATTRIBUTE Location OF SHIFT2FILTER1 : LABEL IS "[DrqContainer=(0)][DrqId=(5)]";
    ATTRIBUTE lib_model OF SHIFT2FILTER2 : LABEL IS "drqcell7";
    ATTRIBUTE Location OF SHIFT2FILTER2 : LABEL IS "[DrqContainer=(0)][DrqId=(6)]";
    ATTRIBUTE Location OF \DelSig:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \DelSig:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF I2C_Pins(1)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \DelSig:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \SAR1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \SAR1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \SAR2:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \SAR2:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE Location OF isr_filter_ready1 : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \ShiftBy2_1:DP:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \ShiftBy2_1:DP:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ShiftBy2_1:DP:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \ShiftBy2_1:DP:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF isr_filter_ready2 : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \ShiftBy2_2:DP:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \ShiftBy2_2:DP:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ShiftBy2_2:DP:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \ShiftBy2_2:DP:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF SAR2SHIFT1 : LABEL IS "drqcell8";
    ATTRIBUTE Location OF SAR2SHIFT1 : LABEL IS "[DrqContainer=(0)][DrqId=(3)]";
    ATTRIBUTE lib_model OF SAR2SHIFT2 : LABEL IS "drqcell9";
    ATTRIBUTE Location OF SAR2SHIFT2 : LABEL IS "[DrqContainer=(0)][DrqId=(4)]";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPIS:BSPIS:mosi_tmp\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \SPIS:BSPIS:mosi_tmp\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \FreqDiv_1:not_last_reset\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \FreqDiv_1:not_last_reset\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_8220 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_8220 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_9\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \FreqDiv_1:count_9\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_8\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \FreqDiv_1:count_8\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_7\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \FreqDiv_1:count_7\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_6\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \FreqDiv_1:count_6\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_5\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \FreqDiv_1:count_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_4\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \FreqDiv_1:count_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_3\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \FreqDiv_1:count_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \FreqDiv_1:count_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_1\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \FreqDiv_1:count_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \FreqDiv_1:count_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_8028 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_8028 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ShiftBy2_1:DP_select_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \ShiftBy2_1:DP_select_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ShiftBy2_1:DP_select_1\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \ShiftBy2_1:DP_select_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_8031 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_8031 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ShiftBy2_2:DP_select_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \ShiftBy2_2:DP_select_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ShiftBy2_2:DP_select_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \ShiftBy2_2:DP_select_1\ : LABEL IS "U(2,2)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    Dedicated_Output:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dedicated_Output__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \DelSig:Net_93\,
            dclk_0 => \DelSig:Net_93_local\,
            dclk_glb_1 => \SAR1:Net_376\,
            dclk_1 => \SAR1:Net_376_local\,
            dclk_glb_2 => \SAR2:Net_376\,
            dclk_2 => \SAR2:Net_376_local\,
            dclk_glb_3 => \SPIS:Net_81\,
            dclk_3 => \SPIS:Net_81_local\,
            aclk_glb_0 => \DelSig:Net_488\,
            aclk_0 => \DelSig:Net_488_local\,
            clk_a_dig_glb_0 => \DelSig:Net_488_adig\,
            clk_a_dig_0 => \DelSig:Net_488_adig_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    Pin_TIA4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ee71237e-cb9b-4c3f-8f8c-4cadfd6cf1bd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TIA4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TIA4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_TIA4(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LED_AMPB:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "46ed3073-4638-4558-a032-ae00afa1f307",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LED_AMPB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LED_AMPB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_LED_AMPB(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d7407789-a1bc-4561-a2c0-c490975a4efb/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USB:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d7407789-a1bc-4561-a2c0-c490975a4efb/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USB:Net_1010\,
            in_clock => open);

    \USB:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_VDDAdiv2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7bf71f6c-9dc1-4eb4-ae60-6da2a7ef9a3e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_VDDAdiv2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_VDDAdiv2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_VDDAdiv2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_DAC1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "07f43df2-f233-4e3c-9f35-e55d45a7544f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_DAC1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_DAC1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_DAC1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_DAC2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d0d288a9-6aca-4e91-9652-6cf5c7322661",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_DAC2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_DAC2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_DAC2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_DAC3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f6c91499-1859-4078-8733-7b53d70a5b74",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_DAC3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_DAC3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_DAC3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_DAC4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "fd4433c4-3353-4136-ad88-9d96c6cfae08",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_DAC4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_DAC4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_DAC4(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_SS:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3601605a-2d7f-4c17-842b-94ee8268d56f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_SS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_SS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_SS(0)__PA,
            oe => open,
            fb => Net_74,
            pad_in => SPI_SS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LED_PWMB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f4f07616-d9da-4b06-bb9f-81d93ecf08b1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LED_PWMB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LED_PWMB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => Pin_LED_PWMB(0)__PA,
            oe => open,
            pin_input => Net_4245,
            pad_out => Pin_LED_PWMB(0)_PAD,
            pad_in => Pin_LED_PWMB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_MISO:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_MISO(0)__PA,
            oe => Net_1821,
            pin_input => Net_20,
            pad_out => SPI_MISO(0)_PAD,
            pad_in => SPI_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LED_PWMA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LED_PWMA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LED_PWMA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => Pin_LED_PWMA(0)__PA,
            oe => open,
            pin_input => Net_4221,
            pad_out => Pin_LED_PWMA(0)_PAD,
            pad_in => Pin_LED_PWMA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_TIA2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "358c8d0b-9421-4f00-9f90-9d0dbb804108",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TIA2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TIA2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_TIA2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_TIA1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TIA1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TIA1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_TIA1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_TIA3P5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d1cbe27a-dd6c-48d8-b00e-4baa570b780e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TIA3P5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TIA3P5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_TIA3P5(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_TIA1P5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "200ca8a8-5c3d-4148-9728-24a55a3e3e9e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TIA1P5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TIA1P5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_TIA1P5(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LED_AMPA:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "60b95381-025d-4fb7-9962-aba1cc1ba6d4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LED_AMPA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LED_AMPA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_LED_AMPA(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_SCLK:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "42a1c22f-6008-4c86-b67d-059696ab6bd0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_SCLK(0)__PA,
            oe => open,
            fb => Net_17,
            pad_in => SPI_SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SPI_MOSI(0)__PA,
            oe => open,
            fb => Net_16,
            pad_in => SPI_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_Pins:logicalport
        GENERIC MAP(
            drive_mode => "100100",
            ibuf_enabled => "11",
            id => "34cfed22-c960-4363-8ecf-2f6fc0d15200",
            init_dr_st => "11",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "00",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "11",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "scl,sda",
            pin_mode => "BB",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "11",
            sio_ibuf => "0",
            sio_info => "1011",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "0000",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    I2C_Pins(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_Pins",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => I2C_Pins(0)__PA,
            oe => open,
            fb => \I2C:Net_175\,
            pin_input => \I2C:Net_174\,
            pad_out => I2C_Pins(0)_PAD,
            pad_in => I2C_Pins(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_Pins(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_Pins",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => I2C_Pins(1)__PA,
            oe => open,
            fb => \I2C:Net_181\,
            pin_input => \I2C:Net_173\,
            pad_out => I2C_Pins(1)_PAD,
            pad_in => I2C_Pins(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_DACREF:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e638ed0b-ded7-4fed-9496-00dc9543c911",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_DACREF(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_DACREF",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_DACREF(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_TIA3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b6880953-7c10-47c1-8310-3eada72d5b82",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TIA3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TIA3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_TIA3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \DelSig:Bypass_P03\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "76b1ab4f-1c1c-49e7-8330-bd9f86106c6c/20681f4c-d171-47ae-a1cb-d832cd711191",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \DelSig:Bypass_P03(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\DelSig:Bypass_P03\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\DelSig:Bypass_P03(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SAR1:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "03d0974e-a878-40d8-a741-5a726141c585/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \SAR1:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SAR1:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\SAR1:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SAR2:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d7242b6f-6a40-4608-ad27-029ad3dc9f79/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \SAR2:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\SAR2:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\SAR2:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_test1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9737cd6b-90d4-4bcb-aa8b-6375accff437",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_test1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_test1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_test1(0)__PA,
            oe => open,
            pin_input => Net_8220,
            pad_out => Pin_test1(0)_PAD,
            pad_in => Pin_test1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SPIS:BSPIS:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:tx_load\,
            main_0 => \SPIS:BSPIS:count_3\,
            main_1 => \SPIS:BSPIS:count_2\,
            main_2 => \SPIS:BSPIS:count_1\,
            main_3 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:byte_complete\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:dpcounter_one_reg\);

    \SPIS:BSPIS:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:rx_buf_overrun\,
            main_0 => \SPIS:BSPIS:mosi_buf_overrun_reg\,
            main_1 => \SPIS:BSPIS:mosi_buf_overrun_fin\);

    I2C_Pins(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_175\,
            out => \I2C:Net_175_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    Net_20:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_20,
            main_0 => Net_74,
            main_1 => \SPIS:BSPIS:miso_from_dp\);

    \SPIS:BSPIS:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_buf_overrun\,
            main_0 => \SPIS:BSPIS:dpMOSI_fifo_full\,
            main_1 => \SPIS:BSPIS:count_3\,
            main_2 => \SPIS:BSPIS:count_2\,
            main_3 => \SPIS:BSPIS:count_1\,
            main_4 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:tx_status_0\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS:BSPIS:dpcounter_one_reg\,
            main_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:rx_status_4\,
            main_0 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

    \SPIS:BSPIS:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_5) + (main_0 * main_4) + (main_1 * main_4) + (main_2 * main_4) + (!main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_to_dp\,
            main_0 => \SPIS:BSPIS:count_3\,
            main_1 => \SPIS:BSPIS:count_2\,
            main_2 => \SPIS:BSPIS:count_1\,
            main_3 => \SPIS:BSPIS:count_0\,
            main_4 => \SPIS:BSPIS:mosi_tmp\,
            main_5 => Net_16);

    Net_1821:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1821,
            main_0 => Net_74);

    \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \FreqDiv_1:count_7\,
            main_1 => \FreqDiv_1:count_6\,
            main_2 => \FreqDiv_1:count_5\,
            main_3 => \FreqDiv_1:count_4\,
            main_4 => \FreqDiv_1:count_3\,
            main_5 => \FreqDiv_1:count_2\,
            main_6 => \FreqDiv_1:count_1\,
            main_7 => \FreqDiv_1:count_0\);

    \Opamp_2:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \PGA_Inv_2:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_Inv_2:Net_30\);

    Dedicated_Output_1:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dedicated_Output_1__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \PGA_Inv_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_Inv_1:Net_30\);

    \VDAC4:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC3:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC2:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Opamp_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \Opamp_4:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \Opamp_3:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \USB:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USB:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_5352,
            arb_int => \USB:Net_1889\,
            usb_int => \USB:Net_1876\,
            ept_int_8 => \USB:ep_int_8\,
            ept_int_7 => \USB:ep_int_7\,
            ept_int_6 => \USB:ep_int_6\,
            ept_int_5 => \USB:ep_int_5\,
            ept_int_4 => \USB:ep_int_4\,
            ept_int_3 => \USB:ep_int_3\,
            ept_int_2 => \USB:ep_int_2\,
            ept_int_1 => \USB:ep_int_1\,
            ept_int_0 => \USB:ep_int_0\,
            ord_int => \USB:Net_95\,
            dma_req_7 => \USB:dma_request_7\,
            dma_req_6 => \USB:dma_request_6\,
            dma_req_5 => \USB:dma_request_5\,
            dma_req_4 => \USB:dma_request_4\,
            dma_req_3 => \USB:dma_request_3\,
            dma_req_2 => \USB:dma_request_2\,
            dma_req_1 => \USB:dma_request_1\,
            dma_req_0 => \USB:dma_request_0\,
            dma_termin => \USB:dma_terminate\);

    \USB:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USB:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USB:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USB:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    FILTER2RAM1:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_8232,
            termin => '0',
            termout => Net_6689,
            clock => ClockBlock_BUS_CLK);

    FILTER2RAM2:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_6690,
            termin => '0',
            termout => Net_6692,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \SPIS:BSPIS:sync_1\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:tx_load\,
            out => \SPIS:BSPIS:dpcounter_one_fin\);

    \SPIS:BSPIS:sync_2\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS:BSPIS:sync_3\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:mosi_buf_overrun\,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:sync_4\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\);

    \SPIS:BSPIS:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '1',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock_n => Net_17,
            reset => Net_74,
            load => open,
            enable => Net_1821,
            count_6 => \SPIS:BSPIS:count_6\,
            count_5 => \SPIS:BSPIS:count_5\,
            count_4 => \SPIS:BSPIS:count_4\,
            count_3 => \SPIS:BSPIS:count_3\,
            count_2 => \SPIS:BSPIS:count_2\,
            count_1 => \SPIS:BSPIS:count_1\,
            count_0 => \SPIS:BSPIS:count_0\);

    \SPIS:BSPIS:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            status_6 => \SPIS:BSPIS:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\,
            status_1 => \SPIS:BSPIS:tx_status_1\,
            status_0 => \SPIS:BSPIS:tx_status_0\);

    \SPIS:BSPIS:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS:Net_81\,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\,
            status_4 => \SPIS:BSPIS:rx_status_4\,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_7906);

    \SPIS:BSPIS:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => Net_17,
            cs_addr_2 => Net_1821,
            cs_addr_0 => \SPIS:BSPIS:tx_load\,
            route_si => \SPIS:BSPIS:mosi_to_dp\,
            f1_load => \SPIS:BSPIS:tx_load\,
            so_comb => \SPIS:BSPIS:miso_from_dp\,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\,
            busclk => ClockBlock_BUS_CLK);

    SAR2FILTER1:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_124,
            termin => '0',
            termout => Net_8106,
            clock => ClockBlock_BUS_CLK);

    SAR2FILTER2:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_8212,
            termin => '0',
            termout => Net_8108,
            clock => ClockBlock_BUS_CLK);

    isr_spi_rx:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_7955,
            clock => ClockBlock_BUS_CLK);

    \Filter:DFB\:dfbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            in_1 => open,
            in_2 => open,
            out_1 => \Filter:Net_8\,
            out_2 => \Filter:Net_9\,
            dmareq_1 => Net_8232,
            dmareq_2 => Net_6690,
            interrupt => Net_8109);

    SPI2RAM:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_7906,
            termin => '0',
            termout => Net_7955,
            clock => ClockBlock_BUS_CLK);

    \PWM2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM2:Net_63\,
            cmp => Net_4245,
            irq => \PWM2:Net_54\);

    \PWM1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM1:Net_63\,
            cmp => Net_4221,
            irq => \PWM1:Net_54\);

    \I2C:I2C_Prim\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            scl_in => \I2C:Net_175\,
            sda_in => \I2C:Net_181\,
            scl_out => \I2C:Net_174\,
            sda_out => \I2C:Net_173\,
            interrupt => \I2C:Net_172\);

    \I2C:isr\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C:Net_172\,
            clock => ClockBlock_BUS_CLK);

    SHIFT2FILTER1:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_8028,
            termin => '0',
            termout => Net_8142,
            clock => ClockBlock_BUS_CLK);

    SHIFT2FILTER2:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_8031,
            termin => '0',
            termout => Net_8147,
            clock => ClockBlock_BUS_CLK);

    \DelSig:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 20)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \DelSig:mod_reset\,
            extclk_cp_udb => \DelSig:Net_93_local\,
            dec_clock => \DelSig:aclock\,
            mod_dat_3 => \DelSig:mod_dat_3\,
            mod_dat_2 => \DelSig:mod_dat_2\,
            mod_dat_1 => \DelSig:mod_dat_1\,
            mod_dat_0 => \DelSig:mod_dat_0\,
            dout_udb_7 => \DelSig:Net_245_7\,
            dout_udb_6 => \DelSig:Net_245_6\,
            dout_udb_5 => \DelSig:Net_245_5\,
            dout_udb_4 => \DelSig:Net_245_4\,
            dout_udb_3 => \DelSig:Net_245_3\,
            dout_udb_2 => \DelSig:Net_245_2\,
            dout_udb_1 => \DelSig:Net_245_1\,
            dout_udb_0 => \DelSig:Net_245_0\);

    \DelSig:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8117,
            clock => ClockBlock_BUS_CLK);

    I2C_Pins(1)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_181\,
            out => \I2C:Net_181_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \DelSig:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \DelSig:aclock\,
            mod_dat_3 => \DelSig:mod_dat_3\,
            mod_dat_2 => \DelSig:mod_dat_2\,
            mod_dat_1 => \DelSig:mod_dat_1\,
            mod_dat_0 => \DelSig:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \DelSig:mod_reset\,
            interrupt => Net_8117);

    \SAR1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_124,
            clock => ClockBlock_BUS_CLK);

    \SAR1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \SAR1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \SAR1:Net_252\,
            next => Net_8127,
            data_out_udb_11 => \SAR1:Net_207_11\,
            data_out_udb_10 => \SAR1:Net_207_10\,
            data_out_udb_9 => \SAR1:Net_207_9\,
            data_out_udb_8 => \SAR1:Net_207_8\,
            data_out_udb_7 => \SAR1:Net_207_7\,
            data_out_udb_6 => \SAR1:Net_207_6\,
            data_out_udb_5 => \SAR1:Net_207_5\,
            data_out_udb_4 => \SAR1:Net_207_4\,
            data_out_udb_3 => \SAR1:Net_207_3\,
            data_out_udb_2 => \SAR1:Net_207_2\,
            data_out_udb_1 => \SAR1:Net_207_1\,
            data_out_udb_0 => \SAR1:Net_207_0\,
            eof_udb => Net_124);

    \SAR2:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8212,
            clock => ClockBlock_BUS_CLK);

    \SAR2:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \SAR2:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \SAR2:Net_252\,
            next => Net_8131,
            data_out_udb_11 => \SAR2:Net_207_11\,
            data_out_udb_10 => \SAR2:Net_207_10\,
            data_out_udb_9 => \SAR2:Net_207_9\,
            data_out_udb_8 => \SAR2:Net_207_8\,
            data_out_udb_7 => \SAR2:Net_207_7\,
            data_out_udb_6 => \SAR2:Net_207_6\,
            data_out_udb_5 => \SAR2:Net_207_5\,
            data_out_udb_4 => \SAR2:Net_207_4\,
            data_out_udb_3 => \SAR2:Net_207_3\,
            data_out_udb_2 => \SAR2:Net_207_2\,
            data_out_udb_1 => \SAR2:Net_207_1\,
            data_out_udb_0 => \SAR2:Net_207_0\,
            eof_udb => Net_8212);

    isr_filter_ready1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6689,
            clock => ClockBlock_BUS_CLK);

    \ShiftBy2_1:DP:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \ShiftBy2_1:DP_select_1\,
            cs_addr_0 => \ShiftBy2_1:DP_select_0\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ShiftBy2_1:DP:u0.ce0__sig\,
            cl0 => \ShiftBy2_1:DP:u0.cl0__sig\,
            z0 => \ShiftBy2_1:DP:u0.z0__sig\,
            ff0 => \ShiftBy2_1:DP:u0.ff0__sig\,
            ce1 => \ShiftBy2_1:DP:u0.ce1__sig\,
            cl1 => \ShiftBy2_1:DP:u0.cl1__sig\,
            z1 => \ShiftBy2_1:DP:u0.z1__sig\,
            ff1 => \ShiftBy2_1:DP:u0.ff1__sig\,
            co_msb => \ShiftBy2_1:DP:u0.co_msb__sig\,
            sol_msb => \ShiftBy2_1:DP:u0.sol_msb__sig\,
            cfbo => \ShiftBy2_1:DP:u0.cfbo__sig\,
            sil => \ShiftBy2_1:DP:u1.sor__sig\,
            cmsbi => \ShiftBy2_1:DP:u1.cmsbo__sig\);

    \ShiftBy2_1:DP:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \ShiftBy2_1:DP_select_1\,
            cs_addr_0 => \ShiftBy2_1:DP_select_0\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ShiftBy2_1:DP:u0.ce0__sig\,
            cl0i => \ShiftBy2_1:DP:u0.cl0__sig\,
            z0i => \ShiftBy2_1:DP:u0.z0__sig\,
            ff0i => \ShiftBy2_1:DP:u0.ff0__sig\,
            ce1i => \ShiftBy2_1:DP:u0.ce1__sig\,
            cl1i => \ShiftBy2_1:DP:u0.cl1__sig\,
            z1i => \ShiftBy2_1:DP:u0.z1__sig\,
            ff1i => \ShiftBy2_1:DP:u0.ff1__sig\,
            ci => \ShiftBy2_1:DP:u0.co_msb__sig\,
            sir => \ShiftBy2_1:DP:u0.sol_msb__sig\,
            cfbi => \ShiftBy2_1:DP:u0.cfbo__sig\,
            sor => \ShiftBy2_1:DP:u1.sor__sig\,
            cmsbo => \ShiftBy2_1:DP:u1.cmsbo__sig\);

    isr_filter_ready2:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6692,
            clock => ClockBlock_BUS_CLK);

    \ShiftBy2_2:DP:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \ShiftBy2_2:DP_select_1\,
            cs_addr_0 => \ShiftBy2_2:DP_select_0\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ShiftBy2_2:DP:u0.ce0__sig\,
            cl0 => \ShiftBy2_2:DP:u0.cl0__sig\,
            z0 => \ShiftBy2_2:DP:u0.z0__sig\,
            ff0 => \ShiftBy2_2:DP:u0.ff0__sig\,
            ce1 => \ShiftBy2_2:DP:u0.ce1__sig\,
            cl1 => \ShiftBy2_2:DP:u0.cl1__sig\,
            z1 => \ShiftBy2_2:DP:u0.z1__sig\,
            ff1 => \ShiftBy2_2:DP:u0.ff1__sig\,
            co_msb => \ShiftBy2_2:DP:u0.co_msb__sig\,
            sol_msb => \ShiftBy2_2:DP:u0.sol_msb__sig\,
            cfbo => \ShiftBy2_2:DP:u0.cfbo__sig\,
            sil => \ShiftBy2_2:DP:u1.sor__sig\,
            cmsbi => \ShiftBy2_2:DP:u1.cmsbo__sig\);

    \ShiftBy2_2:DP:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \ShiftBy2_2:DP_select_1\,
            cs_addr_0 => \ShiftBy2_2:DP_select_0\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ShiftBy2_2:DP:u0.ce0__sig\,
            cl0i => \ShiftBy2_2:DP:u0.cl0__sig\,
            z0i => \ShiftBy2_2:DP:u0.z0__sig\,
            ff0i => \ShiftBy2_2:DP:u0.ff0__sig\,
            ce1i => \ShiftBy2_2:DP:u0.ce1__sig\,
            cl1i => \ShiftBy2_2:DP:u0.cl1__sig\,
            z1i => \ShiftBy2_2:DP:u0.z1__sig\,
            ff1i => \ShiftBy2_2:DP:u0.ff1__sig\,
            ci => \ShiftBy2_2:DP:u0.co_msb__sig\,
            sir => \ShiftBy2_2:DP:u0.sol_msb__sig\,
            cfbi => \ShiftBy2_2:DP:u0.cfbo__sig\,
            sor => \ShiftBy2_2:DP:u1.sor__sig\,
            cmsbo => \ShiftBy2_2:DP:u1.cmsbo__sig\);

    SAR2SHIFT1:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_124,
            termin => '0',
            termout => Net_8027,
            clock => ClockBlock_BUS_CLK);

    SAR2SHIFT2:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_8212,
            termin => '0',
            termout => Net_8030,
            clock => ClockBlock_BUS_CLK);

    \SPIS:BSPIS:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:dpcounter_one_reg\,
            clock_0 => \SPIS:Net_81\,
            main_0 => \SPIS:BSPIS:dpcounter_one_fin\);

    \SPIS:BSPIS:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_buf_overrun_fin\,
            clock_0 => \SPIS:Net_81\,
            main_0 => \SPIS:BSPIS:mosi_buf_overrun_reg\);

    \SPIS:BSPIS:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS:BSPIS:mosi_tmp\,
            clock_0 => Net_17,
            main_0 => Net_16);

    \FreqDiv_1:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:not_last_reset\,
            clk_en => open,
            clock_0 => Net_6689);

    Net_8220:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * main_11) + (!main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * main_9 * main_10 * main_11)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_8220,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => Net_8220,
            main_2 => \FreqDiv_1:count_9\,
            main_3 => \FreqDiv_1:count_8\,
            main_4 => \FreqDiv_1:count_7\,
            main_5 => \FreqDiv_1:count_6\,
            main_6 => \FreqDiv_1:count_5\,
            main_7 => \FreqDiv_1:count_4\,
            main_8 => \FreqDiv_1:count_3\,
            main_9 => \FreqDiv_1:count_2\,
            main_10 => \FreqDiv_1:count_1\,
            main_11 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_2 * main_11)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_9\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\,
            main_11 => \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \FreqDiv_1:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_11)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_8\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\,
            main_11 => \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \FreqDiv_1:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_7\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_6\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_6 * main_7 * main_8 * main_9 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_5\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_4\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_3\,
            main_2 => \FreqDiv_1:count_2\,
            main_3 => \FreqDiv_1:count_1\,
            main_4 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_8) + (!main_9) + (!main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_3\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_9\,
            main_2 => \FreqDiv_1:count_8\,
            main_3 => \FreqDiv_1:count_7\,
            main_4 => \FreqDiv_1:count_6\,
            main_5 => \FreqDiv_1:count_5\,
            main_6 => \FreqDiv_1:count_4\,
            main_7 => \FreqDiv_1:count_3\,
            main_8 => \FreqDiv_1:count_2\,
            main_9 => \FreqDiv_1:count_1\,
            main_10 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_2\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_1\,
            main_2 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_1\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_0\,
            clk_en => open,
            clock_0 => Net_6689,
            main_0 => \FreqDiv_1:not_last_reset\);

    Net_8028:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (!main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_8028,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_8028,
            main_1 => \ShiftBy2_1:DP_select_0\,
            main_2 => \ShiftBy2_1:DP_select_1\);

    \ShiftBy2_1:DP_select_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ShiftBy2_1:DP_select_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ShiftBy2_1:DP_select_0\,
            main_1 => \ShiftBy2_1:DP_select_1\,
            main_2 => Net_8027);

    \ShiftBy2_1:DP_select_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ShiftBy2_1:DP_select_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ShiftBy2_1:DP_select_0\,
            main_1 => \ShiftBy2_1:DP_select_1\);

    Net_8031:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (!main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_8031,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_8031,
            main_1 => \ShiftBy2_2:DP_select_0\,
            main_2 => \ShiftBy2_2:DP_select_1\);

    \ShiftBy2_2:DP_select_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ShiftBy2_2:DP_select_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ShiftBy2_2:DP_select_0\,
            main_1 => \ShiftBy2_2:DP_select_1\,
            main_2 => Net_8030);

    \ShiftBy2_2:DP_select_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ShiftBy2_2:DP_select_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ShiftBy2_2:DP_select_0\,
            main_1 => \ShiftBy2_2:DP_select_1\);

END __DEFAULT__;
