digraph RegisterModule {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_RegisterModule {
  label="RegisterModule"
  URL=""
  bgcolor="#FFF8DC"
  cluster_RegisterModule_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_RegisterModule_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_RegisterModule_io_in [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_in" rank="0"]
     
cluster_RegisterModule_io_out [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_out" rank="1000"]
     
struct_cluster_RegisterModule_register [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>register</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
cluster_RegisterModule__T [label = "_T" shape="rectangle"]; 

op_add_1 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > add </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_tail_2 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       

  cluster_RegisterModule__T -> op_tail_2:in1
  op_tail_2:out -> struct_cluster_RegisterModule_register:in
  cluster_RegisterModule_io_in -> op_add_1:in1
  op_add_1:out -> cluster_RegisterModule__T
  struct_cluster_RegisterModule_register:out -> cluster_RegisterModule_io_out
  
  
}
     
}
