
AVRASM ver. 2.2.8  E:\Programming\Projects\¿ÒÒÂÏ·ÎÂ ÏËÍÓÍÓÌÚÓÎÎÂ˚\ÃÓˇ ÍÛÒÓ‚‡ˇ 2020\Clock_with_a_thermometer\main.asm Thu Jan 06 17:21:12 2022

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.8.332\avrasm\inc\tn13Adef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.8.332\avrasm\inc\tn13Adef.inc'
                                 
                                 .CSEG			; –ö–æ–¥–æ–≤—ã–π —Å–µ–≥–º–µ–Ω—Ç
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATtiny13A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn13Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny13A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny13A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN13ADEF_INC_
                                 #define _TN13ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny13A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny13A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x90
                                 .equ	SIGNATURE_002	= 0x07
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	GIMSK	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK0	= 0x39
                                 .equ	TIFR0	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	BODCR	= 0x30
                                 .equ	TCCR0A	= 0x2f
                                 .equ	DWDR	= 0x2e
                                 .equ	OCR0B	= 0x29
                                 .equ	GTCCR	= 0x28
                                 .equ	CLKPR	= 0x26
                                 .equ	PRR	= 0x25
                                 .equ	WDTCR	= 0x21
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PCMSK	= 0x15
                                 .equ	DIDR0	= 0x14
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	ADCSRB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source 2
                                 
                                 ; DIDR0 - Digital Input Disable Register 0
                                 .equ	ADC1D	= 2	; ADC2 Digital input Disable
                                 .equ	ADC3D	= 3	; ADC3 Digital input Disable
                                 .equ	ADC2D	= 4	; ADC2 Digital input Disable
                                 .equ	ADC0D	= 5	; ADC0 Digital input Disable
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	AINBG	= ACBG	; For compatibility
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR0 - 
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEPE	= EEWE	; For compatibility
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMPE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Data Register, Port B
                                 .equ	PORTB0	= 0	; 
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; 
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; 
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; 
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; 
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; 
                                 .equ	PB5	= 5	; For compatibility
                                 
                                 ; DDRB - Data Direction Register, Port B
                                 .equ	DDB0	= 0	; 
                                 .equ	DDB1	= 1	; 
                                 .equ	DDB2	= 2	; 
                                 .equ	DDB3	= 3	; 
                                 .equ	DDB4	= 4	; 
                                 .equ	DDB5	= 5	; 
                                 
                                 ; PINB - Input Pins, Port B
                                 .equ	PINB0	= 0	; 
                                 .equ	PINB1	= 1	; 
                                 .equ	PINB2	= 2	; 
                                 .equ	PINB3	= 3	; 
                                 .equ	PINB4	= 4	; 
                                 .equ	PINB5	= 5	; 
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ	GICR	= GIMSK	; For compatibility
                                 .equ	PCIE	= 5	; Pin Change Interrupt Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 
                                 ; GIFR - General Interrupt Flag register
                                 .equ	PCIF	= 5	; Pin Change Interrupt Flag
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 
                                 ; PCMSK - Pin Change Enable Mask
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask Bit 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask Bit 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask Bit 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask Bit 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask Bit 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask Bit 5
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 2	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 3	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 2	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 3	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; Waveform Generation Mode
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer Conuter Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDTIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDTIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPL - Stack Pointer Low Byte
                                 .equ	SP0	= 0	; Stack Pointer Bit 0
                                 .equ	SP1	= 1	; Stack Pointer Bit 1
                                 .equ	SP2	= 2	; Stack Pointer Bit 2
                                 .equ	SP3	= 3	; Stack Pointer Bit 3
                                 .equ	SP4	= 4	; Stack Pointer Bit 4
                                 .equ	SP5	= 5	; Stack Pointer Bit 5
                                 .equ	SP6	= 6	; Stack Pointer Bit 6
                                 .equ	SP7	= 7	; Stack Pointer Bit 7
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	SM0	= 3	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 4	; Sleep Mode Select Bit 1
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	PUD	= 6	; Pull-up Disable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; DWDR - Debug Wire Data Register
                                 .equ	DWDR0	= 0	; Debug Wire Data Register Bit 0
                                 .equ	DWDR1	= 1	; Debug Wire Data Register Bit 1
                                 .equ	DWDR2	= 2	; Debug Wire Data Register Bit 2
                                 .equ	DWDR3	= 3	; Debug Wire Data Register Bit 3
                                 .equ	DWDR4	= 4	; Debug Wire Data Register Bit 4
                                 .equ	DWDR5	= 5	; Debug Wire Data Register Bit 5
                                 .equ	DWDR6	= 6	; Debug Wire Data Register Bit 6
                                 .equ	DWDR7	= 7	; Debug Wire Data Register Bit 7
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ	SPMEN	= 0	; Store program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRTIM0	= 1	; Power Reduction Timer/Counter0
                                 
                                 ; BODCR - BOD Control Register
                                 .equ	BPDSE	= 0	; BOD Power-Down Sleep Enable
                                 .equ	BPDS	= 1	; BOD Power-Down in Power-Down Sleep
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	SUT0	= 2	; Select start-up time
                                 .equ	SUT1	= 3	; Select start-up time
                                 .equ	CKDIV8	= 4	; Start up with system clock divided by 8
                                 .equ	WDTON	= 5	; Watch dog timer always on
                                 .equ	EESAVE	= 6	; Keep EEprom contents during chip erase
                                 .equ	SPIEN	= 7	; SPI programming enable
                                 
                                 ; HIGH fuse bits
                                 .equ	RSTDISBL	= 0	; Disable external reset
                                 .equ	BODLEVEL0	= 1	; Enable BOD and select level
                                 .equ	BODLEVEL1	= 2	; Enable BOD and select level
                                 .equ	DWEN	= 3	; DebugWire Enable
                                 .equ	SELFPRGEN	= 4	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x01ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 64
                                 .equ	RAMEND	= 0x009f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x003f
                                 .equ	EEPROMEND	= 0x003f
                                 .equ	EEADRBITS	= 6
                                 #pragma AVRPART MEMORY PROG_FLASH 1024
                                 #pragma AVRPART MEMORY EEPROM 64
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 64
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt 0
                                 .equ	PCI0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	OVF0addr	= 0x0003	; Timer/Counter0 Overflow
                                 .equ	ERDYaddr	= 0x0004	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0005	; Analog Comparator
                                 .equ	OC0Aaddr	= 0x0006	; Timer/Counter Compare Match A
                                 .equ	OC0Baddr	= 0x0007	; Timer/Counter Compare Match B
                                 .equ	WDTaddr	= 0x0008	; Watchdog Time-out
                                 .equ	ADCCaddr	= 0x0009	; ADC Conversion Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 10	; size in words
                                 
                                 #endif  /* _TN13ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;=================================================
                                 ;=		–ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç–∏ –¥–ª—è –≤—ã–≤–æ–¥–∞ —á–∏—Å–µ–ª	     =
                                 ;=================================================
                                 
                                 .equ				Num1 = 0b0000110
                                 .equ				Num2 = 0b1011011
                                 .equ				Num3 = 0b1001111
                                 .equ				Num4 = 0b1100110
                                 .equ				Num5 = 0b1101101
                                 .equ				Num6 = 0b1111101
                                 .equ				Num7 = 0b0000111
                                 .equ				Num8 = 0b1111111
                                 .equ				Num9 = 0b1101111
                                 .equ				Num0 = 0b0111111
                                 .equ				Minu_s = 0b1000000
                                 .equ				Empty_s = 0b0000000
                                 
                                 ;=================================================
                                 ;=				–í–µ–∫—Ç–æ—Ä–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π		         =
                                 ;=================================================
                                 
                                 reset:
000000 c041                         rjmp start
000001 9518                         reti					; Addr $01
000002 c016                         rjmp Button			; Addr $02
000003 9518                         reti					; Addr $03
000004 9518                         reti					; Addr $04
000005 9518                         reti					; Addr $05
000006 c00a                         rjmp Time_current	; Addr $06        
000007 9518                         reti					; Addr $07        
000008 9518                         reti					; Addr $08
000009 9518                         reti					; Addr $09
00000a 9518                         reti					; Addr $0A
00000b 9518                         reti					; Addr $0B        
00000c 9518                         reti					; Addr $0C        
00000d 9518                         reti					; Addr $0D        
00000e 9518                         reti					; Addr $0E
00000f 9518                         reti					; Addr $0F
000010 9518                         reti					; Addr $10
                                          
                                 ;=================================================
                                 ;=					–ü—Ä–µ—Ä—ã–≤—ã–Ω–∏—è		             =
                                 ;=================================================
                                 
                                 Time_current:					; –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ —Å—Ä–∞–≤–Ω–µ–Ω–∏—é —Ç–∞–π–º–µ—Ä–∞
                                 
000011 5f5f                      			subi	r21, -1
000012 3b5b                      			cpi		r21, 187
000013 f010                      			BRLO exit_Time_current 
000014 5f3f                      			subi	r19, -1	
000015 e050                      			ldi r21, 0
                                 exit_Time_current:
000016 e000                      				ldi		r16, 0x00					
000017 bf02                      				out		TCNT0, r16	
000018 9518                      				reti	
                                 
                                 			
                                 
                                 Button:							; –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –Ω–∞–∂–∞—Ç–∏—é –∫–Ω–æ–ø–∫–∏
000019 e0a0                      			ldi r26, 0
00001a e000                      			ldi r16, 0
                                 
00001b e060                      			ldi r22, 0
00001c e070                      			ldi r23, 0
00001d e000                      			ldi r16, 0	
00001e d15e                      			Rcall Delay_01s
00001f e060                      			ldi r22, 0
000020 e070                      			ldi r23, 0
000021 e000                      			ldi r16, 0	
                                 			
000022 9bb1                      			sbis	PINB, 1
000023 c001                      			rjmp    wait
000024 c013                      			rjmp    Second
                                 
                                 			WAIT:				;–¶–∏–∫–ª –æ–∂–∏–¥–∞–Ω–∏—è, –ø–æ–∫–∞ –Ω–∞–∂–∞—Ç–∞ –∫–Ω–æ–ø–∫–∞
000025 5f2f                      				subi	r18, -1				
000026 d107                      				Rcall   Time_correct		
000027 d07d                      				Rcall	Number_send	
000028 e060                      				ldi r22, 0
000029 e070                      				ldi r23, 0
00002a e000                      				ldi r16, 0	
00002b d151                      				Rcall Delay_01s	; –ø–æ–¥–ø—Ä–æ–≥—Ä–∞–º–º–∞ –æ–∂–∏–¥–∞–Ω–∏—è
00002c e060                      				ldi r22, 0
00002d e070                      				ldi r23, 0
00002e e000                      				ldi r16, 0		
                                 
00002f 9bb1                      				sbis PINB, 1	;–ï—Å–ª–∏ –†–í1=1 (–∫–Ω–æ–ø–∫–∞ SB1 ;–æ—Ç–ø—É—â–µ–Ω–∞), –ø—Ä–æ–ø—É—Å—Ç–∏—Ç—å —Å–ª–µ–¥. ;—Å—Ç—Ä–æ–∫—É
000030 cff4                      				rjmp WAIT		;–∏–Ω–∞—á–µ –ø–µ—Ä–µ–π—Ç–∏ –∫ –Ω–∞—á–∞–ª—É —Ü–∏–∫–ª–∞ –æ–∂–∏–¥–∞–Ω–∏—è
000031 e0a0                      				ldi r26, 0
000032 e000                      				ldi r16, 0
000033 d149                      				rcall Delay_01s
000034 e060                      				ldi r22, 0
000035 e070                      				ldi r23, 0
000036 e000                      				ldi r16, 0	
000037 9518                      				reti
                                 			Second:
000038 5f3f                      				subi	r19, -1		
000039 d0f4                      				Rcall   Time_correct		
00003a d06a                      				Rcall	Number_send		
00003b e0a0                      				ldi r26, 0
00003c e000                      				ldi r16, 0
00003d d13f                      				rcall Delay_01s
00003e e060                      				ldi r22, 0
00003f e070                      				ldi r23, 0
000040 e000                      				ldi r16, 0	
000041 9518                      				reti
                                 
                                 
                                 ;=================================================
                                 ;=			–ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –ø—Ä–æ–≥—Ä–∞–º–º—ã		         =
                                 ;=================================================
                                 
                                 Start:	
000042 94f8                      				cli
                                 				RAM_Flush:				;–∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è flash
000043 e6e0                      						LDI	ZL,Low(SRAM_START)
000044 e0f0                      						LDI	ZH,High(SRAM_START)
000045 2700                      						CLR	R16	
                                 				Flush:					
000046 9301                      						ST 	Z+,R16
000047 30f0                      						CPI	ZH,High(RAMEND+1)
000048 f7e9                      						BRNE	Flush
000049 3ae0                      						CPI	ZL,Low(RAMEND+1)
00004a f7d9                      						BRNE	Flush
00004b 27ee                      						CLR	ZL
00004c 27ff                      						CLR	ZH
00004d e1ee                      				LDI	ZL, 30	
00004e 27ff                      				CLR	ZH
00004f 95ea                      				DEC	ZL
000050 83f0                      				ST	Z, ZH
000051 f7e9                      				BRNE	PC-2
                                 
                                 				
000052 e90f                      				LDI R16,Low(RAMEND) ; –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è —Å—Ç–µ–∫–∞
000053 bf0d                      				OUT SPL,R16		
                                 									; –£—Å—Ç–∞–Ω–æ–≤–∫–∞ —Ä–µ–∂–∏–º–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —Ç–∞–π–º–µ—Ä–∞
000054 2700                      				clr r16
000055 e006                      				ldi r16, (1<<OCIE0A)+(1<<TOIE0)  ; –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ                                                                                                                                             ;                                                 000056 bf09                                                                       ;–ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—é –∏ –ø–æ —Å—Ä–∞–≤–Ω–µ–Ω–∏—é
                                 				out TIMSK0, r16
000057 e000                      									; –£—Å—Ç—å–∞–Ω–æ–≤–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è —Å—á–µ—Ç—á–∏–∫–∞ –Ω–∞ 1024 
000058 e005                      				ldi		r16, 0x00
000059 bf03                      				ldi		r16, (1<<CS00)|(0<<CS01)|(1<<CS02)
00005a e000                      				out		TCCR0B,  r16		
00005b eb0c                      				ldi		r16, 0x00
00005c bf06                      				ldi r16, 188		; –∑–Ω–∞—á–µ–Ω–∏–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è —Ç–∞–π–º–µ—Ä–æ–º –ø–æ —Å—Ä–∞–≤–Ω–µ–Ω–∏—é
00005d e000                      				out OCR0A, r16
00005e bf02                      				ldi r16, 0x00
                                 				out TCNT0, r16 
00005f 9ab8                      
000060 9aba                      				sbi     DDRB, PB0		; –ø–æ—Ä—Ç PB1 –Ω–∞ –ø–µ—Ä–µ–¥–∞—á—É
000061 9abb                      				sbi     DDRB, PB2		; –ø–æ—Ä—Ç PB2 –Ω–∞ –ø–µ—Ä–µ–¥–∞—á—É
                                 			    sbi		DDRB, PB3		; –ø–æ—Ä—Ç PB3 –Ω–∞ –ø–µ—Ä–µ–¥–∞—á—É
000062 e480                      
                                 				ldi		r24, 0x40		; –†–µ–≥–∏—Å—Ç—Ä —Ö—Ä–∞–Ω—è—â–∏–π –º–∞—Å–∫—É
000063 e020                      
000064 e030                      				ldi		r18, 00			;	–†–µ–≥–∏—Å—Ç—Ä —á–∞—Å–æ–≤
                                 				ldi		r19, 00			;	–†–µ–≥–∏—Å—Ç—Ä –º–∏–Ω—É—Ç
000065 e050                      
                                 				ldi		r21, 0			;	–†–µ–≥–∏—Å—Ç—Ä –ø–æ–¥—Å—á–µ—Ç–∞ —Ç–∞–π–º–µ—Ä–∞
                                 										; –†–µ–≥–∏—Å—Ç—Ä –¥–ª—è –æ—Ç–ø—Ä–∞–≤–∫–∏ —á–∏—Å–ª–∞ (–°—é–¥–∞; –ø–∏—à–µ—Ç—Å—è,         —Ç–æ, —á—Ç–æ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ ;–≤—ã–≤–µ—Å—Ç–∏ 1/0)
000066 e060                      
000067 e070                      				ldi		r22, 0	
                                 				ldi		r23, 0			; –†–µ–≥–∏—Å—Ç—Ä –ø–æ–¥—Å—á–µ—Ç–∞ –æ–ø–µ—Ä–∞—Ü–∏–π
000068 e002                      										; –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –ø–æ –∫–Ω–æ–ø–∫–µ
000069 bb08                      				ldi r16, 2
00006a bb05                      				out PORTB, r16
00006b e200                      				out PCMSK, r16
00006c bf0b                      				ldi r16, (1<<PCIE)
                                 				out GIMSK, r16
00006d e0b0                      
00006e c016                      				ldi r27, 0
                                 				rjmp Time_output
                                 ;=================================================
                                 ;=			    –û—Å–Ω–æ–≤–Ω–æ–π —Ü–∏–∫–ª			         =
                                 ;=================================================
                                 
                                 loop:
00006f 9478                      										; –æ–∂–∏–¥–∞–Ω–∏–µ 15 —Å–µ–∫—É–Ω–¥
000070 e0c3                      				SEI
                                 				ldi r28, 3
                                 				wait_1:
000071 50c1                      					cycle_w0:
000072 e0da                      						subi r28, 1
000073 30c2                      						ldi r29, 10
000074 f408                      						cpi r28, 2
000075 c00c                      						BRSH cycle_w1
                                 						rjmp exsit_wait
000076 50d1                      					cycle_w1:
000077 30d2                      						subi r29, 1
000078 f408                      						cpi r29, 2
000079 cff7                      						BRSH cycle_w2
                                 						rjmp cycle_w0
00007a e060                      					cycle_w2:
00007b e070                      						ldi r22, 0
00007c e000                      						ldi r23, 0
00007d d0ff                      						ldi r16, 0
00007e e060                      						Rcall Delay_01s
00007f e070                      						ldi r22, 0
000080 e000                      						ldi r23, 0
000081 cff4                      						ldi r16, 0	
                                 						rjmp cycle_w1
000082 30b1                      exsit_wait:							; –í—ã–±–æ—Ä —Ç–æ–≥–æ, —á—Ç–æ –≤—ã–≤–æ–¥–∏—Ç—å
000083 f041                      				cpi r27, 1
000084 c000                      				BREQ Temp_output		
                                 				rjmp Time_output
                                 
                                 				; –í—ã–≤–æ–¥ –≤—Ä–µ–º–µ–Ω–∏
000085 e070                      Time_output:
000086 d0a7                      				ldi		r23, 0		
000087 d01d                      				Rcall   Time_correct
000088 e070                      				Rcall	Number_send	
000089 e0a0                      				ldi r23, 0
                                 				ldi r26, 0
00008a e0b1                      
00008b cfe3                      				ldi r27, 1
                                 				rjmp loop
                                 				; –°—á–∏—Ç—ã–≤–∞–Ω–∏–µ —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—ã –∏ –µ–µ –≤—ã–≤–æ–¥
00008c 94f8                      Temp_output:
                                 				CLI
00008d 2e52                      
00008e 2e63                      				mov r5, r18
                                 				mov r6, r19
00008f e000                      
000090 e602                      				ldi r16, 0x00 
000091 b907                      				ldi r16,(1<<ADLAR)|(1<<MUX1)|(0<<MUX0)|(1<<REFS0)	;–ê–¶–ü –Ω–∞ 2–π –≤—ã—Ö–æ–¥ –∞—Ü–ø
000092 ec00                      				out ADMUX,r16
000093 b906                      				ldi r16,(1<<ADEN)|(1<<ADSC)|(0<<ADATE)|(0<<ADIE) ;–ê–¶–ü –Ω–∞ 2–π –≤—ã—Ö–æ–¥ –∞—Ü–ø –≤–∫–ª—é—á–µ–Ω–∏–µ 1 –ø—Ä–µ–æ–±—Ä.
                                 				out ADCSRA,r16 
                                 				; –ó–∞–¥–µ—Ä–∂–∫–∞ –¥–ª—è –ê–¶–ü
000094 e060                      
000095 e070                      				ldi r22, 0
000096 e000                      				ldi r23, 0
000097 d0e5                      				ldi r16, 0	
000098 e060                      				Rcall Delay_01s
000099 e070                      				ldi r22, 0
00009a e000                      				ldi r23, 0
                                 				ldi r16, 0	
00009b e623                      
00009c e633                      				ldi r18, 99
00009d d099                      				ldi r19, 99	
00009e d006                      				Rcall	ADC_complete ; –ü—Ä–µ–æ–±—Ä–∞–∑–æ–≤–∞–Ω–∏–µ –ø–æ–ª—É—á–µ–Ω–Ω—ã—Ö –∑–Ω–∞—á–µ–Ω–∏–π –≤ —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—É
00009f e070                      				Rcall	Number_send	; –í—ã–≤–æ–¥ —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—ã
0000a0 e0a0                      				ldi r23, 0
                                 				ldi r26, 0
0000a1 2d25                      
0000a2 2d36                      				mov r18, r5
                                 				mov r19, r6
0000a3 e0b0                      
0000a4 cfca                      				ldi r27, 0
                                 				rjmp loop
                                 
                                 
                                 ;=================================================
                                 ;=			  –î–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω—ã–µ –ø–æ–¥–ø—Ä–æ–≥—Ä–∞–º–º–º—ã	     =
                                 ;=================================================		
                                 
0000a5 3f2f                      Number_send:						; –≤—ã–≤–æ–¥ —á–∏—Å–µ–ª –∏ —Å–∏–º–≤–æ–ª–æ–≤ –≤ —Ä–µ–≥–∏—Å—Ç—Ä–∞—Ö r18, r19
0000a6 e00b                      				cpi		r18, 255
0000a7 f041                      				ldi		r16, 11
                                 				breq	raz_1	
0000a8 e0a0                      				
0000a9 2f02                      				ldi		r26, 0				
0000aa e010                      				mov		r16, r18			
                                 				ldi		r17, 0	
                                 						
0000ab 300a                      repeat_1:
0000ac f018                      				cpi		r16, 10			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 10
0000ad 500a                      				BRCS	raz_1			; –ï—Å–ª–∏ R16 >= 10 –ø–µ—Ä–µ—Ö–æ–¥–∞ –Ω–µ –±—É–¥–µ—Ç
0000ae 5f1f                      				subi	r16, 10			; –≤—ã—á–µ—Å—Ç—å –∏–∑ r16 10
0000af cffb                      				subi	r17, -1				
                                 				rjmp	repeat_1				
0000b0 2eb0                      raz_1:										
0000b1 2f03                      				mov		r11, r16							
0000b2 e090                      				mov		r16, r19				
                                 				ldi		r25, 0x00				
0000b3 300a                      repeat_2:									
0000b4 f018                      				cpi		r16, 10			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r19 –∏ 10
0000b5 500a                      				BRCS	raz_2			; –ï—Å–ª–∏ R19 >= 10 –ø–µ—Ä–µ—Ö–æ–¥–∞ –Ω–µ –±—É–¥–µ—Ç
0000b6 5f9f                      				subi	r16, 10			; –≤—ã—á–µ—Å—Ç—å –∏–∑ r18 10
0000b7 cffb                      				subi	r25, -1				
                                 				rjmp	repeat_2			
0000b8 2ed0                      raz_2:										
                                 				mov		r13, r16										
                                 
                                 						
0000b9 30a0                      Time_send_start:							
0000ba f059                      				cpi		r26, 0			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r26 –∏ 0
                                 				BREQ	T0				; –ï—Å–ª–∏ r26 == 0, —Ç–æ –ø–µ—Ä–µ—Ö–æ–¥
0000bb 30a1                      
0000bc f061                      				cpi		r26, 1			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r26 –∏ 1
                                 				BREQ	T1	
0000bd 30a2                      
0000be f071                      				cpi		r26, 2			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r26 –∏ 2
                                 				BREQ	T2
0000bf 30a3                      
0000c0 f0b1                      				cpi		r26, 3			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r26 –∏ 3
                                 				BREQ	T3	
0000c1 e004                      
0000c2 bb08                      				ldi     r16, 4			;	–∑–∞—â–µ–ª–∫–∞ 1
0000c3 e000                      				out		PORTB,r16				
0000c4 bb08                      				ldi     r16, 0			;	–∑–∞—â–µ–ª–∫–∞ 0
0000c5 9508                      				out		PORTB,r16	
                                 				Ret
0000c6 5faf                      T0:
0000c7 2d0d                      				subi	r26, -1
0000c8 c02d                      				mov		r16, r13		; –±—É—Ñ–µ—Ä –¥–ª—è —Ü–∏—Ñ—Ä
                                 				rjmp	Select_num
0000c9 d05b                      T1:	
                                 				RCALL	Miss
0000ca 5faf                      
0000cb 2f09                      				subi	r26, -1
0000cc c029                      				mov		r16, r25		; –±—É—Ñ–µ—Ä –¥–ª—è —Ü–∏—Ñ—Ä
                                 				rjmp	Select_num
0000cd d057                      T2:
0000ce 5faf                      				RCALL	Miss
0000cf 2d0b                      				subi	r26, -1
0000d0 3f2f                      				mov		r16, r11		; –±—É—Ñ–µ—Ä –¥–ª—è —Ü–∏—Ñ—Ä
0000d1 f009                      				cpi		r18, 255
0000d2 c003                      				breq	rav_1
                                 				rjmp c_1
0000d3 e01b                      rav_1:
0000d4 2eb1                      				ldi r17, 11
0000d5 e01c                      				mov r11, r17
                                 				ldi r17, 12
0000d6 c01f                      c_1:
                                 				rjmp	Select_num
0000d7 d04d                      T3:
                                 				RCALL	Miss
0000d8 5faf                      
0000d9 2f01                      				subi	r26, -1
0000da 3f2f                      				mov		r16, r17		; –±—É—Ñ–µ—Ä –¥–ª—è —Ü–∏—Ñ—Ä
0000db f009                      				cpi		r18, 255
0000dc c003                      				breq	rav_2
                                 				rjmp c_2
0000dd e01b                      rav_2:
0000de 2eb1                      				ldi r17, 11
0000df e01c                      				mov r11, r17
                                 				ldi r17, 12
0000e0 c015                      c_2:
                                 				rjmp	Select_num
                                 
                                 
0000e1 2e96                      Load_current:
                                 				mov		r9, r22
0000e2 2d69                      Continue:			
0000e3 3077                      				mov		r22, r9				
0000e4 f008                      				cpi		r23, 7		; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r23 –∏ 7
0000e5 c00c                      				BRCS	Next		; –ï—Å–ª–∏ R23 >= 7 –ø–µ—Ä–µ—Ö–æ–¥–∞ –Ω–µ –±—É–¥–µ—Ç
                                 				rjmp	Exit					
0000e6 5f7f                      Next:											
0000e7 2368                      				subi	R23, -1 										
0000e8 1768                      				and		r22, r24					
0000e9 f021                      				cp		r22, r24			; –°—Ä–∞–≤–Ω–∏—Ç—å r22 —Å r24
0000ea e060                      				breq	r22_r24				; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ r22 == r24
0000eb 9586                      				ldi		r22, 0					
0000ec d0a5                      				lsr		r24						
                                 				rcall    Send
0000ed cff4                      		
                                 				rjmp	Continue								
0000ee e061                      r22_r24:										
0000ef 9586                      				ldi		r22, 1					
                                 				lsr		r24						
0000f0 d0a1                      				;rjmp    Send
0000f1 cff0                      				rcall Send
                                 				rjmp	Continue										
                                 
0000f2 e070                      Exit:			
0000f3 e480                      				ldi     r23, 0		
0000f4 e060                      				ldi     r24, 0x40	
0000f5 cfc3                      				ldi     r22, 0				
                                 				rjmp    Time_send_start		
                                 
                                 				; –≤—ã–±–æ—Ä —Å–∏–º–≤–æ–ª–∞ –∏–ª–∏ —á–∏—Å–ª–∞
0000f6 3001                      Select_num:
0000f7 f0a9                      				cpi		r16, 1	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 1
                                 				breq	Number_1; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
0000f8 3002                      
0000f9 f0a9                      				cpi		r16, 2	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 2
                                 				breq	Number_2; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
0000fa 3003                      
0000fb f0a9                      				cpi		r16, 3	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 3
                                 				breq	Number_3; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
0000fc 3004                      
0000fd f0a9                      				cpi		r16, 4	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 4 
                                 				breq	Number_4; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
0000fe 3005                      
0000ff f0a9                      				cpi		r16, 5	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 5 
                                 				breq	Number_5; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
000100 3006                      
000101 f0a9                      				cpi		r16, 6	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 6 
                                 				breq	Number_6; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
000102 3007                      
000103 f0a9                      				cpi		r16, 7	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 7 
                                 				breq	Number_7; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
000104 3008                      
000105 f0a9                      				cpi		r16, 8	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 8 
                                 				breq	Number_8; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
000106 3009                      
000107 f0a9                      				cpi		r16, 9	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 9 
                                 				breq	Number_9; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
000108 300b                      				
000109 f0b9                      				cpi		r16, 11	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 9 
                                 				breq	Minus   ; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
00010a 300c                      
00010b f0b9                      				cpi		r16, 12	; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 9 
                                 				breq	Empty	; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ —Å–æ–≤–ø–∞–¥–∞–µ—Ç
00010c c012                      
                                 				rjmp	Number_0
                                 
00010d e066                      Number_1:
00010e cfd2                      				ldi		r22, Num1
                                 				rjmp	Load_current
00010f e56b                      Number_2:
000110 cfd0                      				ldi		r22, Num2
                                 				rjmp	Load_current
000111 e46f                      Number_3:
000112 cfce                      				ldi		r22, Num3
                                 				rjmp	Load_current	
000113 e666                      Number_4:
000114 cfcc                      				ldi		r22, Num4
                                 				rjmp	Load_current
000115 e66d                      Number_5:
000116 cfca                      				ldi		r22, Num5
                                 				rjmp	Load_current	
000117 e76d                      Number_6:
000118 cfc8                      				ldi		r22, Num6
                                 				rjmp	Load_current
000119 e067                      Number_7:
00011a cfc6                      				ldi		r22, Num7
                                 				rjmp	Load_current	
00011b e76f                      Number_8:
00011c cfc4                      				ldi		r22, Num8
                                 				rjmp	Load_current
00011d e66f                      Number_9:	
00011e cfc2                      				ldi		r22, Num9	
                                 				rjmp	Load_current
00011f e36f                      Number_0:
000120 cfc0                      				ldi		r22, Num0	
                                 				rjmp	Load_current
000121 e460                      Minus:
000122 cfbe                      				ldi		r22, Minu_s	
                                 				rjmp	Load_current
000123 e060                      Empty:
000124 cfbc                      				ldi		r22, Empty_s	
                                 				rjmp	Load_current
                                 
                                 
000125 e008                      Miss: ; 2 —Ç–∞–∫—Ç–∞ –Ω–∞ —Ä–µ–≥–∏—Å—Ç—Ä—ã (–≤–Ω–µ—à–Ω–∏–µ)
000126 bb08                      				ldi     r16, 8 
000127 e000                      				out		PORTB,r16
000128 bb08                      				ldi     r16, 0		
000129 e008                      				out		PORTB,r16 
00012a bb08                      				ldi     r16, 8 
00012b e000                      				out		PORTB,r16
00012c bb08                      				ldi     r16, 0		
00012d 9508                      				out		PORTB,r16 	
                                 				Ret
                                 
                                 
                                 
00012e 333c                      Time_correct:
00012f f010                      				cpi		r19, 60		; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r19 –∏ 60
000130 e030                      				BRCS	After_set_minute	; –ï—Å–ª–∏ R19 >= 60 –ø–µ—Ä–µ—Ö–æ–¥–∞ –Ω–µ –±—É–¥–µ—Ç
000131 5f2f                      				ldi		r19, 0		; –ï—Å–ª–∏ R19 >= 60 —Å–±—Ä–æ—Å —Å—á–µ—Ç—á–∏–∫–∞ –º–∏–Ω—É—Ç
                                 				subi	r18, -1				
000132 3128                      After_set_minute:							
000133 f408                      				cpi		r18, 24		; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r18 –∏ 24
000134 c001                      				BRSH	reset_hour		; –ï—Å–ª–∏ R18 >= 24 –ø–µ—Ä–µ—Ö–æ–¥
                                 				RJMP	After_set_hour		
000135 e020                      reset_hour:									
                                 				ldi		r18, 0		; –ï—Å–ª–∏ R18 >= 24 —Å–±—Ä–æ—Å —Å—á–µ—Ç—á–∏–∫–∞ –º–∏–Ω—É—Ç
000136 9508                      After_set_hour:								
                                 				Ret
                                 
                                 
                                 				; –¢–µ–º–ø–µ—Ä–∞—Ç—É—Ä–∞
000137 b125                      ADC_complete:
000138 3125                      				in r18, ADCH; –ö–æ–ø–∏—Ä–æ–≤–∞–Ω–∏–µ –≤ —Ä–µ–≥–∏—Å—Ç—Ä r18 —Ä–µ–∑—É–ª—å—Ç–∞—Ç–∞ –ø—Ä–µ–æ–±—Ä–∞–∑–æ–≤–∞–Ω–∏—è
000139 f418                      				cpi r18, 21
00013a ef2f                      				BRSH No_zero
00013b e633                      				ldi r18, 255
00013c 9508                      				ldi r19, 99
                                 				ret
                                 No_zero:
00013d 2f02                      
00013e e070                      				mov r16, r18
                                 				ldi r23, 0
00013f 302a                      Dividing:
000140 f018                      				cpi		r18, 10		; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r18 –∏ 10
000141 502a                      				BRLO	Next_1			; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ –º–µ–Ω—å—à–µ 
000142 5f7f                      				SUBI	r18, 10				
000143 cffb                      				SUBI	r23, -1					
                                 				rjmp	Dividing				
000144 2e12                      Next_1:
000145 2f62                      				mov r1, r18						
                                 				mov r22, r18			; –æ—Å—Ç–∞—Ç–æ–∫ x/10
000146 0f26                      							
000147 0f26                      				add r18, r22					
000148 0f26                      				add r18, r22					
                                 				add r18, r22
000149 2f67                      
                                 				mov r22, r23			; x/10
00014a e070                      
                                 				ldi r23, 0
00014b 302a                      Dividing_2:
00014c f018                      				cpi		r18, 10		; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r18 –∏ 10
00014d 502a                      				BRLO	Next_2			; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ –º–µ–Ω—å—à–µ 
00014e 5f7f                      				SUBI	r18, 10					
00014f cffb                      				SUBI	r23, -1				
                                 				rjmp	Dividing_2			
                                 Next_2:
000150 3025                      
000151 f408                      				cpi		r18, 5	
000152 c001                      				BRSH	Big						; >=
                                 				rjmp	continue_after_big
000153 5f7f                      Big:
                                 				SUBI	r23, -1	
                                 continue_after_big:
000154 2f27                      				
                                 				mov r18, r23					; x/10
                                 
000155 0f26                      
000156 0f26                      				add r18, r22
000157 0f26                      				add r18, r22
000158 0f26                      				add r18, r22
                                 				add r18, r22					; x/10*5
000159 e070                      
00015a 2f76                      				ldi r23, 0
                                 				mov r23, r22
00015b 0f67                      
00015c 0f67                      				add r22, r23
                                 				add r22, r23
                                 
00015d 2d71                      
00015e 0e17                      				mov r23, r1
00015f 0e17                      				add r1, r23
                                 				add r1, r23
000160 e070                      
000161 2d01                      				ldi r23, 0
                                 				mov r16, r1
                                 
                                 
000162 300a                      Dividing_3:
000163 f018                      				cpi		r16, 10			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 10
000164 500a                      				BRLO	Next_3				; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ –º–µ–Ω—å—à–µ 
000165 5f7f                      				SUBI	r16, 10				
000166 cffb                      				SUBI	r23, -1				
                                 				rjmp	Dividing_3			
                                 Next_3:
                                 
000167 0f67                      
000168 e070                      				add r22, r23				
000169 2f06                      				ldi r23, 0					
                                 				mov r16, r22				
00016a 300a                      Dividing_4:									
00016b f018                      				cpi		r16, 10			; –°—Ä–∞–≤–Ω–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä—ã r16 –∏ 10
00016c 500a                      				BRLO	Next_4				; –ü–µ—Ä–µ–π—Ç–∏ –µ—Å–ª–∏ –º–µ–Ω—å—à–µ 
00016d 5f7f                      				SUBI	r16, 10				
00016e cffb                      				SUBI	r23, -1				
                                 				rjmp	Dividing_4			
                                 Next_4:
                                 
00016f 0f27                      				
                                 				add	r18, r23
000170 3322                      
000171 f428                      				cpi r18, 50
000172 e332                      				BRSH plus
000173 1b32                      				ldi	r19, 50
000174 ef2f                      				SUB r19, r18
000175 e070                      				ldi r18, 255
000176 c005                      				ldi r23, 0
                                 				rjmp ADC_complete_exit
                                 
000177 5322                      plus:
000178 2f32                      				subi r18, 50
000179 e020                      				mov r19, r18
00017a e070                      				ldi r18, 0
00017b c000                      				ldi r23, 0
                                 				rjmp ADC_complete_exit
                                 
00017c 9508                      ADC_complete_exit:
                                 				ret
                                 
                                 Delay_01s:
00017d 5061                      cicle_0:
00017e 2f07                      				subi	r22, 1
00017f 3061                      				mov		r16, r23
000180 f408                      				cpi		r22, 1
000181 c00f                      				BRSH	cicle_1
                                 				rjmp exit_delay
000182 5001                      cicle_1:
000183 3001                      				subi	r16, 1
000184 f408                      				cpi		r16, 1
000185 cff7                      				BRSH	cicle_2
                                 				rjmp cicle_0
000186 0000                      cicle_2:
000187 0000                      				nop
000188 0000                      				nop
000189 0000                      				nop
00018a 0000                      				nop
00018b 0000                      				nop
00018c 0000                      				nop
00018d 0000                      				nop
00018e 0000                      				nop
00018f 0000                      				nop
000190 cff1                      				nop
                                 				rjmp cicle_1
000191 9508                      exit_delay:		
                                 				ret
                                 
                                 
                                 
                                 
                                 
                                 
                                 
000192 3061                      Send:
000193 f028                      				CPI		r22, 1		; –°—Ä–∞–≤–Ω–∏–≤–∞–µ–º –¥–≤–∞ –∑–Ω–∞—á–µ–Ω–∏—è
                                 				BRCS	action_b		; –∫–æ–≥–¥–∞ r22>=r20 —Ñ–ª–∞–≥–∞ –° –Ω–µ –±—É–¥–µ—Ç
                                 								; –ü–µ—Ä–µ—Ö–æ–¥–∞ –Ω–µ –ø—Ä–æ–∏–∑–æ–π–¥–µ—Ç
000194 e001                      action_a:							; r22 == 1
000195 bb08                      				ldi     r16, 1 ;1 0x10	
000196 e009                      				out		PORTB,r16			
000197 bb08                      				ldi     r16, 9 ;9				
000198 c004                      				out		PORTB,r16			
                                 				RJMP	next_action			
                                 
000199 e000                      action_b:							; r22 != 1
00019a bb08                      				ldi     r16, 0				
00019b e008                      				out		PORTB,r16			
00019c bb08                      				ldi     r16, 8 ;8				
                                 				out		PORTB,r16			
00019d 9508                      next_action: 	
                                 				ret
                                 		.ESEG			; –°–µ–≥–º–µ–Ω—Ç EEPROM
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny13A" register use summary:
x  :   0 y  :   0 z  :   2 r0 :   0 r1 :   5 r2 :   0 r3 :   0 r4 :   0 
r5 :   2 r6 :   2 r7 :   0 r8 :   0 r9 :   2 r10:   0 r11:   4 r12:   0 
r13:   2 r14:   0 r15:   0 r16:  94 r17:   9 r18:  38 r19:  13 r20:   0 
r21:   4 r22:  47 r23:  40 r24:   6 r25:   3 r26:  14 r27:   4 r28:   3 
r29:   3 r30:   5 r31:   5 
Registers used: 22 out of 35 (62.9%)

"ATtiny13A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  13 adiw  :   0 and   :   1 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   5 break :   0 breq  :  20 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   8 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 cbr   :   0 clc   :   0 
clh   :   0 cli   :   2 cln   :   0 clr   :   5 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 cpi   :  39 
cpse  :   0 dec   :   1 eor   :   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   0 ld    :   0 ldd   :   0 ldi   : 120 lds   :   0 lpm   :   0 
lsl   :   0 lsr   :   2 mov   :  27 movw  :   0 neg   :   0 nop   :  10 
or    :   0 ori   :   0 out   :  21 pop   :   0 push  :   0 rcall :  19 
ret   :   7 reti  :  17 rjmp  :  50 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   3 sbic  :   0 sbis  :   2 sbiw  :   0 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   2 std   :   0 sts   :   0 sub   :   1 subi  :  28 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 105 (26.7%)

"ATtiny13A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00033c    828      0    828    1024  80.9%
[.dseg] 0x000060 0x000060      0      0      0      64   0.0%
[.eseg] 0x000000 0x000000      0      0      0      64   0.0%

Assembly complete, 0 errors, 0 warnings
