

================================================================
== Vivado HLS Report for 'keccak_absorb_2'
================================================================
* Date:           Tue Apr  4 22:25:34 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 9.975 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePer_1_fu_473  |KeccakF1600_StatePer_1  |       50|       50| 0.500 ms | 0.500 ms |   50|   50|   none  |
        |grp_load64_2_fu_481                |load64_2                |       17|       17| 0.170 ms | 0.170 ms |   17|   17|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- memset_t   |        7|        7|         1|          -|          -|       8|    no    |
        |- Loop 2     |        ?|        ?|         2|          -|          -|       ?|    no    |
        |- Loop 3     |       16|       16|         2|          -|          -|       8|    no    |
        |- Loop 4     |        ?|        ?|        19|          -|          -|       ?|    no    |
        |- Loop 5     |        ?|        ?|       376|          -|          -|       ?|    no    |
        | + Loop 5.1  |      323|      323|        19|          -|          -|      17|    no    |
        |- Loop 6     |        0|      304|        19|          -|          -| 0 ~ 16 |    no    |
        |- Loop 7     |        8|        8|         1|          -|          -|       8|    no    |
        |- Loop 8     |        ?|        ?|         2|          -|          -|       ?|    no    |
        |- Loop 9     |       16|       16|         2|          -|          -|       8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    2337|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      -|    3263|   17222|    -|
|Memory           |        0|      -|      16|       1|    0|
|Multiplexer      |        -|      -|       -|     590|    -|
|Register         |        -|      -|    2007|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|    5286|   20150|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|       1|      14|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |grp_KeccakF1600_StatePer_1_fu_473  |KeccakF1600_StatePer_1  |        2|      0|  3110|  16883|    0|
    |grp_load64_2_fu_481                |load64_2                |        0|      0|   153|    339|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |Total                              |                        |        2|      0|  3263|  17222|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |keccak_absorb_2_t  |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln387_fu_503_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln390_fu_660_p2               |     +    |      0|  0|    8|          32|          32|
    |add_ln392_fu_626_p2               |     +    |      0|  0|   71|           1|          64|
    |add_ln393_1_fu_594_p2             |     +    |      0|  0|    8|          64|          64|
    |add_ln393_fu_588_p2               |     +    |      0|  0|    8|           1|          64|
    |add_ln394_fu_599_p2               |     +    |      0|  0|   39|          32|          32|
    |add_ln401_1_fu_799_p2             |     +    |      0|  0|   40|          33|          33|
    |add_ln401_2_fu_808_p2             |     +    |      0|  0|   71|          64|          64|
    |add_ln401_fu_815_p2               |     +    |      0|  0|   37|          30|          30|
    |add_ln402_fu_843_p2               |     +    |      0|  0|    8|          64|          64|
    |add_ln408_fu_849_p2               |     +    |      0|  0|   21|          14|          14|
    |add_ln410_1_fu_918_p2             |     +    |      0|  0|    8|          64|          64|
    |add_ln410_2_fu_924_p2             |     +    |      0|  0|    8|          64|          64|
    |add_ln410_fu_855_p2               |     +    |      0|  0|    8|          64|          64|
    |add_ln411_fu_935_p2               |     +    |      0|  0|   71|          64|           8|
    |add_ln414_fu_941_p2               |     +    |      0|  0|   71|          64|           9|
    |add_ln416_fu_956_p2               |     +    |      0|  0|   15|           5|           1|
    |add_ln417_1_fu_990_p2             |     +    |      0|  0|   37|          30|          30|
    |add_ln417_2_fu_984_p2             |     +    |      0|  0|    8|          64|          64|
    |add_ln417_fu_978_p2               |     +    |      0|  0|    8|          64|          64|
    |add_ln420_fu_1029_p2              |     +    |      0|  0|   39|          32|          32|
    |add_ln426_1_fu_1089_p2            |     +    |      0|  0|   21|          14|          14|
    |add_ln426_2_fu_1094_p2            |     +    |      0|  0|    8|          14|          14|
    |add_ln426_3_fu_1099_p2            |     +    |      0|  0|    8|          14|          14|
    |add_ln426_fu_1061_p2              |     +    |      0|  0|   21|          14|          14|
    |add_ln428_fu_1182_p2              |     +    |      0|  0|   39|          32|          32|
    |i_32_fu_649_p2                    |     +    |      0|  0|   13|           4|           1|
    |i_33_fu_781_p2                    |     +    |      0|  0|   36|          29|           1|
    |i_34_fu_900_p2                    |     +    |      0|  0|   15|           5|           1|
    |i_35_fu_1047_p2                   |     +    |      0|  0|   13|           4|           1|
    |i_36_fu_1083_p2                   |     +    |      0|  0|   39|           1|          32|
    |i_37_fu_1115_p2                   |     +    |      0|  0|   13|           4|           1|
    |i_fu_632_p2                       |     +    |      0|  0|   39|          32|           1|
    |sum1_fu_611_p2                    |     +    |      0|  0|   21|          14|          14|
    |sub_ln391_fu_542_p2               |     -    |      0|  0|   15|           5|           4|
    |sub_ln396_fu_664_p2               |     -    |      0|  0|    8|          32|          32|
    |sub_ln399_fu_729_p2               |     -    |      0|  0|   39|           8|          32|
    |sub_ln403_fu_825_p2               |     -    |      0|  0|   71|          64|          64|
    |sub_ln419_fu_1019_p2              |     -    |      0|  0|   71|          64|          64|
    |ap_block_state10_on_subcall_done  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op138_call_state10   |    and   |      0|  0|    2|           1|           1|
    |empty_61_fu_558_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_fu_621_p2                |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln30_1_fu_1109_p2            |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln30_fu_643_p2               |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln387_fu_514_p2              |   icmp   |      0|  0|    9|           3|           2|
    |icmp_ln389_fu_527_p2              |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln399_1_fu_739_p2            |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln399_fu_723_p2              |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln400_fu_776_p2              |   icmp   |      0|  0|   18|          29|          29|
    |icmp_ln408_fu_860_p2              |   icmp   |      0|  0|   29|          64|           8|
    |icmp_ln409_fu_894_p2              |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln416_fu_951_p2              |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln422_fu_1035_p2             |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln423_fu_1041_p2             |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln425_fu_1078_p2             |   icmp   |      0|  0|   21|          33|          33|
    |r_1_fu_1169_p2                    |    or    |      0|  0|   64|          64|          64|
    |r_fu_710_p2                       |    or    |      0|  0|   64|          64|          64|
    |umax_fu_564_p3                    |  select  |      0|  0|   64|           1|          64|
    |shl_ln31_1_fu_1163_p2             |    shl   |      0|  0|  182|          64|          64|
    |shl_ln31_fu_704_p2                |    shl   |      0|  0|  182|          64|          64|
    |empty_62_fu_582_p2                |    xor   |      0|  0|   32|          32|           2|
    |grp_fu_488_p2                     |    xor   |      0|  0|   64|          64|          64|
    |xor_ln391_1_fu_552_p2             |    xor   |      0|  0|   64|          64|           2|
    |xor_ln391_2_fu_576_p2             |    xor   |      0|  0|   64|          64|           2|
    |xor_ln391_fu_533_p2               |    xor   |      0|  0|   64|          64|           2|
    |xor_ln396_fu_716_p2               |    xor   |      0|  0|   64|          64|          64|
    |xor_ln427_fu_1175_p2              |    xor   |      0|  0|   64|          64|          64|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 2337|        2324|        2075|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |ap_phi_mux_p_12_phi_fu_302_p4    |    9|          2|   32|         64|
    |ap_phi_mux_p_1_phi_fu_312_p4     |    9|          2|   64|        128|
    |ap_phi_mux_p_2722_phi_fu_334_p6  |    9|          2|   32|         64|
    |ap_phi_mux_p_2_phi_fu_362_p6     |    9|          2|   64|        128|
    |ap_phi_mux_p_34_phi_fu_467_p4    |    9|          2|   32|         64|
    |ap_return                        |    9|          2|   32|         64|
    |grp_load64_2_fu_481_x_offset     |   21|          4|   64|        256|
    |i_0_i1_reg_440                   |    9|          2|    4|          8|
    |i_0_i_reg_263                    |    9|          2|    4|          8|
    |i_0_reg_253                      |    9|          2|   32|         64|
    |i_1_reg_319                      |    9|          2|   29|         58|
    |i_2_reg_396                      |    9|          2|    5|         10|
    |i_3_reg_407                      |    9|          2|    5|         10|
    |i_4_reg_418                      |    9|          2|    4|          8|
    |i_5_reg_429                      |    9|          2|   32|         64|
    |indvars_iv_reg_373               |    9|          2|   64|        128|
    |m_address0                       |   21|          4|   13|         52|
    |m_ce0                            |   15|          3|    1|          3|
    |p_05_rec_reg_242                 |    9|          2|   64|        128|
    |p_12_reg_299                     |    9|          2|   32|         64|
    |p_1620_reg_287                   |    9|          2|   64|        128|
    |p_1_reg_309                      |    9|          2|   64|        128|
    |p_23_reg_344                     |    9|          2|   32|         64|
    |p_2722_reg_330                   |    9|          2|   32|         64|
    |p_2_reg_359                      |    9|          2|   64|        128|
    |p_34_reg_464                     |    9|          2|   32|         64|
    |p_38_rec_reg_384                 |    9|          2|   64|        128|
    |phi_ln387_reg_231                |    9|          2|    3|          6|
    |r_0_i2_reg_452                   |    9|          2|   64|        128|
    |r_0_i_reg_275                    |    9|          2|   64|        128|
    |s_address0                       |   53|         12|    5|         60|
    |s_ce0                            |   15|          3|    1|          3|
    |s_ce1                            |    9|          2|    1|          2|
    |s_d0                             |   27|          5|   64|        320|
    |s_we0                            |   15|          3|    1|          3|
    |s_we1                            |    9|          2|    1|          2|
    |t_address0                       |   38|          7|    3|         21|
    |t_d0                             |   15|          3|    8|         24|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  590|        125| 1177|       2797|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln392_reg_1270                              |  64|   0|   64|          0|
    |add_ln393_1_reg_1246                            |  64|   0|   64|          0|
    |add_ln394_reg_1251                              |  32|   0|   32|          0|
    |add_ln401_2_reg_1344                            |  64|   0|   64|          0|
    |add_ln408_reg_1354                              |  14|   0|   14|          0|
    |add_ln410_2_reg_1392                            |  64|   0|   64|          0|
    |add_ln410_reg_1359                              |  64|   0|   64|          0|
    |add_ln411_reg_1402                              |  64|   0|   64|          0|
    |add_ln414_reg_1407                              |  64|   0|   64|          0|
    |add_ln416_reg_1415                              |   5|   0|    5|          0|
    |add_ln417_2_reg_1420                            |  64|   0|   64|          0|
    |add_ln420_reg_1445                              |  32|   0|   32|          0|
    |add_ln426_reg_1464                              |  14|   0|   14|          0|
    |ap_CS_fsm                                       |  22|   0|   22|          0|
    |ap_return_preg                                  |  32|   0|   32|          0|
    |empty_62_reg_1241                               |  32|   0|   32|          0|
    |grp_KeccakF1600_StatePer_1_fu_473_ap_start_reg  |   1|   0|    1|          0|
    |grp_load64_2_fu_481_ap_start_reg                |   1|   0|    1|          0|
    |i_0_i1_reg_440                                  |   4|   0|    4|          0|
    |i_0_i_reg_263                                   |   4|   0|    4|          0|
    |i_0_reg_253                                     |  32|   0|   32|          0|
    |i_1_reg_319                                     |  29|   0|   29|          0|
    |i_2_reg_396                                     |   5|   0|    5|          0|
    |i_32_reg_1283                                   |   4|   0|    4|          0|
    |i_33_reg_1339                                   |  29|   0|   29|          0|
    |i_34_reg_1387                                   |   5|   0|    5|          0|
    |i_36_reg_1477                                   |  32|   0|   32|          0|
    |i_37_reg_1490                                   |   4|   0|    4|          0|
    |i_3_reg_407                                     |   5|   0|    5|          0|
    |i_4_reg_418                                     |   4|   0|    4|          0|
    |i_5_reg_429                                     |  32|   0|   32|          0|
    |icmp_ln389_reg_1231                             |   1|   0|    1|          0|
    |icmp_ln399_1_reg_1317                           |   1|   0|    1|          0|
    |icmp_ln399_reg_1303                             |   1|   0|    1|          0|
    |icmp_ln422_reg_1452                             |   1|   0|    1|          0|
    |indvars_iv_reg_373                              |  64|   0|   64|          0|
    |m_offset_cast17_reg_1257                        |  13|   0|   14|          1|
    |m_offset_cast2_reg_1206                         |  13|   0|   64|         51|
    |p_05_rec_reg_242                                |  64|   0|   64|          0|
    |p_12_reg_299                                    |  32|   0|   32|          0|
    |p_1620_reg_287                                  |  64|   0|   64|          0|
    |p_1_reg_309                                     |  64|   0|   64|          0|
    |p_23_reg_344                                    |  32|   0|   32|          0|
    |p_2722_reg_330                                  |  32|   0|   32|          0|
    |p_2_reg_359                                     |  64|   0|   64|          0|
    |p_34_reg_464                                    |  32|   0|   32|          0|
    |p_38_rec_reg_384                                |  64|   0|   64|          0|
    |phi_ln387_reg_231                               |   3|   0|    3|          0|
    |pos_cast1_reg_1211                              |   7|   0|   32|         25|
    |r_0_i2_reg_452                                  |  64|   0|   64|          0|
    |r_0_i_reg_275                                   |  64|   0|   64|          0|
    |s_addr_1_reg_1349                               |   5|   0|    5|          0|
    |s_addr_2_reg_1425                               |   5|   0|    5|          0|
    |s_addr_3_reg_1397                               |   5|   0|    5|          0|
    |s_addr_4_reg_1500                               |   5|   0|    5|          0|
    |s_addr_reg_1293                                 |   5|   0|    5|          0|
    |sub_ln399_reg_1307                              |  32|   0|   32|          0|
    |sub_ln419_reg_1435                              |  64|   0|   64|          0|
    |tmp_29_reg_1326                                 |  29|   0|   29|          0|
    |tmp_31_reg_1378                                 |   5|   0|    5|          0|
    |trunc_ln408_reg_1368                            |  14|   0|   14|          0|
    |trunc_ln419_reg_1440                            |  33|   0|   33|          0|
    |trunc_ln428_reg_1505                            |  32|   0|   32|          0|
    |xor_ln391_2_reg_1235                            |  64|   0|   64|          0|
    |zext_ln389_reg_1225                             |   3|   0|   32|         29|
    |zext_ln399_reg_1312                             |  32|   0|   64|         32|
    |zext_ln400_1_reg_1321                           |  29|   0|   30|          1|
    |zext_ln401_2_reg_1331                           |  13|   0|   33|         20|
    |zext_ln416_1_reg_1373                           |  29|   0|   30|          1|
    |zext_ln419_reg_1430                             |   5|   0|   14|          9|
    |zext_ln425_reg_1469                             |  32|   0|   64|         32|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2007|   0| 2208|        201|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb.2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb.2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb.2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb.2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb.2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb.2 | return value |
|ap_return   | out |   32| ap_ctrl_hs | keccak_absorb.2 | return value |
|s_address0  | out |    5|  ap_memory |        s        |     array    |
|s_ce0       | out |    1|  ap_memory |        s        |     array    |
|s_we0       | out |    1|  ap_memory |        s        |     array    |
|s_d0        | out |   64|  ap_memory |        s        |     array    |
|s_q0        |  in |   64|  ap_memory |        s        |     array    |
|s_address1  | out |    5|  ap_memory |        s        |     array    |
|s_ce1       | out |    1|  ap_memory |        s        |     array    |
|s_we1       | out |    1|  ap_memory |        s        |     array    |
|s_d1        | out |   64|  ap_memory |        s        |     array    |
|s_q1        |  in |   64|  ap_memory |        s        |     array    |
|pos_r       |  in |    7|   ap_none  |      pos_r      |    scalar    |
|m_address0  | out |   13|  ap_memory |        m        |     array    |
|m_ce0       | out |    1|  ap_memory |        m        |     array    |
|m_q0        |  in |    8|  ap_memory |        m        |     array    |
|m_offset    |  in |   13|   ap_none  |     m_offset    |    scalar    |
|mlen        |  in |   64|   ap_none  |       mlen      |    scalar    |
+------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 7 3 
3 --> 4 5 
4 --> 3 
5 --> 6 7 
6 --> 5 
7 --> 10 8 
8 --> 9 10 
9 --> 8 
10 --> 11 
11 --> 12 15 
12 --> 13 14 
13 --> 12 
14 --> 11 
15 --> 16 22 17 
16 --> 15 
17 --> 17 18 
18 --> 19 20 
19 --> 18 
20 --> 21 22 
21 --> 20 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)"   --->   Operation 23 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m_offset_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %m_offset)"   --->   Operation 24 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pos_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %pos_r)"   --->   Operation 25 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m_offset_cast2 = zext i13 %m_offset_read to i64"   --->   Operation 26 'zext' 'm_offset_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pos_cast1 = zext i7 %pos_read to i32"   --->   Operation 27 'zext' 'pos_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.75ns)   --->   "%t = alloca [8 x i8], align 1" [fips202.c:387]   --->   Operation 28 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 29 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 9.97>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_ln387 = phi i3 [ 0, %0 ], [ %add_ln387, %meminst ]" [fips202.c:387]   --->   Operation 30 'phi' 'phi_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.34ns)   --->   "%add_ln387 = add i3 %phi_ln387, 1" [fips202.c:387]   --->   Operation 31 'add' 'add_ln387' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i3 %phi_ln387 to i64" [fips202.c:387]   --->   Operation 32 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387" [fips202.c:387]   --->   Operation 33 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_1, align 1" [fips202.c:387]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%icmp_ln387 = icmp eq i3 %phi_ln387, -1" [fips202.c:387]   --->   Operation 35 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 36 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %1, label %meminst" [fips202.c:387]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i7 %pos_read to i3" [fips202.c:389]   --->   Operation 39 'trunc' 'trunc_ln389' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i3 %trunc_ln389 to i32" [fips202.c:389]   --->   Operation 40 'zext' 'zext_ln389' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%icmp_ln389 = icmp eq i3 %trunc_ln389, 0" [fips202.c:389]   --->   Operation 41 'icmp' 'icmp_ln389' <Predicate = (icmp_ln387)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.35ns)   --->   "br i1 %icmp_ln389, label %._crit_edge, label %2" [fips202.c:389]   --->   Operation 42 'br' <Predicate = (icmp_ln387)> <Delay = 1.35>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%xor_ln391 = xor i64 %mlen_read, -1" [fips202.c:391]   --->   Operation 43 'xor' 'xor_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i3 %trunc_ln389 to i4" [fips202.c:391]   --->   Operation 44 'zext' 'zext_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.49ns)   --->   "%sub_ln391 = sub i4 -8, %zext_ln391" [fips202.c:391]   --->   Operation 45 'sub' 'sub_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_60 = zext i4 %sub_ln391 to i64" [fips202.c:391]   --->   Operation 46 'zext' 'empty_60' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%xor_ln391_1 = xor i64 %empty_60, -1" [fips202.c:391]   --->   Operation 47 'xor' 'xor_ln391_1' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.34ns)   --->   "%empty_61 = icmp ugt i64 %xor_ln391, %xor_ln391_1" [fips202.c:391]   --->   Operation 48 'icmp' 'empty_61' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%umax = select i1 %empty_61, i64 %xor_ln391, i64 %xor_ln391_1" [fips202.c:391]   --->   Operation 49 'select' 'umax' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln391 = trunc i64 %umax to i32" [fips202.c:391]   --->   Operation 50 'trunc' 'trunc_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.80ns)   --->   "%xor_ln391_2 = xor i64 %umax, -1" [fips202.c:391]   --->   Operation 51 'xor' 'xor_ln391_2' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.80ns)   --->   "%empty_62 = xor i32 %trunc_ln391, -1" [fips202.c:391]   --->   Operation 52 'xor' 'empty_62' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln393 = add i64 1, %umax" [fips202.c:393]   --->   Operation 53 'add' 'add_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln393_1 = add i64 %mlen_read, %add_ln393" [fips202.c:393]   --->   Operation 54 'add' 'add_ln393_1' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (2.18ns)   --->   "%add_ln394 = add i32 %empty_62, %pos_cast1" [fips202.c:394]   --->   Operation 55 'add' 'add_ln394' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%m_offset_cast17 = zext i13 %m_offset_read to i14"   --->   Operation 56 'zext' 'm_offset_cast17' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.35ns)   --->   "br label %3" [fips202.c:391]   --->   Operation 57 'br' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_05_rec = phi i64 [ 0, %2 ], [ %add_ln392, %4 ]" [fips202.c:392]   --->   Operation 58 'phi' 'p_05_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln389, %2 ], [ %i, %4 ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_63 = trunc i64 %p_05_rec to i14" [fips202.c:392]   --->   Operation 60 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.80ns)   --->   "%sum1 = add i14 %m_offset_cast17, %empty_63" [fips202.c:392]   --->   Operation 61 'add' 'sum1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sum1_cast = zext i14 %sum1 to i64" [fips202.c:392]   --->   Operation 62 'zext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [5720 x i8]* %m, i64 0, i64 %sum1_cast" [fips202.c:392]   --->   Operation 63 'getelementptr' 'm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %p_05_rec, %xor_ln391_2" [fips202.c:392]   --->   Operation 64 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.99ns)   --->   "%add_ln392 = add i64 1, %p_05_rec" [fips202.c:392]   --->   Operation 65 'add' 'add_ln392' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader16.preheader, label %4" [fips202.c:392]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:392]   --->   Operation 67 'load' 'm_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/1] (1.35ns)   --->   "br label %.preheader16" [fips202.c:30->fips202.c:396]   --->   Operation 68 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 69 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:392]   --->   Operation 69 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/1] (2.18ns)   --->   "%i = add i32 %i_0, 1" [fips202.c:392]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i32 %i_0 to i64" [fips202.c:392]   --->   Operation 71 'zext' 'zext_ln392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln392" [fips202.c:392]   --->   Operation 72 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.75ns)   --->   "store i8 %m_load, i8* %t_addr, align 1" [fips202.c:392]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %3" [fips202.c:395]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 6.48>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i_32, %5 ], [ 0, %.preheader16.preheader ]"   --->   Operation 75 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%r_0_i = phi i64 [ %r, %5 ], [ 0, %.preheader16.preheader ]"   --->   Operation 76 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i, -8" [fips202.c:30->fips202.c:396]   --->   Operation 77 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 78 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.49ns)   --->   "%i_32 = add i4 %i_0_i, 1" [fips202.c:30->fips202.c:396]   --->   Operation 79 'add' 'i_32' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.exit, label %5" [fips202.c:30->fips202.c:396]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0_i to i64" [fips202.c:31->fips202.c:396]   --->   Operation 81 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31" [fips202.c:31->fips202.c:396]   --->   Operation 82 'getelementptr' 't_addr_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:31->fips202.c:396]   --->   Operation 83 'load' 't_load' <Predicate = (!icmp_ln30)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln390 = add i32 %zext_ln389, %empty_62" [fips202.c:390]   --->   Operation 84 'add' 'add_ln390' <Predicate = (icmp_ln30)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%sub_ln396 = sub i32 %add_ln394, %add_ln390" [fips202.c:396]   --->   Operation 85 'sub' 'sub_ln396' <Predicate = (icmp_ln30)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln396, i32 3, i32 31)" [fips202.c:396]   --->   Operation 86 'partselect' 'lshr_ln' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i29 %lshr_ln to i64" [fips202.c:396]   --->   Operation 87 'zext' 'zext_ln396' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln396" [fips202.c:396]   --->   Operation 88 'getelementptr' 's_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 89 'load' 's_load' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 6 <SV = 4> <Delay = 4.17>
ST_6 : Operation 90 [1/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:31->fips202.c:396]   --->   Operation 90 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_8 = zext i8 %t_load to i64" [fips202.c:31->fips202.c:396]   --->   Operation 91 'zext' 'zext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i to i3" [fips202.c:31->fips202.c:396]   --->   Operation 92 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:396]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_9 = zext i6 %shl_ln to i64" [fips202.c:31->fips202.c:396]   --->   Operation 94 'zext' 'zext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_8, %zext_ln31_9" [fips202.c:31->fips202.c:396]   --->   Operation 95 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i" [fips202.c:31->fips202.c:396]   --->   Operation 96 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader16" [fips202.c:30->fips202.c:396]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.22>
ST_7 : Operation 98 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 98 'load' 's_load' <Predicate = (!icmp_ln389)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 99 [1/1] (0.80ns)   --->   "%xor_ln396 = xor i64 %s_load, %r_0_i" [fips202.c:396]   --->   Operation 99 'xor' 'xor_ln396' <Predicate = (!icmp_ln389)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.77ns)   --->   "store i64 %xor_ln396, i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 100 'store' <Predicate = (!icmp_ln389)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 101 [1/1] (1.35ns)   --->   "br label %._crit_edge" [fips202.c:397]   --->   Operation 101 'br' <Predicate = (!icmp_ln389)> <Delay = 1.35>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_1620 = phi i64 [ %xor_ln391_2, %load64.exit ], [ 0, %1 ]" [fips202.c:391]   --->   Operation 102 'phi' 'p_1620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_12 = phi i32 [ %add_ln394, %load64.exit ], [ %pos_cast1, %1 ]" [fips202.c:394]   --->   Operation 103 'phi' 'p_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_1 = phi i64 [ %add_ln393_1, %load64.exit ], [ %mlen_read, %1 ]" [fips202.c:393]   --->   Operation 104 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.11ns)   --->   "%icmp_ln399 = icmp eq i32 %p_12, 0" [fips202.c:399]   --->   Operation 105 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (1.35ns)   --->   "br i1 %icmp_ln399, label %._crit_edge15, label %6" [fips202.c:399]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.35>
ST_7 : Operation 107 [1/1] (2.18ns)   --->   "%sub_ln399 = sub i32 136, %p_12" [fips202.c:399]   --->   Operation 107 'sub' 'sub_ln399' <Predicate = (!icmp_ln399)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i32 %sub_ln399 to i64" [fips202.c:399]   --->   Operation 108 'zext' 'zext_ln399' <Predicate = (!icmp_ln399)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (2.34ns)   --->   "%icmp_ln399_1 = icmp ult i64 %p_1, %zext_ln399" [fips202.c:399]   --->   Operation 109 'icmp' 'icmp_ln399_1' <Predicate = (!icmp_ln399)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (1.35ns)   --->   "br i1 %icmp_ln399_1, label %._crit_edge15, label %.preheader14.preheader" [fips202.c:399]   --->   Operation 110 'br' <Predicate = (!icmp_ln399)> <Delay = 1.35>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_28 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_12, i32 3, i32 31)" [fips202.c:400]   --->   Operation 111 'partselect' 'tmp_28' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln400_1 = zext i29 %tmp_28 to i30" [fips202.c:400]   --->   Operation 112 'zext' 'zext_ln400_1' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_29 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln399, i32 3, i32 31)" [fips202.c:399]   --->   Operation 113 'partselect' 'tmp_29' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln401_2 = zext i13 %m_offset_read to i33" [fips202.c:401]   --->   Operation 114 'zext' 'zext_ln401_2' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.35ns)   --->   "br label %.preheader14" [fips202.c:400]   --->   Operation 115 'br' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.35>

State 8 <SV = 5> <Delay = 6.62>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%i_1 = phi i29 [ %i_33, %7 ], [ 0, %.preheader14.preheader ]"   --->   Operation 116 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i29 %i_1 to i30" [fips202.c:400]   --->   Operation 117 'zext' 'zext_ln400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.08ns)   --->   "%icmp_ln400 = icmp eq i29 %i_1, %tmp_29" [fips202.c:400]   --->   Operation 118 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (2.11ns)   --->   "%i_33 = add i29 %i_1, 1" [fips202.c:400]   --->   Operation 119 'add' 'i_33' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln400, label %8, label %7" [fips202.c:400]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln19 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %i_1, i3 0)" [fips202.c:401]   --->   Operation 121 'bitconcatenate' 'shl_ln19' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i32 %shl_ln19 to i33" [fips202.c:401]   --->   Operation 122 'zext' 'zext_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.18ns)   --->   "%add_ln401_1 = add i33 %zext_ln401, %zext_ln401_2" [fips202.c:401]   --->   Operation 123 'add' 'add_ln401_1' <Predicate = (!icmp_ln400)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln401_3 = zext i33 %add_ln401_1 to i64" [fips202.c:401]   --->   Operation 124 'zext' 'zext_ln401_3' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.99ns)   --->   "%add_ln401_2 = add i64 %zext_ln401_3, %p_1620" [fips202.c:401]   --->   Operation 125 'add' 'add_ln401_2' <Predicate = (!icmp_ln400)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/2] (1.45ns)   --->   "%tmp_8 = call fastcc i64 @load64.2([5720 x i8]* %m, i64 %add_ln401_2)" [fips202.c:401]   --->   Operation 126 'call' 'tmp_8' <Predicate = (!icmp_ln400)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 127 [1/1] (2.11ns)   --->   "%add_ln401 = add i30 %zext_ln400, %zext_ln400_1" [fips202.c:401]   --->   Operation 127 'add' 'add_ln401' <Predicate = (!icmp_ln400)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln401_1 = zext i30 %add_ln401 to i64" [fips202.c:401]   --->   Operation 128 'zext' 'zext_ln401_1' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln401_1" [fips202.c:401]   --->   Operation 129 'getelementptr' 's_addr_1' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_1, align 8" [fips202.c:401]   --->   Operation 130 'load' 's_load_1' <Predicate = (!icmp_ln400)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 131 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:405]   --->   Operation 131 'call' <Predicate = (icmp_ln400)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 6.35>
ST_9 : Operation 132 [1/2] (0.00ns)   --->   "%tmp_8 = call fastcc i64 @load64.2([5720 x i8]* %m, i64 %add_ln401_2)" [fips202.c:401]   --->   Operation 132 'call' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 133 [1/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_1, align 8" [fips202.c:401]   --->   Operation 133 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 134 [1/1] (0.80ns)   --->   "%xor_ln401 = xor i64 %s_load_1, %tmp_8" [fips202.c:401]   --->   Operation 134 'xor' 'xor_ln401' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (2.77ns)   --->   "store i64 %xor_ln401, i64* %s_addr_1, align 8" [fips202.c:401]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader14" [fips202.c:400]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 5.86>
ST_10 : Operation 137 [1/1] (2.99ns)   --->   "%sub_ln403 = sub i64 %p_1, %zext_ln399" [fips202.c:403]   --->   Operation 137 'sub' 'sub_ln403' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:405]   --->   Operation 138 'call' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 139 [1/1] (1.35ns)   --->   "br label %._crit_edge15" [fips202.c:406]   --->   Operation 139 'br' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.35>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%p_2722 = phi i32 [ %sub_ln399, %8 ], [ 0, %._crit_edge ], [ 0, %6 ]" [fips202.c:399]   --->   Operation 140 'phi' 'p_2722' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%p_23 = phi i32 [ 0, %8 ], [ %p_12, %._crit_edge ], [ %p_12, %6 ]" [fips202.c:394]   --->   Operation 141 'phi' 'p_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%p_2 = phi i64 [ %sub_ln403, %8 ], [ %p_1, %._crit_edge ], [ %p_1, %6 ]" [fips202.c:403]   --->   Operation 142 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i32 %p_2722 to i64" [fips202.c:402]   --->   Operation 143 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i32 %p_2722 to i14" [fips202.c:402]   --->   Operation 144 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln402_1 = trunc i64 %p_1620 to i14" [fips202.c:402]   --->   Operation 145 'trunc' 'trunc_ln402_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln402 = add i64 %zext_ln402, %p_1620" [fips202.c:402]   --->   Operation 146 'add' 'add_ln402' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 147 [1/1] (1.80ns)   --->   "%add_ln408 = add i14 %trunc_ln402_1, %trunc_ln402" [fips202.c:408]   --->   Operation 147 'add' 'add_ln408' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln410 = add i64 %add_ln402, %m_offset_cast2" [fips202.c:410]   --->   Operation 148 'add' 'add_ln410' <Predicate = true> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 149 [1/1] (1.35ns)   --->   "br label %9" [fips202.c:408]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 7> <Delay = 2.34>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 [ %add_ln414, %11 ], [ %p_2, %._crit_edge15 ]" [fips202.c:414]   --->   Operation 150 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%p_38_rec = phi i64 [ %add_ln411, %11 ], [ 0, %._crit_edge15 ]" [fips202.c:411]   --->   Operation 151 'phi' 'p_38_rec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (2.34ns)   --->   "%icmp_ln408 = icmp ult i64 %indvars_iv, 136" [fips202.c:408]   --->   Operation 152 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln408, label %12, label %.preheader13.preheader" [fips202.c:408]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.35ns)   --->   "br label %.preheader13"   --->   Operation 154 'br' <Predicate = (!icmp_ln408)> <Delay = 1.35>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln408 = trunc i64 %p_38_rec to i14" [fips202.c:408]   --->   Operation 155 'trunc' 'trunc_ln408' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_30 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_23, i32 3, i32 31)" [fips202.c:416]   --->   Operation 156 'partselect' 'tmp_30' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i29 %tmp_30 to i30" [fips202.c:416]   --->   Operation 157 'zext' 'zext_ln416_1' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %indvars_iv, i32 3, i32 7)" [fips202.c:414]   --->   Operation 158 'partselect' 'tmp_31' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.35ns)   --->   "br label %13" [fips202.c:416]   --->   Operation 159 'br' <Predicate = (icmp_ln408)> <Delay = 1.35>

State 12 <SV = 8> <Delay = 5.96>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ %i_34, %10 ], [ 0, %.preheader13.preheader ]"   --->   Operation 160 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 161 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.21ns)   --->   "%icmp_ln409 = icmp eq i5 %i_2, -15" [fips202.c:409]   --->   Operation 162 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.54ns)   --->   "%i_34 = add i5 %i_2, 1" [fips202.c:409]   --->   Operation 163 'add' 'i_34' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln409, label %11, label %10" [fips202.c:409]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln21 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)" [fips202.c:410]   --->   Operation 165 'bitconcatenate' 'shl_ln21' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i8 %shl_ln21 to i64" [fips202.c:410]   --->   Operation 166 'zext' 'zext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln410_1 = add i64 %zext_ln410, %p_38_rec" [fips202.c:410]   --->   Operation 167 'add' 'add_ln410_1' <Predicate = (!icmp_ln409)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 168 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln410_2 = add i64 %add_ln410, %add_ln410_1" [fips202.c:410]   --->   Operation 168 'add' 'add_ln410_2' <Predicate = (!icmp_ln409)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 169 [2/2] (1.45ns)   --->   "%tmp_9 = call fastcc i64 @load64.2([5720 x i8]* %m, i64 %add_ln410_2)" [fips202.c:410]   --->   Operation 169 'call' 'tmp_9' <Predicate = (!icmp_ln409)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i5 %i_2 to i64" [fips202.c:410]   --->   Operation 170 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln410_1" [fips202.c:410]   --->   Operation 171 'getelementptr' 's_addr_3' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 172 [2/2] (2.77ns)   --->   "%s_load_3 = load i64* %s_addr_3, align 8" [fips202.c:410]   --->   Operation 172 'load' 's_load_3' <Predicate = (!icmp_ln409)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 173 [1/1] (2.99ns)   --->   "%add_ln411 = add i64 %p_38_rec, 136" [fips202.c:411]   --->   Operation 173 'add' 'add_ln411' <Predicate = (icmp_ln409)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (2.99ns)   --->   "%add_ln414 = add i64 %indvars_iv, -136" [fips202.c:414]   --->   Operation 174 'add' 'add_ln414' <Predicate = (icmp_ln409)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:413]   --->   Operation 175 'call' <Predicate = (icmp_ln409)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 6.35>
ST_13 : Operation 176 [1/2] (0.00ns)   --->   "%tmp_9 = call fastcc i64 @load64.2([5720 x i8]* %m, i64 %add_ln410_2)" [fips202.c:410]   --->   Operation 176 'call' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 177 [1/2] (2.77ns)   --->   "%s_load_3 = load i64* %s_addr_3, align 8" [fips202.c:410]   --->   Operation 177 'load' 's_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 178 [1/1] (0.80ns)   --->   "%xor_ln410 = xor i64 %s_load_3, %tmp_9" [fips202.c:410]   --->   Operation 178 'xor' 'xor_ln410' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (2.77ns)   --->   "store i64 %xor_ln410, i64* %s_addr_3, align 8" [fips202.c:410]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader13" [fips202.c:409]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:413]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "br label %9" [fips202.c:414]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 5.96>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %12 ], [ %add_ln416, %14 ]" [fips202.c:416]   --->   Operation 183 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i5 %i_3 to i30" [fips202.c:416]   --->   Operation 184 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)"   --->   Operation 185 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (1.21ns)   --->   "%icmp_ln416 = icmp eq i5 %i_3, %tmp_31" [fips202.c:416]   --->   Operation 186 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (1.54ns)   --->   "%add_ln416 = add i5 %i_3, 1" [fips202.c:416]   --->   Operation 187 'add' 'add_ln416' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %15, label %14" [fips202.c:416]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i5 %i_3 to i4" [fips202.c:417]   --->   Operation 189 'trunc' 'trunc_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln20 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln417, i3 0)" [fips202.c:417]   --->   Operation 190 'bitconcatenate' 'shl_ln20' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i7 %shl_ln20 to i64" [fips202.c:417]   --->   Operation 191 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln417 = add i64 %zext_ln417, %p_38_rec" [fips202.c:417]   --->   Operation 192 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 193 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln417_2 = add i64 %add_ln410, %add_ln417" [fips202.c:417]   --->   Operation 193 'add' 'add_ln417_2' <Predicate = (!icmp_ln416)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 194 [2/2] (1.45ns)   --->   "%tmp_s = call fastcc i64 @load64.2([5720 x i8]* %m, i64 %add_ln417_2)" [fips202.c:417]   --->   Operation 194 'call' 'tmp_s' <Predicate = (!icmp_ln416)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 195 [1/1] (2.11ns)   --->   "%add_ln417_1 = add i30 %zext_ln416_1, %zext_ln416" [fips202.c:417]   --->   Operation 195 'add' 'add_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln417_1 = zext i30 %add_ln417_1 to i64" [fips202.c:417]   --->   Operation 196 'zext' 'zext_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln417_1" [fips202.c:417]   --->   Operation 197 'getelementptr' 's_addr_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 198 [2/2] (2.77ns)   --->   "%s_load_2 = load i64* %s_addr_2, align 8" [fips202.c:417]   --->   Operation 198 'load' 's_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_31, i3 0)" [fips202.c:418]   --->   Operation 199 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln418_1 = zext i8 %and_ln to i32" [fips202.c:418]   --->   Operation 200 'zext' 'zext_ln418_1' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i8 %and_ln to i64" [fips202.c:418]   --->   Operation 201 'zext' 'zext_ln418' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i8 %and_ln to i14" [fips202.c:419]   --->   Operation 202 'zext' 'zext_ln419' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (2.99ns)   --->   "%sub_ln419 = sub i64 %indvars_iv, %zext_ln418" [fips202.c:419]   --->   Operation 203 'sub' 'sub_ln419' <Predicate = (icmp_ln416)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i64 %sub_ln419 to i33" [fips202.c:419]   --->   Operation 204 'trunc' 'trunc_ln419' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (2.18ns)   --->   "%add_ln420 = add i32 %p_23, %zext_ln418_1" [fips202.c:420]   --->   Operation 205 'add' 'add_ln420' <Predicate = (icmp_ln416)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (2.34ns)   --->   "%icmp_ln422 = icmp eq i64 %indvars_iv, %zext_ln418" [fips202.c:422]   --->   Operation 206 'icmp' 'icmp_ln422' <Predicate = (icmp_ln416)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (1.35ns)   --->   "br i1 %icmp_ln422, label %._crit_edge17, label %.preheader12.preheader" [fips202.c:422]   --->   Operation 207 'br' <Predicate = (icmp_ln416)> <Delay = 1.35>
ST_15 : Operation 208 [1/1] (1.35ns)   --->   "br label %.preheader12" [fips202.c:423]   --->   Operation 208 'br' <Predicate = (icmp_ln416 & !icmp_ln422)> <Delay = 1.35>

State 16 <SV = 9> <Delay = 6.35>
ST_16 : Operation 209 [1/2] (0.00ns)   --->   "%tmp_s = call fastcc i64 @load64.2([5720 x i8]* %m, i64 %add_ln417_2)" [fips202.c:417]   --->   Operation 209 'call' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 210 [1/2] (2.77ns)   --->   "%s_load_2 = load i64* %s_addr_2, align 8" [fips202.c:417]   --->   Operation 210 'load' 's_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 211 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load_2, %tmp_s" [fips202.c:417]   --->   Operation 211 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %s_addr_2, align 8" [fips202.c:417]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "br label %13" [fips202.c:416]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 1.80>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%i_4 = phi i4 [ %i_35, %16 ], [ 0, %.preheader12.preheader ]"   --->   Operation 214 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (1.21ns)   --->   "%icmp_ln423 = icmp eq i4 %i_4, -8" [fips202.c:423]   --->   Operation 215 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 216 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (1.49ns)   --->   "%i_35 = add i4 %i_4, 1" [fips202.c:423]   --->   Operation 217 'add' 'i_35' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %.preheader.preheader, label %16" [fips202.c:423]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i4 %i_4 to i64" [fips202.c:424]   --->   Operation 219 'zext' 'zext_ln424' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424" [fips202.c:424]   --->   Operation 220 'getelementptr' 't_addr_3' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_3, align 1" [fips202.c:424]   --->   Operation 221 'store' <Predicate = (!icmp_ln423)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader12" [fips202.c:423]   --->   Operation 222 'br' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i13 %m_offset_read to i14" [fips202.c:426]   --->   Operation 223 'zext' 'zext_ln426' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (1.80ns)   --->   "%add_ln426 = add i14 %zext_ln426, %add_ln408" [fips202.c:426]   --->   Operation 224 'add' 'add_ln426' <Predicate = (icmp_ln423)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:425]   --->   Operation 225 'br' <Predicate = (icmp_ln423)> <Delay = 1.35>

State 18 <SV = 10> <Delay = 7.82>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%i_5 = phi i32 [ %i_36, %17 ], [ 0, %.preheader.preheader ]"   --->   Operation 226 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i32 %i_5 to i64" [fips202.c:425]   --->   Operation 227 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %i_5 to i14" [fips202.c:425]   --->   Operation 228 'trunc' 'trunc_ln425' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i32 %i_5 to i33" [fips202.c:425]   --->   Operation 229 'zext' 'zext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (2.11ns)   --->   "%icmp_ln425 = icmp ult i33 %zext_ln425_1, %trunc_ln419" [fips202.c:425]   --->   Operation 230 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/1] (2.18ns)   --->   "%i_36 = add i32 1, %i_5" [fips202.c:425]   --->   Operation 231 'add' 'i_36' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln425, label %17, label %.preheader15.preheader" [fips202.c:425]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (1.80ns)   --->   "%add_ln426_1 = add i14 %trunc_ln425, %zext_ln419" [fips202.c:426]   --->   Operation 233 'add' 'add_ln426_1' <Predicate = (icmp_ln425)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln426_2 = add i14 %trunc_ln408, %add_ln426_1" [fips202.c:426]   --->   Operation 234 'add' 'add_ln426_2' <Predicate = (icmp_ln425)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 235 [1/1] (3.24ns) (root node of TernaryAdder)   --->   "%add_ln426_3 = add i14 %add_ln426, %add_ln426_2" [fips202.c:426]   --->   Operation 235 'add' 'add_ln426_3' <Predicate = (icmp_ln425)> <Delay = 3.24> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln426_1 = zext i14 %add_ln426_3 to i64" [fips202.c:426]   --->   Operation 236 'zext' 'zext_ln426_1' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [5720 x i8]* %m, i64 0, i64 %zext_ln426_1" [fips202.c:426]   --->   Operation 237 'getelementptr' 'm_addr_1' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_18 : Operation 238 [2/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:426]   --->   Operation 238 'load' 'm_load_1' <Predicate = (icmp_ln425)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 239 [1/1] (1.35ns)   --->   "br label %.preheader15" [fips202.c:30->fips202.c:427]   --->   Operation 239 'br' <Predicate = (!icmp_ln425)> <Delay = 1.35>

State 19 <SV = 11> <Delay = 4.52>
ST_19 : Operation 240 [1/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:426]   --->   Operation 240 'load' 'm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425" [fips202.c:426]   --->   Operation 241 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (1.75ns)   --->   "store i8 %m_load_1, i8* %t_addr_4, align 1" [fips202.c:426]   --->   Operation 242 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:425]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 2.77>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i4 [ %i_37, %18 ], [ 0, %.preheader15.preheader ]"   --->   Operation 244 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i64 [ %r_1, %18 ], [ 0, %.preheader15.preheader ]"   --->   Operation 245 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (1.21ns)   --->   "%icmp_ln30_1 = icmp eq i4 %i_0_i1, -8" [fips202.c:30->fips202.c:427]   --->   Operation 246 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 247 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (1.49ns)   --->   "%i_37 = add i4 %i_0_i1, 1" [fips202.c:30->fips202.c:427]   --->   Operation 248 'add' 'i_37' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30_1, label %load64.exit13, label %18" [fips202.c:30->fips202.c:427]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i4 %i_0_i1 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 250 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln30_1)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31_10" [fips202.c:31->fips202.c:427]   --->   Operation 251 'getelementptr' 't_addr_5' <Predicate = (!icmp_ln30_1)> <Delay = 0.00>
ST_20 : Operation 252 [2/2] (1.75ns)   --->   "%t_load_1 = load i8* %t_addr_5, align 1" [fips202.c:31->fips202.c:427]   --->   Operation 252 'load' 't_load_1' <Predicate = (!icmp_ln30_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln9 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln420, i32 3, i32 31)" [fips202.c:427]   --->   Operation 253 'partselect' 'lshr_ln9' <Predicate = (icmp_ln30_1)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i29 %lshr_ln9 to i64" [fips202.c:427]   --->   Operation 254 'zext' 'zext_ln427' <Predicate = (icmp_ln30_1)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln427" [fips202.c:427]   --->   Operation 255 'getelementptr' 's_addr_4' <Predicate = (icmp_ln30_1)> <Delay = 0.00>
ST_20 : Operation 256 [2/2] (2.77ns)   --->   "%s_load_4 = load i64* %s_addr_4, align 8" [fips202.c:427]   --->   Operation 256 'load' 's_load_4' <Predicate = (icmp_ln30_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i64 %sub_ln419 to i32" [fips202.c:428]   --->   Operation 257 'trunc' 'trunc_ln428' <Predicate = (icmp_ln30_1)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 4.17>
ST_21 : Operation 258 [1/2] (1.75ns)   --->   "%t_load_1 = load i8* %t_addr_5, align 1" [fips202.c:31->fips202.c:427]   --->   Operation 258 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%zext_ln31_11 = zext i8 %t_load_1 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 259 'zext' 'zext_ln31_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%trunc_ln31_4 = trunc i4 %i_0_i1 to i3" [fips202.c:31->fips202.c:427]   --->   Operation 260 'trunc' 'trunc_ln31_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%shl_ln31_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_4, i3 0)" [fips202.c:31->fips202.c:427]   --->   Operation 261 'bitconcatenate' 'shl_ln31_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%zext_ln31_12 = zext i6 %shl_ln31_4 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 262 'zext' 'zext_ln31_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%shl_ln31_1 = shl i64 %zext_ln31_11, %zext_ln31_12" [fips202.c:31->fips202.c:427]   --->   Operation 263 'shl' 'shl_ln31_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_1 = or i64 %shl_ln31_1, %r_0_i2" [fips202.c:31->fips202.c:427]   --->   Operation 264 'or' 'r_1' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader15" [fips202.c:30->fips202.c:427]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 12> <Delay = 6.35>
ST_22 : Operation 266 [1/2] (2.77ns)   --->   "%s_load_4 = load i64* %s_addr_4, align 8" [fips202.c:427]   --->   Operation 266 'load' 's_load_4' <Predicate = (!icmp_ln422)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 267 [1/1] (0.80ns)   --->   "%xor_ln427 = xor i64 %s_load_4, %r_0_i2" [fips202.c:427]   --->   Operation 267 'xor' 'xor_ln427' <Predicate = (!icmp_ln422)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/1] (2.77ns)   --->   "store i64 %xor_ln427, i64* %s_addr_4, align 8" [fips202.c:427]   --->   Operation 268 'store' <Predicate = (!icmp_ln422)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 269 [1/1] (2.18ns)   --->   "%add_ln428 = add i32 %trunc_ln428, %add_ln420" [fips202.c:428]   --->   Operation 269 'add' 'add_ln428' <Predicate = (!icmp_ln422)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [1/1] (1.35ns)   --->   "br label %._crit_edge17" [fips202.c:429]   --->   Operation 270 'br' <Predicate = (!icmp_ln422)> <Delay = 1.35>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%p_34 = phi i32 [ %add_ln428, %load64.exit13 ], [ %add_ln420, %15 ]" [fips202.c:428]   --->   Operation 271 'phi' 'p_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "ret i32 %p_34" [fips202.c:431]   --->   Operation 272 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mlen_read        (read             ) [ 00111111000000000000000]
m_offset_read    (read             ) [ 00111111111111111100000]
pos_read         (read             ) [ 00100000000000000000000]
m_offset_cast2   (zext             ) [ 00111111111000000000000]
pos_cast1        (zext             ) [ 00111111000000000000000]
t                (alloca           ) [ 00111111111111111111110]
br_ln0           (br               ) [ 01100000000000000000000]
phi_ln387        (phi              ) [ 00100000000000000000000]
add_ln387        (add              ) [ 01100000000000000000000]
zext_ln387       (zext             ) [ 00000000000000000000000]
t_addr_1         (getelementptr    ) [ 00000000000000000000000]
store_ln387      (store            ) [ 00000000000000000000000]
icmp_ln387       (icmp             ) [ 00100000000000000000000]
specloopname_ln0 (specloopname     ) [ 00000000000000000000000]
empty            (speclooptripcount) [ 00000000000000000000000]
br_ln387         (br               ) [ 01100000000000000000000]
trunc_ln389      (trunc            ) [ 00000000000000000000000]
zext_ln389       (zext             ) [ 00111110000000000000000]
icmp_ln389       (icmp             ) [ 00111111000000000000000]
br_ln389         (br               ) [ 00111111000000000000000]
xor_ln391        (xor              ) [ 00000000000000000000000]
zext_ln391       (zext             ) [ 00000000000000000000000]
sub_ln391        (sub              ) [ 00000000000000000000000]
empty_60         (zext             ) [ 00000000000000000000000]
xor_ln391_1      (xor              ) [ 00000000000000000000000]
empty_61         (icmp             ) [ 00000000000000000000000]
umax             (select           ) [ 00000000000000000000000]
trunc_ln391      (trunc            ) [ 00000000000000000000000]
xor_ln391_2      (xor              ) [ 00111111000000000000000]
empty_62         (xor              ) [ 00011110000000000000000]
add_ln393        (add              ) [ 00000000000000000000000]
add_ln393_1      (add              ) [ 00111111000000000000000]
add_ln394        (add              ) [ 00111111000000000000000]
m_offset_cast17  (zext             ) [ 00011000000000000000000]
br_ln391         (br               ) [ 00111000000000000000000]
p_05_rec         (phi              ) [ 00010000000000000000000]
i_0              (phi              ) [ 00011000000000000000000]
empty_63         (trunc            ) [ 00000000000000000000000]
sum1             (add              ) [ 00000000000000000000000]
sum1_cast        (zext             ) [ 00000000000000000000000]
m_addr           (getelementptr    ) [ 00001000000000000000000]
exitcond         (icmp             ) [ 00011000000000000000000]
add_ln392        (add              ) [ 00111000000000000000000]
br_ln392         (br               ) [ 00000000000000000000000]
br_ln30          (br               ) [ 00011110000000000000000]
m_load           (load             ) [ 00000000000000000000000]
i                (add              ) [ 00111000000000000000000]
zext_ln392       (zext             ) [ 00000000000000000000000]
t_addr           (getelementptr    ) [ 00000000000000000000000]
store_ln392      (store            ) [ 00000000000000000000000]
br_ln395         (br               ) [ 00111000000000000000000]
i_0_i            (phi              ) [ 00000110000000000000000]
r_0_i            (phi              ) [ 00000111000000000000000]
icmp_ln30        (icmp             ) [ 00000110000000000000000]
empty_64         (speclooptripcount) [ 00000000000000000000000]
i_32             (add              ) [ 00010110000000000000000]
br_ln30          (br               ) [ 00000000000000000000000]
zext_ln31        (zext             ) [ 00000000000000000000000]
t_addr_2         (getelementptr    ) [ 00000010000000000000000]
add_ln390        (add              ) [ 00000000000000000000000]
sub_ln396        (sub              ) [ 00000000000000000000000]
lshr_ln          (partselect       ) [ 00000000000000000000000]
zext_ln396       (zext             ) [ 00000000000000000000000]
s_addr           (getelementptr    ) [ 00000001000000000000000]
t_load           (load             ) [ 00000000000000000000000]
zext_ln31_8      (zext             ) [ 00000000000000000000000]
trunc_ln31       (trunc            ) [ 00000000000000000000000]
shl_ln           (bitconcatenate   ) [ 00000000000000000000000]
zext_ln31_9      (zext             ) [ 00000000000000000000000]
shl_ln31         (shl              ) [ 00000000000000000000000]
r                (or               ) [ 00010110000000000000000]
br_ln30          (br               ) [ 00010110000000000000000]
s_load           (load             ) [ 00000000000000000000000]
xor_ln396        (xor              ) [ 00000000000000000000000]
store_ln396      (store            ) [ 00000000000000000000000]
br_ln397         (br               ) [ 00000000000000000000000]
p_1620           (phi              ) [ 00011111111000000000000]
p_12             (phi              ) [ 00011111111000000000000]
p_1              (phi              ) [ 00011111111000000000000]
icmp_ln399       (icmp             ) [ 00000001111000000000000]
br_ln399         (br               ) [ 00000001111000000000000]
sub_ln399        (sub              ) [ 00000001111000000000000]
zext_ln399       (zext             ) [ 00000000111000000000000]
icmp_ln399_1     (icmp             ) [ 00000001111000000000000]
br_ln399         (br               ) [ 00000001111000000000000]
tmp_28           (partselect       ) [ 00000000000000000000000]
zext_ln400_1     (zext             ) [ 00000000110000000000000]
tmp_29           (partselect       ) [ 00000000110000000000000]
zext_ln401_2     (zext             ) [ 00000000110000000000000]
br_ln400         (br               ) [ 00000001110000000000000]
i_1              (phi              ) [ 00000000100000000000000]
zext_ln400       (zext             ) [ 00000000000000000000000]
icmp_ln400       (icmp             ) [ 00000000110000000000000]
i_33             (add              ) [ 00000001110000000000000]
br_ln400         (br               ) [ 00000000000000000000000]
shl_ln19         (bitconcatenate   ) [ 00000000000000000000000]
zext_ln401       (zext             ) [ 00000000000000000000000]
add_ln401_1      (add              ) [ 00000000000000000000000]
zext_ln401_3     (zext             ) [ 00000000000000000000000]
add_ln401_2      (add              ) [ 00000000010000000000000]
add_ln401        (add              ) [ 00000000000000000000000]
zext_ln401_1     (zext             ) [ 00000000000000000000000]
s_addr_1         (getelementptr    ) [ 00000000010000000000000]
tmp_8            (call             ) [ 00000000000000000000000]
s_load_1         (load             ) [ 00000000000000000000000]
xor_ln401        (xor              ) [ 00000000000000000000000]
store_ln401      (store            ) [ 00000000000000000000000]
br_ln400         (br               ) [ 00000001110000000000000]
sub_ln403        (sub              ) [ 00000000000000000000000]
call_ln405       (call             ) [ 00000000000000000000000]
br_ln406         (br               ) [ 00000000000000000000000]
p_2722           (phi              ) [ 00000000001000000000000]
p_23             (phi              ) [ 00000000111111111000000]
p_2              (phi              ) [ 00000000111111100000000]
zext_ln402       (zext             ) [ 00000000000000000000000]
trunc_ln402      (trunc            ) [ 00000000000000000000000]
trunc_ln402_1    (trunc            ) [ 00000000000000000000000]
add_ln402        (add              ) [ 00000000000000000000000]
add_ln408        (add              ) [ 00000000000111111100000]
add_ln410        (add              ) [ 00000000000111111000000]
br_ln408         (br               ) [ 00000000001111100000000]
indvars_iv       (phi              ) [ 00000000000111011000000]
p_38_rec         (phi              ) [ 00000000000111011000000]
icmp_ln408       (icmp             ) [ 00000000000111100000000]
br_ln408         (br               ) [ 00000000000000000000000]
br_ln0           (br               ) [ 00000000000111100000000]
trunc_ln408      (trunc            ) [ 00000000000000011111000]
tmp_30           (partselect       ) [ 00000000000000000000000]
zext_ln416_1     (zext             ) [ 00000000000000011000000]
tmp_31           (partselect       ) [ 00000000000000011000000]
br_ln416         (br               ) [ 00000000000111111000000]
i_2              (phi              ) [ 00000000000010000000000]
empty_65         (speclooptripcount) [ 00000000000000000000000]
icmp_ln409       (icmp             ) [ 00000000000111100000000]
i_34             (add              ) [ 00000000000111100000000]
br_ln409         (br               ) [ 00000000000000000000000]
shl_ln21         (bitconcatenate   ) [ 00000000000000000000000]
zext_ln410       (zext             ) [ 00000000000000000000000]
add_ln410_1      (add              ) [ 00000000000000000000000]
add_ln410_2      (add              ) [ 00000000000001000000000]
zext_ln410_1     (zext             ) [ 00000000000000000000000]
s_addr_3         (getelementptr    ) [ 00000000000001000000000]
add_ln411        (add              ) [ 00000000001100100000000]
add_ln414        (add              ) [ 00000000001100100000000]
tmp_9            (call             ) [ 00000000000000000000000]
s_load_3         (load             ) [ 00000000000000000000000]
xor_ln410        (xor              ) [ 00000000000000000000000]
store_ln410      (store            ) [ 00000000000000000000000]
br_ln409         (br               ) [ 00000000000111100000000]
call_ln413       (call             ) [ 00000000000000000000000]
br_ln414         (br               ) [ 00000000001111100000000]
i_3              (phi              ) [ 00000000000000010000000]
zext_ln416       (zext             ) [ 00000000000000000000000]
empty_66         (speclooptripcount) [ 00000000000000000000000]
icmp_ln416       (icmp             ) [ 00000000000000011000000]
add_ln416        (add              ) [ 00000000000100011000000]
br_ln416         (br               ) [ 00000000000000000000000]
trunc_ln417      (trunc            ) [ 00000000000000000000000]
shl_ln20         (bitconcatenate   ) [ 00000000000000000000000]
zext_ln417       (zext             ) [ 00000000000000000000000]
add_ln417        (add              ) [ 00000000000000000000000]
add_ln417_2      (add              ) [ 00000000000000001000000]
add_ln417_1      (add              ) [ 00000000000000000000000]
zext_ln417_1     (zext             ) [ 00000000000000000000000]
s_addr_2         (getelementptr    ) [ 00000000000000001000000]
and_ln           (bitconcatenate   ) [ 00000000000000000000000]
zext_ln418_1     (zext             ) [ 00000000000000000000000]
zext_ln418       (zext             ) [ 00000000000000000000000]
zext_ln419       (zext             ) [ 00000000000000000111000]
sub_ln419        (sub              ) [ 00000000000000000111110]
trunc_ln419      (trunc            ) [ 00000000000000000111000]
add_ln420        (add              ) [ 00000000000000011111111]
icmp_ln422       (icmp             ) [ 00000000000000011111111]
br_ln422         (br               ) [ 00000000000000011111111]
br_ln423         (br               ) [ 00000000000000011100000]
tmp_s            (call             ) [ 00000000000000000000000]
s_load_2         (load             ) [ 00000000000000000000000]
xor_ln417        (xor              ) [ 00000000000000000000000]
store_ln417      (store            ) [ 00000000000000000000000]
br_ln416         (br               ) [ 00000000000100011000000]
i_4              (phi              ) [ 00000000000000000100000]
icmp_ln423       (icmp             ) [ 00000000000000000100000]
empty_67         (speclooptripcount) [ 00000000000000000000000]
i_35             (add              ) [ 00000000000000010100000]
br_ln423         (br               ) [ 00000000000000000000000]
zext_ln424       (zext             ) [ 00000000000000000000000]
t_addr_3         (getelementptr    ) [ 00000000000000000000000]
store_ln424      (store            ) [ 00000000000000000000000]
br_ln423         (br               ) [ 00000000000000010100000]
zext_ln426       (zext             ) [ 00000000000000000000000]
add_ln426        (add              ) [ 00000000000000000011000]
br_ln425         (br               ) [ 00000000000000000111000]
i_5              (phi              ) [ 00000000000000000010000]
zext_ln425       (zext             ) [ 00000000000000000001000]
trunc_ln425      (trunc            ) [ 00000000000000000000000]
zext_ln425_1     (zext             ) [ 00000000000000000000000]
icmp_ln425       (icmp             ) [ 00000000000000000011000]
i_36             (add              ) [ 00000000000000000111000]
br_ln425         (br               ) [ 00000000000000000000000]
add_ln426_1      (add              ) [ 00000000000000000000000]
add_ln426_2      (add              ) [ 00000000000000000000000]
add_ln426_3      (add              ) [ 00000000000000000000000]
zext_ln426_1     (zext             ) [ 00000000000000000000000]
m_addr_1         (getelementptr    ) [ 00000000000000000001000]
br_ln30          (br               ) [ 00000000000000000011110]
m_load_1         (load             ) [ 00000000000000000000000]
t_addr_4         (getelementptr    ) [ 00000000000000000000000]
store_ln426      (store            ) [ 00000000000000000000000]
br_ln425         (br               ) [ 00000000000000000111000]
i_0_i1           (phi              ) [ 00000000000000000000110]
r_0_i2           (phi              ) [ 00000000000000000000111]
icmp_ln30_1      (icmp             ) [ 00000000000000000000110]
empty_68         (speclooptripcount) [ 00000000000000000000000]
i_37             (add              ) [ 00000000000000000010110]
br_ln30          (br               ) [ 00000000000000000000000]
zext_ln31_10     (zext             ) [ 00000000000000000000000]
t_addr_5         (getelementptr    ) [ 00000000000000000000010]
lshr_ln9         (partselect       ) [ 00000000000000000000000]
zext_ln427       (zext             ) [ 00000000000000000000000]
s_addr_4         (getelementptr    ) [ 00000000000000000000001]
trunc_ln428      (trunc            ) [ 00000000000000000000001]
t_load_1         (load             ) [ 00000000000000000000000]
zext_ln31_11     (zext             ) [ 00000000000000000000000]
trunc_ln31_4     (trunc            ) [ 00000000000000000000000]
shl_ln31_4       (bitconcatenate   ) [ 00000000000000000000000]
zext_ln31_12     (zext             ) [ 00000000000000000000000]
shl_ln31_1       (shl              ) [ 00000000000000000000000]
r_1              (or               ) [ 00000000000000000010110]
br_ln30          (br               ) [ 00000000000000000010110]
s_load_4         (load             ) [ 00000000000000000000000]
xor_ln427        (xor              ) [ 00000000000000000000000]
store_ln427      (store            ) [ 00000000000000000000000]
add_ln428        (add              ) [ 00000000000000000000000]
br_ln429         (br               ) [ 00000000000000000000000]
p_34             (phi              ) [ 00000000000000000000001]
ret_ln431        (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pos_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mlen">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load64.2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer.1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="t_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mlen_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="m_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="13" slack="0"/>
<pin id="106" dir="0" index="1" bw="13" slack="0"/>
<pin id="107" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pos_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="t_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln387/2 store_ln392/4 t_load/5 store_ln424/17 store_ln426/19 t_load_1/20 "/>
</bind>
</comp>

<comp id="129" class="1004" name="m_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/3 m_load_1/18 "/>
</bind>
</comp>

<comp id="142" class="1004" name="t_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="t_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="s_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="29" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/5 store_ln396/7 s_load_1/8 store_ln401/9 s_load_3/12 store_ln410/13 s_load_2/15 store_ln417/16 s_load_4/20 store_ln427/22 "/>
</bind>
</comp>

<comp id="170" class="1004" name="s_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="30" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_1/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="s_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_3/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="s_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="30" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_2/15 "/>
</bind>
</comp>

<comp id="194" class="1004" name="t_addr_3_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/17 "/>
</bind>
</comp>

<comp id="201" class="1004" name="m_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/18 "/>
</bind>
</comp>

<comp id="209" class="1004" name="t_addr_4_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/19 "/>
</bind>
</comp>

<comp id="216" class="1004" name="t_addr_5_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/20 "/>
</bind>
</comp>

<comp id="223" class="1004" name="s_addr_4_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="29" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_4/20 "/>
</bind>
</comp>

<comp id="231" class="1005" name="phi_ln387_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln387 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_ln387_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln387/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_05_rec_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_05_rec (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_05_rec_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="64" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_05_rec/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_0_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_0_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_0_i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="r_0_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_0_i_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_1620_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_1620 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_1620_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="3"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="3"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1620/7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_12_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2"/>
<pin id="301" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_12 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_12_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="3"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="7" slack="4"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_12/7 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="2"/>
<pin id="311" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_1_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="3"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="64" slack="4"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="29" slack="1"/>
<pin id="321" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_1_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="29" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_2722_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_2722 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_2722_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="2"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="4" bw="1" slack="2"/>
<pin id="340" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2722/10 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_23_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_23 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_23_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="32" slack="2"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="4" bw="32" slack="2"/>
<pin id="353" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_23/10 "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_2_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="64" slack="2"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="4" bw="64" slack="2"/>
<pin id="368" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/10 "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvars_iv_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="indvars_iv_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="64" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/11 "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_38_rec_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_38_rec (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_38_rec_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_38_rec/11 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_2_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_3_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="418" class="1005" name="i_4_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_4_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/17 "/>
</bind>
</comp>

<comp id="429" class="1005" name="i_5_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="i_5_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/18 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_0_i1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="i_0_i1_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/20 "/>
</bind>
</comp>

<comp id="452" class="1005" name="r_0_i2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_0_i2_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="1" slack="1"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2/20 "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_34_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_34 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_34_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="32" slack="4"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_34/22 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_KeccakF1600_StatePer_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="0" index="2" bw="64" slack="0"/>
<pin id="477" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln405/8 call_ln413/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_load64_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="64" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_8/8 tmp_9/12 tmp_s/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln401/9 xor_ln410/13 xor_ln417/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="m_offset_cast2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="13" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_offset_cast2/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="pos_cast1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pos_cast1/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln387_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln387/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln387_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln387_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="3" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln387/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln389_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln389/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln389_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln389_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln389/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln391_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln391_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln391_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln391/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="empty_60_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_60/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln391_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391_1/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="empty_61_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_61/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="umax_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="64" slack="0"/>
<pin id="568" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln391_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln391/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln391_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391_2/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="empty_62_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln393_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln393/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln393_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln393_1/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln394_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="7" slack="1"/>
<pin id="602" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln394/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="m_offset_cast17_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="1"/>
<pin id="606" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_offset_cast17/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="empty_63_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sum1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="13" slack="1"/>
<pin id="613" dir="0" index="1" bw="14" slack="0"/>
<pin id="614" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sum1_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="exitcond_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln392_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln392/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln392_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln392/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln30_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="0" index="1" bw="4" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_32_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_32/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln31_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln390_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="2"/>
<pin id="662" dir="0" index="1" bw="32" slack="2"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln390/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sub_ln396_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln396/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="lshr_ln_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="29" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="3" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln396_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="29" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln396/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln31_8_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln31_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln31_9_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="shl_ln31_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="6" slack="0"/>
<pin id="707" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="r_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="1"/>
<pin id="713" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="xor_ln396_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="0"/>
<pin id="718" dir="0" index="1" bw="64" slack="1"/>
<pin id="719" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln396/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln399_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sub_ln399_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln399/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln399_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln399_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="0"/>
<pin id="741" dir="0" index="1" bw="64" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399_1/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_28_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="29" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="3" slack="0"/>
<pin id="749" dir="0" index="3" bw="6" slack="0"/>
<pin id="750" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln400_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="29" slack="0"/>
<pin id="757" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400_1/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_29_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="29" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="3" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln401_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="4"/>
<pin id="771" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_2/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln400_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="29" slack="0"/>
<pin id="774" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="icmp_ln400_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="29" slack="0"/>
<pin id="778" dir="0" index="1" bw="29" slack="1"/>
<pin id="779" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln400/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="i_33_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="29" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="shl_ln19_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="29" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln401_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln401_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="13" slack="1"/>
<pin id="802" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401_1/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln401_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="33" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_3/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln401_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="33" slack="0"/>
<pin id="810" dir="0" index="1" bw="64" slack="1"/>
<pin id="811" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401_2/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln401_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="29" slack="0"/>
<pin id="817" dir="0" index="1" bw="29" slack="1"/>
<pin id="818" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln401_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="30" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_1/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sub_ln403_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="2"/>
<pin id="827" dir="0" index="1" bw="32" slack="2"/>
<pin id="828" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln403/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln402_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln402_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="trunc_ln402_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="2"/>
<pin id="841" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402_1/10 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln402_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="64" slack="2"/>
<pin id="846" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln408_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="14" slack="0"/>
<pin id="851" dir="0" index="1" bw="14" slack="0"/>
<pin id="852" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln410_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="0"/>
<pin id="857" dir="0" index="1" bw="13" slack="6"/>
<pin id="858" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="icmp_ln408_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="0"/>
<pin id="862" dir="0" index="1" bw="64" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln408_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="0"/>
<pin id="868" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln408/11 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_30_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="29" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="1"/>
<pin id="873" dir="0" index="2" bw="3" slack="0"/>
<pin id="874" dir="0" index="3" bw="6" slack="0"/>
<pin id="875" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln416_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="29" slack="0"/>
<pin id="882" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416_1/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_31_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="0" index="1" bw="64" slack="0"/>
<pin id="887" dir="0" index="2" bw="3" slack="0"/>
<pin id="888" dir="0" index="3" bw="4" slack="0"/>
<pin id="889" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln409_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/12 "/>
</bind>
</comp>

<comp id="900" class="1004" name="i_34_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_34/12 "/>
</bind>
</comp>

<comp id="906" class="1004" name="shl_ln21_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="5" slack="0"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln21/12 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln410_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/12 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln410_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="64" slack="1"/>
<pin id="921" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_1/12 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln410_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="2"/>
<pin id="926" dir="0" index="1" bw="64" slack="0"/>
<pin id="927" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_2/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln410_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_1/12 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln411_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="0" index="1" bw="9" slack="0"/>
<pin id="938" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/12 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln414_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="0" index="1" bw="9" slack="0"/>
<pin id="944" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln416_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="0"/>
<pin id="949" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/15 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln416_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="0"/>
<pin id="953" dir="0" index="1" bw="5" slack="1"/>
<pin id="954" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/15 "/>
</bind>
</comp>

<comp id="956" class="1004" name="add_ln416_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/15 "/>
</bind>
</comp>

<comp id="962" class="1004" name="trunc_ln417_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="0"/>
<pin id="964" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417/15 "/>
</bind>
</comp>

<comp id="966" class="1004" name="shl_ln20_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="7" slack="0"/>
<pin id="968" dir="0" index="1" bw="4" slack="0"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln20/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln417_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="7" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/15 "/>
</bind>
</comp>

<comp id="978" class="1004" name="add_ln417_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="0"/>
<pin id="980" dir="0" index="1" bw="64" slack="1"/>
<pin id="981" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/15 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln417_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="2"/>
<pin id="986" dir="0" index="1" bw="64" slack="0"/>
<pin id="987" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_2/15 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln417_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="29" slack="1"/>
<pin id="992" dir="0" index="1" bw="5" slack="0"/>
<pin id="993" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_1/15 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln417_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="30" slack="0"/>
<pin id="997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_1/15 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="and_ln_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="5" slack="1"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/15 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln418_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418_1/15 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln418_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418/15 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln419_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419/15 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sub_ln419_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="1"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln419/15 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="trunc_ln419_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln419/15 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="add_ln420_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="2"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln420/15 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="icmp_ln422_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="1"/>
<pin id="1037" dir="0" index="1" bw="64" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/15 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln423_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="4" slack="0"/>
<pin id="1043" dir="0" index="1" bw="4" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/17 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="i_35_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_35/17 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln424_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln424/17 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln426_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="13" slack="9"/>
<pin id="1060" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln426/17 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="add_ln426_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="13" slack="0"/>
<pin id="1063" dir="0" index="1" bw="14" slack="3"/>
<pin id="1064" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln426/17 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln425_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/18 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="trunc_ln425_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425/18 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln425_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_1/18 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="icmp_ln425_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="33" slack="0"/>
<pin id="1080" dir="0" index="1" bw="33" slack="2"/>
<pin id="1081" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln425/18 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="i_36_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="32" slack="0"/>
<pin id="1086" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_36/18 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln426_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="14" slack="0"/>
<pin id="1091" dir="0" index="1" bw="8" slack="2"/>
<pin id="1092" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln426_1/18 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln426_2_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="14" slack="3"/>
<pin id="1096" dir="0" index="1" bw="14" slack="0"/>
<pin id="1097" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln426_2/18 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="add_ln426_3_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="14" slack="1"/>
<pin id="1101" dir="0" index="1" bw="14" slack="0"/>
<pin id="1102" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln426_3/18 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="zext_ln426_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="14" slack="0"/>
<pin id="1106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln426_1/18 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln30_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="0"/>
<pin id="1111" dir="0" index="1" bw="4" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/20 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="i_37_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/20 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="zext_ln31_10_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="4" slack="0"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/20 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="lshr_ln9_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="29" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="3"/>
<pin id="1129" dir="0" index="2" bw="3" slack="0"/>
<pin id="1130" dir="0" index="3" bw="6" slack="0"/>
<pin id="1131" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/20 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="zext_ln427_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="29" slack="0"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/20 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="trunc_ln428_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="64" slack="3"/>
<pin id="1142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln428/20 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="zext_ln31_11_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_11/21 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="trunc_ln31_4_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="4" slack="1"/>
<pin id="1149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_4/21 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="shl_ln31_4_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="0"/>
<pin id="1153" dir="0" index="1" bw="3" slack="0"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_4/21 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="zext_ln31_12_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="0"/>
<pin id="1161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_12/21 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="shl_ln31_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="0" index="1" bw="6" slack="0"/>
<pin id="1166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31_1/21 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="r_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="64" slack="0"/>
<pin id="1171" dir="0" index="1" bw="64" slack="1"/>
<pin id="1172" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_1/21 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="xor_ln427_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="0"/>
<pin id="1177" dir="0" index="1" bw="64" slack="1"/>
<pin id="1178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln427/22 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="add_ln428_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="0" index="1" bw="32" slack="4"/>
<pin id="1185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln428/22 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="mlen_read_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="1"/>
<pin id="1189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="1194" class="1005" name="m_offset_read_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="13" slack="1"/>
<pin id="1196" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_read "/>
</bind>
</comp>

<comp id="1201" class="1005" name="pos_read_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="7" slack="1"/>
<pin id="1203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pos_read "/>
</bind>
</comp>

<comp id="1206" class="1005" name="m_offset_cast2_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="64" slack="6"/>
<pin id="1208" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="m_offset_cast2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="pos_cast1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_cast1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="add_ln387_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="3" slack="0"/>
<pin id="1219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln387 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="zext_ln389_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln389 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln389_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="3"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln389 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="xor_ln391_2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="64" slack="1"/>
<pin id="1237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln391_2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="empty_62_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="2"/>
<pin id="1243" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="add_ln393_1_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="64" slack="3"/>
<pin id="1248" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln393_1 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="add_ln394_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="2"/>
<pin id="1253" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln394 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="m_offset_cast17_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="14" slack="1"/>
<pin id="1259" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_cast17 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="m_addr_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="13" slack="1"/>
<pin id="1264" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="1270" class="1005" name="add_ln392_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="64" slack="0"/>
<pin id="1272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln392 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="i_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1283" class="1005" name="i_32_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="4" slack="0"/>
<pin id="1285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_32 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="t_addr_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="3" slack="1"/>
<pin id="1290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="s_addr_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="5" slack="1"/>
<pin id="1295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="1298" class="1005" name="r_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="64" slack="1"/>
<pin id="1300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1303" class="1005" name="icmp_ln399_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="2"/>
<pin id="1305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln399 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="sub_ln399_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="2"/>
<pin id="1309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln399 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="zext_ln399_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="64" slack="2"/>
<pin id="1314" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln399 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="icmp_ln399_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="2"/>
<pin id="1319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln399_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="zext_ln400_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="30" slack="1"/>
<pin id="1323" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln400_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_29_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="29" slack="1"/>
<pin id="1328" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="zext_ln401_2_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="33" slack="1"/>
<pin id="1333" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln401_2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="i_33_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="29" slack="0"/>
<pin id="1341" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i_33 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="add_ln401_2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="64" slack="1"/>
<pin id="1346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln401_2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="s_addr_1_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="5" slack="1"/>
<pin id="1351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="add_ln408_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="14" slack="3"/>
<pin id="1356" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln408 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="add_ln410_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="64" slack="2"/>
<pin id="1361" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln410 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="trunc_ln408_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="14" slack="3"/>
<pin id="1370" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln408 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="zext_ln416_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="30" slack="1"/>
<pin id="1375" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416_1 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_31_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="5" slack="1"/>
<pin id="1380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="i_34_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="5" slack="0"/>
<pin id="1389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_34 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="add_ln410_2_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="64" slack="1"/>
<pin id="1394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln410_2 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="s_addr_3_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="5" slack="1"/>
<pin id="1399" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_3 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="add_ln411_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="64" slack="1"/>
<pin id="1404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln411 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="add_ln414_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="64" slack="1"/>
<pin id="1409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln414 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="add_ln416_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="5" slack="0"/>
<pin id="1417" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="add_ln417_2_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="64" slack="1"/>
<pin id="1422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln417_2 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="s_addr_2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="5" slack="1"/>
<pin id="1427" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="zext_ln419_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="14" slack="2"/>
<pin id="1432" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln419 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="sub_ln419_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="3"/>
<pin id="1437" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln419 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="trunc_ln419_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="33" slack="2"/>
<pin id="1442" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln419 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="add_ln420_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="3"/>
<pin id="1447" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln420 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="icmp_ln422_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="4"/>
<pin id="1454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="i_35_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="4" slack="0"/>
<pin id="1461" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_35 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="add_ln426_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="14" slack="1"/>
<pin id="1466" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln426 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="zext_ln425_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="64" slack="1"/>
<pin id="1471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln425 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="i_36_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="0"/>
<pin id="1479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="m_addr_1_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="13" slack="1"/>
<pin id="1484" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="i_37_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="4" slack="0"/>
<pin id="1492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_37 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="t_addr_5_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="3" slack="1"/>
<pin id="1497" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="s_addr_4_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="5" slack="1"/>
<pin id="1502" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_4 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="trunc_ln428_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="1"/>
<pin id="1507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln428 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="r_1_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="64" slack="1"/>
<pin id="1512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="308"><net_src comp="302" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="318"><net_src comp="312" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="299" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="299" pin="1"/><net_sink comp="347" pin=4"/></net>

<net id="358"><net_src comp="347" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="370"><net_src comp="309" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="309" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="372"><net_src comp="362" pin="6"/><net_sink comp="359" pin=0"/></net>

<net id="382"><net_src comp="359" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="46" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="444" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="455"><net_src comp="24" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="463"><net_src comp="456" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="478"><net_src comp="70" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="0" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="68" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="4" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="164" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="488" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="498"><net_src comp="104" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="110" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="235" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="235" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="518"><net_src comp="235" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="28" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="520" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="20" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="520" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="40" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="38" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="533" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="533" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="552" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="564" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="38" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="572" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="42" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="18" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="564" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="582" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="246" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="625"><net_src comp="246" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="18" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="246" pin="4"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="253" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="44" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="253" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="647"><net_src comp="267" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="40" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="267" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="48" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="267" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="50" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="52" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="54" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="682"><net_src comp="669" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="687"><net_src comp="122" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="263" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="56" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="20" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="684" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="275" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="164" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="275" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="716" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="727"><net_src comp="302" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="58" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="60" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="302" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="312" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="751"><net_src comp="50" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="302" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="52" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="54" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="745" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="50" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="729" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="52" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="54" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="775"><net_src comp="323" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="323" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="323" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="64" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="66" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="323" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="20" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="799" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="287" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="808" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="819"><net_src comp="772" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="829"><net_src comp="309" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="825" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="834"><net_src comp="334" pin="6"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="334" pin="6"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="287" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="831" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="287" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="839" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="835" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="843" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="376" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="72" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="388" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="876"><net_src comp="50" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="344" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="52" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="54" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="883"><net_src comp="870" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="74" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="376" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="52" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="76" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="898"><net_src comp="400" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="82" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="400" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="84" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="86" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="400" pin="4"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="20" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="917"><net_src comp="906" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="384" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="929"><net_src comp="924" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="933"><net_src comp="400" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="939"><net_src comp="384" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="72" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="373" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="88" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="411" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="411" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="411" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="84" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="411" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="92" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="962" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="20" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="966" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="384" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="978" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="989"><net_src comp="984" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="994"><net_src comp="947" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="990" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1005"><net_src comp="86" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="20" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1010"><net_src comp="1000" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="1000" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="1000" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="373" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1011" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="344" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1007" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="373" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1011" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="422" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="40" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="422" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="48" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="422" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="433" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="433" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="433" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1087"><net_src comp="44" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="433" pin="4"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1070" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1107"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1113"><net_src comp="444" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="40" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="444" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="444" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1132"><net_src comp="50" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="52" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1134"><net_src comp="54" pin="0"/><net_sink comp="1126" pin=3"/></net>

<net id="1138"><net_src comp="1126" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1146"><net_src comp="122" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="440" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1156"><net_src comp="56" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="20" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1162"><net_src comp="1151" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1167"><net_src comp="1143" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="452" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="164" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="452" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1181"><net_src comp="1175" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="1186"><net_src comp="1182" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="1190"><net_src comp="98" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1193"><net_src comp="1187" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1197"><net_src comp="104" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1204"><net_src comp="110" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1209"><net_src comp="495" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1214"><net_src comp="499" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1220"><net_src comp="503" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1228"><net_src comp="523" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1234"><net_src comp="527" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="576" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1244"><net_src comp="582" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1249"><net_src comp="594" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1254"><net_src comp="599" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1260"><net_src comp="604" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1265"><net_src comp="129" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1273"><net_src comp="626" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1278"><net_src comp="632" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1286"><net_src comp="649" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1291"><net_src comp="150" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1296"><net_src comp="157" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1301"><net_src comp="710" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1306"><net_src comp="723" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1310"><net_src comp="729" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1315"><net_src comp="735" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1320"><net_src comp="739" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="755" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1329"><net_src comp="759" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1334"><net_src comp="769" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1342"><net_src comp="781" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1347"><net_src comp="808" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1352"><net_src comp="170" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1357"><net_src comp="849" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1362"><net_src comp="855" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1371"><net_src comp="866" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1376"><net_src comp="880" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1381"><net_src comp="884" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1390"><net_src comp="900" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1395"><net_src comp="924" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1400"><net_src comp="178" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1405"><net_src comp="935" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1410"><net_src comp="941" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1418"><net_src comp="956" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1423"><net_src comp="984" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1428"><net_src comp="186" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1433"><net_src comp="1015" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1438"><net_src comp="1019" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1443"><net_src comp="1025" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1448"><net_src comp="1029" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1451"><net_src comp="1445" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1455"><net_src comp="1035" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1462"><net_src comp="1047" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1467"><net_src comp="1061" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1472"><net_src comp="1066" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1480"><net_src comp="1083" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1485"><net_src comp="201" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1493"><net_src comp="1115" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1498"><net_src comp="216" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1503"><net_src comp="223" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1508"><net_src comp="1140" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1513"><net_src comp="1169" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="456" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {7 8 9 10 12 13 14 16 22 }
	Port: m | {}
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_absorb.2 : s | {5 7 8 9 10 12 13 14 15 16 20 22 }
	Port: keccak_absorb.2 : pos_r | {1 }
	Port: keccak_absorb.2 : m | {3 4 8 9 12 13 15 16 18 19 }
	Port: keccak_absorb.2 : m_offset | {1 }
	Port: keccak_absorb.2 : mlen | {1 }
	Port: keccak_absorb.2 : KeccakF_RoundConstan | {8 10 12 14 }
  - Chain level:
	State 1
	State 2
		add_ln387 : 1
		zext_ln387 : 1
		t_addr_1 : 2
		store_ln387 : 3
		icmp_ln387 : 1
		br_ln387 : 2
		zext_ln389 : 1
		icmp_ln389 : 1
		br_ln389 : 2
		zext_ln391 : 1
		sub_ln391 : 2
		empty_60 : 3
		xor_ln391_1 : 4
		empty_61 : 4
		umax : 5
		trunc_ln391 : 6
		xor_ln391_2 : 6
		empty_62 : 7
		add_ln393 : 6
		add_ln393_1 : 7
		add_ln394 : 7
	State 3
		empty_63 : 1
		sum1 : 2
		sum1_cast : 3
		m_addr : 4
		exitcond : 1
		add_ln392 : 1
		br_ln392 : 2
		m_load : 5
	State 4
		t_addr : 1
		store_ln392 : 2
	State 5
		icmp_ln30 : 1
		i_32 : 1
		br_ln30 : 2
		zext_ln31 : 1
		t_addr_2 : 2
		t_load : 3
		sub_ln396 : 1
		lshr_ln : 2
		zext_ln396 : 3
		s_addr : 4
		s_load : 5
	State 6
		zext_ln31_8 : 1
		shl_ln : 1
		zext_ln31_9 : 2
		shl_ln31 : 3
		r : 4
	State 7
		xor_ln396 : 1
		store_ln396 : 1
		p_1620 : 1
		p_12 : 1
		p_1 : 1
		icmp_ln399 : 2
		br_ln399 : 3
		sub_ln399 : 2
		zext_ln399 : 3
		icmp_ln399_1 : 4
		br_ln399 : 5
		tmp_28 : 2
		zext_ln400_1 : 3
		tmp_29 : 3
	State 8
		zext_ln400 : 1
		icmp_ln400 : 1
		i_33 : 1
		br_ln400 : 2
		shl_ln19 : 1
		zext_ln401 : 2
		add_ln401_1 : 3
		zext_ln401_3 : 4
		add_ln401_2 : 5
		tmp_8 : 6
		add_ln401 : 2
		zext_ln401_1 : 3
		s_addr_1 : 4
		s_load_1 : 5
	State 9
		xor_ln401 : 1
		store_ln401 : 1
	State 10
		p_2722 : 1
		p_23 : 1
		p_2 : 1
		zext_ln402 : 2
		trunc_ln402 : 2
		add_ln402 : 3
		add_ln408 : 3
		add_ln410 : 4
	State 11
		icmp_ln408 : 1
		br_ln408 : 2
		trunc_ln408 : 1
		zext_ln416_1 : 1
		tmp_31 : 1
	State 12
		icmp_ln409 : 1
		i_34 : 1
		br_ln409 : 2
		shl_ln21 : 1
		zext_ln410 : 2
		add_ln410_1 : 3
		add_ln410_2 : 4
		tmp_9 : 5
		zext_ln410_1 : 1
		s_addr_3 : 2
		s_load_3 : 3
	State 13
		xor_ln410 : 1
		store_ln410 : 1
	State 14
	State 15
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		trunc_ln417 : 1
		shl_ln20 : 2
		zext_ln417 : 3
		add_ln417 : 4
		add_ln417_2 : 5
		tmp_s : 6
		add_ln417_1 : 2
		zext_ln417_1 : 3
		s_addr_2 : 4
		s_load_2 : 5
		zext_ln418_1 : 1
		zext_ln418 : 1
		zext_ln419 : 1
		sub_ln419 : 2
		trunc_ln419 : 3
		add_ln420 : 2
		icmp_ln422 : 2
		br_ln422 : 3
	State 16
		xor_ln417 : 1
		store_ln417 : 1
	State 17
		icmp_ln423 : 1
		i_35 : 1
		br_ln423 : 2
		zext_ln424 : 1
		t_addr_3 : 2
		store_ln424 : 3
		add_ln426 : 1
	State 18
		zext_ln425 : 1
		trunc_ln425 : 1
		zext_ln425_1 : 1
		icmp_ln425 : 2
		i_36 : 1
		br_ln425 : 3
		add_ln426_1 : 2
		add_ln426_2 : 3
		add_ln426_3 : 4
		zext_ln426_1 : 5
		m_addr_1 : 6
		m_load_1 : 7
	State 19
		store_ln426 : 1
	State 20
		icmp_ln30_1 : 1
		i_37 : 1
		br_ln30 : 2
		zext_ln31_10 : 1
		t_addr_5 : 2
		t_load_1 : 3
		zext_ln427 : 1
		s_addr_4 : 2
		s_load_4 : 3
	State 21
		zext_ln31_11 : 1
		shl_ln31_4 : 1
		zext_ln31_12 : 2
		shl_ln31_1 : 3
		r_1 : 4
	State 22
		xor_ln427 : 1
		store_ln427 : 1
		p_34 : 1
		ret_ln431 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_1_fu_473 | 11.5955 |   4945  |  16607  |
|          |        grp_load64_2_fu_481        |   4.05  |   163   |   153   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln387_fu_503         |    0    |    0    |    12   |
|          |          add_ln393_fu_588         |    0    |    0    |    8    |
|          |         add_ln393_1_fu_594        |    0    |    0    |    8    |
|          |          add_ln394_fu_599         |    0    |    0    |    39   |
|          |            sum1_fu_611            |    0    |    0    |    21   |
|          |          add_ln392_fu_626         |    0    |    0    |    71   |
|          |              i_fu_632             |    0    |    0    |    39   |
|          |            i_32_fu_649            |    0    |    0    |    13   |
|          |          add_ln390_fu_660         |    0    |    0    |    8    |
|          |            i_33_fu_781            |    0    |    0    |    36   |
|          |         add_ln401_1_fu_799        |    0    |    0    |    39   |
|          |         add_ln401_2_fu_808        |    0    |    0    |    71   |
|          |          add_ln401_fu_815         |    0    |    0    |    36   |
|          |          add_ln402_fu_843         |    0    |    0    |    8    |
|          |          add_ln408_fu_849         |    0    |    0    |    21   |
|          |          add_ln410_fu_855         |    0    |    0    |    8    |
|    add   |            i_34_fu_900            |    0    |    0    |    15   |
|          |         add_ln410_1_fu_918        |    0    |    0    |    8    |
|          |         add_ln410_2_fu_924        |    0    |    0    |    8    |
|          |          add_ln411_fu_935         |    0    |    0    |    71   |
|          |          add_ln414_fu_941         |    0    |    0    |    71   |
|          |          add_ln416_fu_956         |    0    |    0    |    15   |
|          |          add_ln417_fu_978         |    0    |    0    |    8    |
|          |         add_ln417_2_fu_984        |    0    |    0    |    8    |
|          |         add_ln417_1_fu_990        |    0    |    0    |    36   |
|          |         add_ln420_fu_1029         |    0    |    0    |    39   |
|          |            i_35_fu_1047           |    0    |    0    |    13   |
|          |         add_ln426_fu_1061         |    0    |    0    |    21   |
|          |            i_36_fu_1083           |    0    |    0    |    39   |
|          |        add_ln426_1_fu_1089        |    0    |    0    |    21   |
|          |        add_ln426_2_fu_1094        |    0    |    0    |    8    |
|          |        add_ln426_3_fu_1099        |    0    |    0    |    8    |
|          |            i_37_fu_1115           |    0    |    0    |    13   |
|          |         add_ln428_fu_1182         |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_488            |    0    |    0    |    64   |
|          |          xor_ln391_fu_533         |    0    |    0    |    64   |
|          |         xor_ln391_1_fu_552        |    0    |    0    |    64   |
|    xor   |         xor_ln391_2_fu_576        |    0    |    0    |    64   |
|          |          empty_62_fu_582          |    0    |    0    |    32   |
|          |          xor_ln396_fu_716         |    0    |    0    |    64   |
|          |         xor_ln427_fu_1175         |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln387_fu_514         |    0    |    0    |    9    |
|          |         icmp_ln389_fu_527         |    0    |    0    |    9    |
|          |          empty_61_fu_558          |    0    |    0    |    29   |
|          |          exitcond_fu_621          |    0    |    0    |    29   |
|          |          icmp_ln30_fu_643         |    0    |    0    |    9    |
|          |         icmp_ln399_fu_723         |    0    |    0    |    18   |
|          |        icmp_ln399_1_fu_739        |    0    |    0    |    29   |
|   icmp   |         icmp_ln400_fu_776         |    0    |    0    |    18   |
|          |         icmp_ln408_fu_860         |    0    |    0    |    29   |
|          |         icmp_ln409_fu_894         |    0    |    0    |    11   |
|          |         icmp_ln416_fu_951         |    0    |    0    |    11   |
|          |         icmp_ln422_fu_1035        |    0    |    0    |    29   |
|          |         icmp_ln423_fu_1041        |    0    |    0    |    9    |
|          |         icmp_ln425_fu_1078        |    0    |    0    |    21   |
|          |        icmp_ln30_1_fu_1109        |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |          sub_ln391_fu_542         |    0    |    0    |    13   |
|          |          sub_ln396_fu_664         |    0    |    0    |    8    |
|    sub   |          sub_ln399_fu_729         |    0    |    0    |    39   |
|          |          sub_ln403_fu_825         |    0    |    0    |    71   |
|          |         sub_ln419_fu_1019         |    0    |    0    |    71   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |              r_fu_710             |    0    |    0    |    64   |
|          |            r_1_fu_1169            |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|  select  |            umax_fu_564            |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln31_fu_704          |    0    |    0    |    19   |
|          |         shl_ln31_1_fu_1163        |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|          |        mlen_read_read_fu_98       |    0    |    0    |    0    |
|   read   |     m_offset_read_read_fu_104     |    0    |    0    |    0    |
|          |        pos_read_read_fu_110       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       m_offset_cast2_fu_495       |    0    |    0    |    0    |
|          |          pos_cast1_fu_499         |    0    |    0    |    0    |
|          |         zext_ln387_fu_509         |    0    |    0    |    0    |
|          |         zext_ln389_fu_523         |    0    |    0    |    0    |
|          |         zext_ln391_fu_538         |    0    |    0    |    0    |
|          |          empty_60_fu_548          |    0    |    0    |    0    |
|          |       m_offset_cast17_fu_604      |    0    |    0    |    0    |
|          |          sum1_cast_fu_616         |    0    |    0    |    0    |
|          |         zext_ln392_fu_638         |    0    |    0    |    0    |
|          |          zext_ln31_fu_655         |    0    |    0    |    0    |
|          |         zext_ln396_fu_679         |    0    |    0    |    0    |
|          |         zext_ln31_8_fu_684        |    0    |    0    |    0    |
|          |         zext_ln31_9_fu_700        |    0    |    0    |    0    |
|          |         zext_ln399_fu_735         |    0    |    0    |    0    |
|          |        zext_ln400_1_fu_755        |    0    |    0    |    0    |
|          |        zext_ln401_2_fu_769        |    0    |    0    |    0    |
|          |         zext_ln400_fu_772         |    0    |    0    |    0    |
|          |         zext_ln401_fu_795         |    0    |    0    |    0    |
|          |        zext_ln401_3_fu_804        |    0    |    0    |    0    |
|   zext   |        zext_ln401_1_fu_820        |    0    |    0    |    0    |
|          |         zext_ln402_fu_831         |    0    |    0    |    0    |
|          |        zext_ln416_1_fu_880        |    0    |    0    |    0    |
|          |         zext_ln410_fu_914         |    0    |    0    |    0    |
|          |        zext_ln410_1_fu_930        |    0    |    0    |    0    |
|          |         zext_ln416_fu_947         |    0    |    0    |    0    |
|          |         zext_ln417_fu_974         |    0    |    0    |    0    |
|          |        zext_ln417_1_fu_995        |    0    |    0    |    0    |
|          |        zext_ln418_1_fu_1007       |    0    |    0    |    0    |
|          |         zext_ln418_fu_1011        |    0    |    0    |    0    |
|          |         zext_ln419_fu_1015        |    0    |    0    |    0    |
|          |         zext_ln424_fu_1053        |    0    |    0    |    0    |
|          |         zext_ln426_fu_1058        |    0    |    0    |    0    |
|          |         zext_ln425_fu_1066        |    0    |    0    |    0    |
|          |        zext_ln425_1_fu_1074       |    0    |    0    |    0    |
|          |        zext_ln426_1_fu_1104       |    0    |    0    |    0    |
|          |        zext_ln31_10_fu_1121       |    0    |    0    |    0    |
|          |         zext_ln427_fu_1135        |    0    |    0    |    0    |
|          |        zext_ln31_11_fu_1143       |    0    |    0    |    0    |
|          |        zext_ln31_12_fu_1159       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln389_fu_520        |    0    |    0    |    0    |
|          |         trunc_ln391_fu_572        |    0    |    0    |    0    |
|          |          empty_63_fu_607          |    0    |    0    |    0    |
|          |         trunc_ln31_fu_688         |    0    |    0    |    0    |
|          |         trunc_ln402_fu_835        |    0    |    0    |    0    |
|   trunc  |        trunc_ln402_1_fu_839       |    0    |    0    |    0    |
|          |         trunc_ln408_fu_866        |    0    |    0    |    0    |
|          |         trunc_ln417_fu_962        |    0    |    0    |    0    |
|          |        trunc_ln419_fu_1025        |    0    |    0    |    0    |
|          |        trunc_ln425_fu_1070        |    0    |    0    |    0    |
|          |        trunc_ln428_fu_1140        |    0    |    0    |    0    |
|          |        trunc_ln31_4_fu_1147       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           lshr_ln_fu_669          |    0    |    0    |    0    |
|          |           tmp_28_fu_745           |    0    |    0    |    0    |
|partselect|           tmp_29_fu_759           |    0    |    0    |    0    |
|          |           tmp_30_fu_870           |    0    |    0    |    0    |
|          |           tmp_31_fu_884           |    0    |    0    |    0    |
|          |          lshr_ln9_fu_1126         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           shl_ln_fu_692           |    0    |    0    |    0    |
|          |          shl_ln19_fu_787          |    0    |    0    |    0    |
|bitconcatenate|          shl_ln21_fu_906          |    0    |    0    |    0    |
|          |          shl_ln20_fu_966          |    0    |    0    |    0    |
|          |           and_ln_fu_1000          |    0    |    0    |    0    |
|          |         shl_ln31_4_fu_1151        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 15.6455 |   5108  |  18756  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln387_reg_1217   |    3   |
|   add_ln392_reg_1270   |   64   |
|  add_ln393_1_reg_1246  |   64   |
|   add_ln394_reg_1251   |   32   |
|  add_ln401_2_reg_1344  |   64   |
|   add_ln408_reg_1354   |   14   |
|  add_ln410_2_reg_1392  |   64   |
|   add_ln410_reg_1359   |   64   |
|   add_ln411_reg_1402   |   64   |
|   add_ln414_reg_1407   |   64   |
|   add_ln416_reg_1415   |    5   |
|  add_ln417_2_reg_1420  |   64   |
|   add_ln420_reg_1445   |   32   |
|   add_ln426_reg_1464   |   14   |
|    empty_62_reg_1241   |   32   |
|     i_0_i1_reg_440     |    4   |
|      i_0_i_reg_263     |    4   |
|       i_0_reg_253      |   32   |
|       i_1_reg_319      |   29   |
|       i_2_reg_396      |    5   |
|      i_32_reg_1283     |    4   |
|      i_33_reg_1339     |   29   |
|      i_34_reg_1387     |    5   |
|      i_35_reg_1459     |    4   |
|      i_36_reg_1477     |   32   |
|      i_37_reg_1490     |    4   |
|       i_3_reg_407      |    5   |
|       i_4_reg_418      |    4   |
|       i_5_reg_429      |   32   |
|       i_reg_1275       |   32   |
|   icmp_ln389_reg_1231  |    1   |
|  icmp_ln399_1_reg_1317 |    1   |
|   icmp_ln399_reg_1303  |    1   |
|   icmp_ln422_reg_1452  |    1   |
|   indvars_iv_reg_373   |   64   |
|    m_addr_1_reg_1482   |   13   |
|     m_addr_reg_1262    |   13   |
|m_offset_cast17_reg_1257|   14   |
| m_offset_cast2_reg_1206|   64   |
| m_offset_read_reg_1194 |   13   |
|   mlen_read_reg_1187   |   64   |
|    p_05_rec_reg_242    |   64   |
|      p_12_reg_299      |   32   |
|     p_1620_reg_287     |   64   |
|       p_1_reg_309      |   64   |
|      p_23_reg_344      |   32   |
|     p_2722_reg_330     |   32   |
|       p_2_reg_359      |   64   |
|      p_34_reg_464      |   32   |
|    p_38_rec_reg_384    |   64   |
|    phi_ln387_reg_231   |    3   |
|   pos_cast1_reg_1211   |   32   |
|    pos_read_reg_1201   |    7   |
|     r_0_i2_reg_452     |   64   |
|      r_0_i_reg_275     |   64   |
|      r_1_reg_1510      |   64   |
|       r_reg_1298       |   64   |
|    s_addr_1_reg_1349   |    5   |
|    s_addr_2_reg_1425   |    5   |
|    s_addr_3_reg_1397   |    5   |
|    s_addr_4_reg_1500   |    5   |
|     s_addr_reg_1293    |    5   |
|   sub_ln399_reg_1307   |   32   |
|   sub_ln419_reg_1435   |   64   |
|    t_addr_2_reg_1288   |    3   |
|    t_addr_5_reg_1495   |    3   |
|     tmp_29_reg_1326    |   29   |
|     tmp_31_reg_1378    |    5   |
|  trunc_ln408_reg_1368  |   14   |
|  trunc_ln419_reg_1440  |   33   |
|  trunc_ln428_reg_1505  |   32   |
|  xor_ln391_2_reg_1235  |   64   |
|   zext_ln389_reg_1225  |   32   |
|   zext_ln399_reg_1312  |   64   |
|  zext_ln400_1_reg_1321 |   30   |
|  zext_ln401_2_reg_1331 |   33   |
|  zext_ln416_1_reg_1373 |   30   |
|   zext_ln419_reg_1430  |   14   |
|   zext_ln425_reg_1469  |   64   |
+------------------------+--------+
|          Total         |  2435  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_122  |  p0  |   8  |   3  |   24   ||    41   |
|  grp_access_fu_122  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_136  |  p0  |   4  |  13  |   52   ||    21   |
|  grp_access_fu_164  |  p0  |  10  |   5  |   50   ||    47   |
|  grp_access_fu_164  |  p1  |   3  |  64  |   192  ||    15   |
|    i_0_i_reg_263    |  p0  |   2  |   4  |    8   ||    9    |
|    r_0_i_reg_275    |  p0  |   2  |  64  |   128  ||    9    |
|    p_1620_reg_287   |  p0  |   2  |  64  |   128  ||    9    |
|   p_38_rec_reg_384  |  p0  |   2  |  64  |   128  ||    9    |
|    i_0_i1_reg_440   |  p0  |   2  |   4  |    8   ||    9    |
|    r_0_i2_reg_452   |  p0  |   2  |  64  |   128  ||    9    |
| grp_load64_2_fu_481 |  p2  |   6  |  64  |   384  ||    33   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1246  || 17.8565 ||   220   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |  5108  |  18756 |    -   |
|   Memory  |    0   |    -   |   16   |    1   |    0   |
|Multiplexer|    -   |   17   |    -   |   220  |    -   |
|  Register |    -   |    -   |  2435  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   33   |  7559  |  18977 |    0   |
+-----------+--------+--------+--------+--------+--------+
