TimeQuest Timing Analyzer report for testsuite
Thu Aug 07 13:55:29 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'SCI_SCLK'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'SCI_SCLK'
 21. Slow 1200mV 85C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Slow 1200mV 0C Model Fmax Summary
 65. Slow 1200mV 0C Model Setup Summary
 66. Slow 1200mV 0C Model Hold Summary
 67. Slow 1200mV 0C Model Recovery Summary
 68. Slow 1200mV 0C Model Removal Summary
 69. Slow 1200mV 0C Model Minimum Pulse Width Summary
 70. Slow 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Setup: 'SCI_SCLK'
 73. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 74. Slow 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 76. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Hold: 'SCI_SCLK'
 78. Slow 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 80. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Slow 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Output Enable Times
 94. Minimum Output Enable Times
 95. Output Disable Times
 96. Minimum Output Disable Times
 97. MTBF Summary
 98. Synchronizer Summary
 99. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
121. Fast 1200mV 0C Model Setup Summary
122. Fast 1200mV 0C Model Hold Summary
123. Fast 1200mV 0C Model Recovery Summary
124. Fast 1200mV 0C Model Removal Summary
125. Fast 1200mV 0C Model Minimum Pulse Width Summary
126. Fast 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
127. Fast 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
128. Fast 1200mV 0C Model Setup: 'SCI_SCLK'
129. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
131. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
132. Fast 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
133. Fast 1200mV 0C Model Hold: 'SCI_SCLK'
134. Fast 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
135. Fast 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
137. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
138. Fast 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
139. Fast 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Output Enable Times
150. Minimum Output Enable Times
151. Output Disable Times
152. Minimum Output Disable Times
153. MTBF Summary
154. Synchronizer Summary
155. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
177. Multicorner Timing Analysis Summary
178. Setup Times
179. Hold Times
180. Clock to Output Times
181. Minimum Clock to Output Times
182. Board Trace Model Assignments
183. Input Transition Times
184. Signal Integrity Metrics (Slow 1200mv 0c Model)
185. Signal Integrity Metrics (Slow 1200mv 85c Model)
186. Signal Integrity Metrics (Fast 1200mv 0c Model)
187. Setup Transfers
188. Hold Transfers
189. Recovery Transfers
190. Removal Transfers
191. Report TCCS
192. Report RSKM
193. Unconstrained Paths
194. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; testsuite                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; cq_viola/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Aug 07 13:55:23 2014 ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc        ; OK     ; Thu Aug 07 13:55:23 2014 ;
; peridot_top.sdc                                           ; OK     ; Thu Aug 07 13:55:23 2014 ;
+-----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0] ; { inst_peripll|altpll_component|auto_generated|pll1|clk[2] } ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000  ; 100.0 MHz ; -2.187 ; 2.813  ; 50.00      ; 1         ; 2           ; -78.8 ;        ;           ;            ; false    ; CLOCK_50 ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]  ; { inst_syspll|altpll_component|auto_generated|pll1|clk[0] }  ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]  ; { inst_syspll|altpll_component|auto_generated|pll1|clk[1] }  ;
; SCI_SCLK                                                 ; Base      ; 83.333  ; 12.0 MHz  ; 0.000  ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { SCI_SCLK }                                                 ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 71.76 MHz  ; 71.76 MHz       ; altera_reserved_tck                                      ;      ;
; 86.95 MHz  ; 86.95 MHz       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 111.11 MHz ; 111.11 MHz      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;      ;
; 127.63 MHz ; 127.63 MHz      ; SCI_SCLK                                                 ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.000  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 13.499 ; 0.000         ;
; SCI_SCLK                                                 ; 37.749 ; 0.000         ;
; altera_reserved_tck                                      ; 43.032 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.435 ; 0.000         ;
; altera_reserved_tck                                      ; 0.452 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; SCI_SCLK                                                 ; 0.485 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.978  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 21.425 ; 0.000         ;
; altera_reserved_tck                                      ; 46.158 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.646 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 2.069 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 3.108 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.693  ; 0.000         ;
; CLOCK_50                                                 ; 9.832  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.189 ; 0.000         ;
; SCI_SCLK                                                 ; 41.404 ; 0.000         ;
; altera_reserved_tck                                      ; 49.383 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.000 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.970      ;
; 1.003 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.970      ;
; 1.005 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.968      ;
; 1.013 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.924      ;
; 1.016 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.924      ;
; 1.018 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.922      ;
; 1.037 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.933      ;
; 1.040 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.933      ;
; 1.042 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.931      ;
; 1.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.713      ;
; 1.089 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.703      ;
; 1.090 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.702      ;
; 1.095 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.870      ;
; 1.098 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 8.870      ;
; 1.100 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 8.868      ;
; 1.126 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.675      ;
; 1.131 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.665      ;
; 1.132 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.664      ;
; 1.176 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.623      ;
; 1.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 8.787      ;
; 1.181 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 8.787      ;
; 1.181 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.613      ;
; 1.182 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.612      ;
; 1.183 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 8.785      ;
; 1.187 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.605      ;
; 1.210 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.737      ;
; 1.213 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.737      ;
; 1.215 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.735      ;
; 1.229 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.567      ;
; 1.261 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.709      ;
; 1.264 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.709      ;
; 1.266 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.707      ;
; 1.279 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.515      ;
; 1.281 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.689      ;
; 1.282 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.510      ;
; 1.284 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.689      ;
; 1.286 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.687      ;
; 1.299 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.493      ;
; 1.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.636      ;
; 1.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.636      ;
; 1.316 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.634      ;
; 1.324 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.472      ;
; 1.327 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.643      ;
; 1.330 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.643      ;
; 1.332 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.641      ;
; 1.335 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.636      ;
; 1.336 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[2]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 8.628      ;
; 1.336 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.634      ;
; 1.338 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.462      ;
; 1.338 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 8.636      ;
; 1.339 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[2]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 8.628      ;
; 1.339 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.634      ;
; 1.340 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 8.634      ;
; 1.341 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.455      ;
; 1.341 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[2]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 8.626      ;
; 1.341 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.632      ;
; 1.342 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.457      ;
; 1.343 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.452      ;
; 1.344 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.451      ;
; 1.346 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.624      ;
; 1.347 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.447      ;
; 1.348 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.446      ;
; 1.349 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.624      ;
; 1.350 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.620      ;
; 1.351 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.622      ;
; 1.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.620      ;
; 1.353 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.548     ; 7.987      ;
; 1.354 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.617      ;
; 1.355 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.618      ;
; 1.357 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 8.617      ;
; 1.358 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.612      ;
; 1.359 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 8.615      ;
; 1.361 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.612      ;
; 1.363 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.610      ;
; 1.365 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.582      ;
; 1.368 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.582      ;
; 1.370 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.580      ;
; 1.374 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.420      ;
; 1.383 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 8.584      ;
; 1.384 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 8.580      ;
; 1.386 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.584      ;
; 1.387 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 8.580      ;
; 1.388 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.582      ;
; 1.389 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 8.578      ;
; 1.390 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.580      ;
; 1.391 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.403      ;
; 1.392 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.411      ;
; 1.393 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.580      ;
; 1.395 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.578      ;
; 1.395 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.544     ; 7.949      ;
; 1.397 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.401      ;
; 1.398 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.400      ;
; 1.403 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.544      ;
; 1.404 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.397      ; 9.014      ;
; 1.406 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.544      ;
; 1.408 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.542      ;
; 1.414 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 8.552      ;
; 1.417 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 8.552      ;
; 1.419 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 8.550      ;
; 1.434 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[28]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.358      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.440     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.506 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.433     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.648 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.291     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.730 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.209     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.804 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.135     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.935 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 11.004     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 13.943 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.996     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.067     ; 10.871     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.097 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.827     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.104 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.820     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.728     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.216 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.721     ;
; 14.246 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.678     ;
; 14.246 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.678     ;
; 14.246 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.678     ;
; 14.246 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 10.678     ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.749 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.006     ; 3.932      ;
; 38.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.009     ; 3.646      ;
; 38.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.009     ; 3.646      ;
; 38.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.009     ; 3.646      ;
; 38.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.009     ; 3.646      ;
; 38.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.009     ; 3.646      ;
; 38.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.009     ; 3.646      ;
; 38.106 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.093      ; 3.674      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.253 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.003     ; 3.431      ;
; 38.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.046      ; 3.354      ;
; 38.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.046      ; 3.354      ;
; 38.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.046      ; 3.354      ;
; 38.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.046      ; 3.354      ;
; 38.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.046      ; 3.354      ;
; 38.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.046      ; 3.354      ;
; 38.508 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.154      ; 3.333      ;
; 38.508 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.154      ; 3.333      ;
; 38.508 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.154      ; 3.333      ;
; 38.508 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.154      ; 3.333      ;
; 38.508 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.154      ; 3.333      ;
; 38.530 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.101      ; 3.258      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.116      ; 3.217      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.116      ; 3.217      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.116      ; 3.217      ;
; 38.742 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.089      ; 3.034      ;
; 38.742 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.089      ; 3.034      ;
; 38.778 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.101      ; 3.010      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.972      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.972      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.972      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.972      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.972      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.972      ;
; 38.887 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.200      ; 3.000      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.781      ;
; 39.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.797      ;
; 39.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.797      ;
; 39.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.797      ;
; 39.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.797      ;
; 39.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.797      ;
; 39.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.797      ;
; 39.061 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.724      ;
; 39.061 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.724      ;
; 39.061 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.724      ;
; 39.061 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.724      ;
; 39.061 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.724      ;
; 39.061 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.098      ; 2.724      ;
; 39.135 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.200      ; 2.752      ;
; 39.169 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.779      ;
; 39.169 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.779      ;
; 39.169 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.779      ;
; 39.169 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.779      ;
; 39.169 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.779      ;
; 39.247 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.223      ; 2.663      ;
; 39.247 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.223      ; 2.663      ;
; 39.247 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.223      ; 2.663      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.104      ; 2.515      ;
; 39.406 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.196      ; 2.477      ;
; 39.406 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.196      ; 2.477      ;
; 39.420 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.420      ;
; 39.420 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.420      ;
; 39.420 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.420      ;
; 39.420 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.420      ;
; 39.420 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.420      ;
; 39.420 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.153      ; 2.420      ;
; 39.558 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.390      ;
; 39.558 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.390      ;
; 39.558 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.390      ;
; 39.558 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.390      ;
; 39.558 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.261      ; 2.390      ;
; 39.636 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.223      ; 2.274      ;
; 39.636 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.223      ; 2.274      ;
; 39.636 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.223      ; 2.274      ;
; 39.783 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.196      ; 2.100      ;
; 39.783 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.196      ; 2.100      ;
; 39.792 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.074      ; 1.969      ;
; 39.822 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.158      ; 2.023      ;
; 39.823 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.129      ; 1.993      ;
; 39.881 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.080      ; 1.886      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 7.251      ;
; 43.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 7.100      ;
; 43.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 6.738      ;
; 44.033 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 6.249      ;
; 44.342 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 5.940      ;
; 45.460 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 4.842      ;
; 45.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.596      ;
; 45.761 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 4.522      ;
; 46.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.187      ;
; 46.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.888      ;
; 46.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.758      ;
; 46.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.730      ;
; 46.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.706      ;
; 46.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.659      ;
; 46.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.549      ;
; 46.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.529      ;
; 46.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.477      ;
; 46.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.454      ;
; 46.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.368      ;
; 46.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.332      ;
; 47.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.085      ;
; 47.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.964      ;
; 48.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.147      ;
; 48.367 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.906      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.198 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.729      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.727      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.349 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.578      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.432 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.495      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.288      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
; 92.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.099      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.435 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][109]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][109]                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                            ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[0]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[0]                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][70]                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][70]                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][89]                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][89]                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[0]                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[0]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[1]                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[1]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][70]                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][70]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][109]                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][109]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][90]                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][90]                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                               ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                        ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.480 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.794      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.777      ;
; 0.485 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.777      ;
; 0.485 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.777      ;
; 0.486 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.421      ; 1.161      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.488 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.802      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.501 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.165      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.170      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.173      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.172      ;
; 0.511 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.169      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.514 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.177      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.809      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.809      ;
; 0.519 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.180      ;
; 0.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.534 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.198      ;
; 0.558 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.850      ;
; 0.567 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.406      ; 1.227      ;
; 0.574 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.232      ;
; 0.574 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.406      ; 1.234      ;
; 0.576 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.422      ; 1.252      ;
; 0.580 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.238      ;
; 0.599 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.422      ; 1.275      ;
; 0.611 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.269      ;
; 0.618 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.276      ;
; 0.621 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.935      ;
; 0.630 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.422      ; 1.306      ;
; 0.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.924      ;
; 0.641 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                         ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                    ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                    ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full              ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full              ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][109]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][109]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][70]                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][70]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]          ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.194      ;
; 0.489 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.783      ;
; 0.490 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.784      ;
; 0.492 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.786      ;
; 0.497 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]          ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.224      ;
; 0.498 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.792      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.512 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.778      ;
; 0.513 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.779      ;
; 0.520 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.786      ;
; 0.520 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.786      ;
; 0.520 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.786      ;
; 0.521 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.787      ;
; 0.526 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.792      ;
; 0.528 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.794      ;
; 0.529 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.795      ;
; 0.529 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.795      ;
; 0.535 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.801      ;
; 0.537 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.803      ;
; 0.541 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 0.812      ;
; 0.545 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.811      ;
; 0.546 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.788      ;
; 0.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.820      ;
; 0.556 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 0.827      ;
; 0.559 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.801      ;
; 0.670 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.936      ;
; 0.670 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.938      ;
; 0.672 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.938      ;
; 0.678 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.944      ;
; 0.698 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.940      ;
; 0.700 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 0.942      ;
; 0.715 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.059      ;
; 0.715 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.059      ;
; 0.716 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.070      ; 0.998      ;
; 0.719 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.088      ; 1.019      ;
; 0.753 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.019      ;
; 0.758 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 1.000      ;
; 0.768 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.034      ;
; 0.772 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.070      ; 1.054      ;
; 0.786 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.052      ;
; 0.793 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.059      ;
; 0.793 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.059      ;
; 0.794 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.065      ;
; 0.795 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.066      ;
; 0.800 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 1.042      ;
; 0.801 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.072      ;
; 0.802 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.068      ;
; 0.803 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.074      ;
; 0.803 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.074      ;
; 0.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.079      ;
; 0.816 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.082      ;
; 0.827 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.095      ;
; 0.827 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.095      ;
; 0.830 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.098      ;
; 0.832 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.100      ;
; 0.832 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.100      ;
; 0.835 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.104      ;
; 0.894 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.165      ;
; 0.938 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.204      ;
; 0.940 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.206      ;
; 0.942 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.208      ;
; 0.954 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.298      ;
; 0.960 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.085      ; 1.257      ;
; 0.963 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 1.203      ;
; 0.963 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 1.203      ;
; 0.974 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.070      ; 1.256      ;
; 0.986 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.330      ;
; 0.986 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.330      ;
; 1.040 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 1.280      ;
; 1.076 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.342      ;
; 1.084 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.352      ;
; 1.120 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 1.360      ;
; 1.121 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.465      ;
; 1.122 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.466      ;
; 1.125 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.132      ; 1.469      ;
; 1.125 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 1.365      ;
; 1.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.088      ; 1.429      ;
; 1.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.438     ; 0.917      ;
; 1.145 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.438     ; 0.919      ;
; 1.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.114      ; 1.533      ;
; 1.210 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.110      ; 1.532      ;
; 1.211 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.482      ;
; 1.222 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.038      ; 1.472      ;
; 1.226 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.165     ; 1.273      ;
; 1.234 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.110      ; 1.556      ;
; 1.263 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.088      ; 1.563      ;
; 1.274 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.022     ; 1.464      ;
; 1.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.438     ; 1.052      ;
; 1.284 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.438     ; 1.058      ;
; 1.285 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.438     ; 1.059      ;
; 1.286 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.438     ; 1.060      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.978 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.687      ;
; 4.978 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.687      ;
; 4.978 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 4.686      ;
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.214     ; 4.688      ;
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 4.687      ;
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 4.682      ;
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 4.682      ;
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.214     ; 4.688      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.660      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 4.659      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 4.658      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.660      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 4.658      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.660      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.660      ;
; 5.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.216     ; 4.660      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 4.690      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.691      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.691      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 4.690      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.696      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.696      ;
; 5.081 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.696      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 4.692      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 4.692      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.691      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.686      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.686      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.667      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.664      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.664      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 4.663      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 4.662      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 4.662      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.664      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.664      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.664      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.667      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.667      ;
; 5.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.667      ;
; 5.171 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.589      ;
; 5.173 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.136     ; 4.582      ;
; 5.173 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.136     ; 4.582      ;
; 5.174 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.150     ; 4.567      ;
; 5.177 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 4.568      ;
; 5.177 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 4.568      ;
; 5.188 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.137     ; 4.566      ;
; 5.190 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 4.567      ;
; 5.323 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.423      ;
; 5.323 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.424      ;
; 5.323 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.424      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.425      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.419      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.419      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.424      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.425      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.397      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.397      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.397      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.395      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.395      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.396      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.397      ;
; 5.350 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.397      ;
; 5.366 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.411      ;
; 5.366 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 4.408      ;
; 5.366 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 4.408      ;
; 5.366 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.411      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[13]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.132      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[14]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.132      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[9]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[17]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[3]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[17] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.785 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[15]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[17]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[30]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[9]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[6]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.128      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.128      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[8]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.128      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[12]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[15]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.125      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[11]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[18]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.125      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[18]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.126      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.125      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[19]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.126      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[21]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[20]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.126      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[21]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.126      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[22]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.128      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.128      ;
; 5.786 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[25]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.131      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.425 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.104     ; 3.492      ;
; 21.426 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.496      ;
; 21.426 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.496      ;
; 21.426 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.496      ;
; 21.426 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.496      ;
; 21.426 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.496      ;
; 21.426 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.496      ;
; 21.435 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 3.468      ;
; 21.435 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 3.468      ;
; 21.435 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 3.468      ;
; 21.435 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 3.468      ;
; 21.437 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 3.468      ;
; 21.437 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 3.468      ;
; 21.437 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 3.468      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.446 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 3.488      ;
; 21.456 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 3.474      ;
; 21.456 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 3.474      ;
; 21.456 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 3.474      ;
; 21.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.482      ;
; 21.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.482      ;
; 21.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.482      ;
; 21.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.482      ;
; 21.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.482      ;
; 21.457 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.482      ;
; 21.466 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.450      ;
; 21.466 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.450      ;
; 21.466 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.450      ;
; 21.466 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.450      ;
; 21.466 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.450      ;
; 21.466 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.105     ; 3.450      ;
; 21.467 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 3.444      ;
; 21.467 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.475      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.108     ; 3.445      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.468 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.471      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.472 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.465      ;
; 21.497 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.425      ;
; 21.499 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 3.442      ;
; 21.499 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 3.442      ;
; 21.499 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 3.442      ;
; 21.503 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.098     ; 3.420      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.516 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 3.419      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 3.402      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.097     ; 3.402      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.734 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.266      ; 3.468      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_write                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_read                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 3.007      ;
; 21.920 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.008      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.085      ;
; 46.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.032      ;
; 47.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.845      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.127      ;
; 95.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.032      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.892      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.892      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.892      ;
; 96.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.892      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.802      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.390      ;
; 96.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.370      ;
; 96.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.370      ;
; 96.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.370      ;
; 96.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.370      ;
; 96.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.370      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.959      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.959      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.959      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.959      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.857      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.857      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.857      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.857      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.857      ;
; 97.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.861      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.563      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.494      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.478      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.478      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.478      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.478      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.478      ;
; 97.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.478      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.380      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.374      ;
; 97.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.337      ;
; 97.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.337      ;
; 97.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.337      ;
; 97.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.337      ;
; 97.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.337      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.942      ;
; 1.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.942      ;
; 1.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.942      ;
; 1.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.942      ;
; 1.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.942      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.978      ;
; 1.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.153      ;
; 1.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.153      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.225      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.250      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 1.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.251      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.367      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.367      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.367      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.367      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.367      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.367      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.372      ;
; 2.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.380      ;
; 2.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.636      ;
; 2.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.702      ;
; 2.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.702      ;
; 2.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.702      ;
; 2.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.702      ;
; 2.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.702      ;
; 2.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.801      ;
; 2.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.801      ;
; 2.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.801      ;
; 2.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.801      ;
; 2.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.190      ;
; 2.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.190      ;
; 2.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.190      ;
; 2.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.190      ;
; 2.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.190      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 2.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.204      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
; 3.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.621      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.069 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 2.812      ;
; 2.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.554      ; 3.246      ;
; 2.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.554      ; 3.246      ;
; 2.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.554      ; 3.246      ;
; 2.480 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.554      ; 3.246      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[17]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[19]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[24]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[26]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[4]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[3]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[1]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[10]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10]                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.813      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[1]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.813      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|read_latency_shift_reg[0]                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[0][91]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[1]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.813      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_dest_id[0]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_waitrequest                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[0][54]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|wr_strobe                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_wr_strobe                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15]                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[15]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[15]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|force_reload                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[3]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[0]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[1]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[2]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[10]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[4]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[5]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[5]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[6]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[7]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[8]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[8]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[9]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[9]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[11]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[11]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[14]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[12]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[13]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.814      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[13]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 2.815      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_is_running                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[15]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[31]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[15]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|read_0                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.813      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.812      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[7]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.812      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_rd_strobe                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 2.816      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[7]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[6]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[3]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[1]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[0]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[1]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[2]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[2]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[3]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[4]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[4]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
; 2.507 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[5]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.817      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 3.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[5]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 3.940      ;
; 3.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[9]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 3.940      ;
; 3.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 3.940      ;
; 3.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 3.940      ;
; 3.108 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 3.940      ;
; 3.113 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_e_data_master_agent|hold_waitrequest                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 3.929      ;
; 3.143 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 3.951      ;
; 3.143 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 3.951      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.938      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.940      ;
; 3.146 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.940      ;
; 3.149 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.941      ;
; 3.149 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.941      ;
; 3.149 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.941      ;
; 3.149 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 3.941      ;
; 3.149 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 3.905      ;
; 3.149 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 3.905      ;
; 3.150 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 3.906      ;
; 3.151 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 3.907      ;
; 3.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 3.941      ;
; 3.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 3.941      ;
; 3.184 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 3.899      ;
; 3.189 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 3.941      ;
; 3.189 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 3.941      ;
; 3.189 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 3.941      ;
; 3.189 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 3.941      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[9]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.899      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[8]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.899      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[0]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.899      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 3.939      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 3.939      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 3.939      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 3.939      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 3.939      ;
; 3.192 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 3.939      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.928      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.928      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|read_latency_shift_reg[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[3]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[19]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[12]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[20]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[7]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[15]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[9]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[17]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[13]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[18]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[8]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[16]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[3]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[5]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[0]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[12]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[1]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[14]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[8]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.935      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[9]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.937      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[10]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.937      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[11]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[17]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[18]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[19]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[20]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[21]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[24]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.937      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[29]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.937      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[6]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[2]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[1]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[0]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.932      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.942      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
; 3.640 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.941      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                           ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                           ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                           ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0]                                                                                                           ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1]                                                                                                           ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2]                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                       ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                       ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                       ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                       ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[0]                                                                                                                                                                                                                                                                                         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[8]                                                                                                                                                                                                                                                                                         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[9]                                                                                                                                                                                                                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                                                                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_e_data_master_agent|hold_waitrequest                                                                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                            ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                                                                                                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                                                                                                                             ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[0]                                                        ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[1]                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                                                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[20]                                                                                                                                                                                                                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[23]                                                                                                                                                                                                                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[24]                                                                                                                                                                                                                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                            ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[0]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[10]                                                                                                                                                                                                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[1]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[22]                                                                                                                                                                                                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[26]                                                                                                                                                                                                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[2]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[30]                                                                                                                                                                                                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[31]                                                                                                                                                                                                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[3]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[5]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[8]                                                                                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_resetcontrol_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_compare_op[0]                                                                                                                                                                                                                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_compare_op[1]                                                                                                                                                                                                                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_logic                                                                                                                                                                                                                                                                                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_logical                                                                                                                                                                                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[29]                                                                                                                                                                                                                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[30]                                                                                                                                                                                                                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[31]                                                                                                                                                                                                                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_bstatus_reg                                                                                                                                                                                                                                                                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_cmp_result                                                                                                                                                                                                                                                                                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[0]                                                                                                                                                                                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[8]                                                                                                                                                                                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_control_rd_data[9]                                                                                                                                                                                                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_estatus_reg                                                                                                                                                                                                                                                                                            ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[0]                                                                                                                                                                                                                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[8]                                                                                                                                                                                                                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[9]                                                                                                                                                                                                                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_status_reg_pie                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                                    ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                                    ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                                                    ;
; 12.195 ; 12.415       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[0]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[1]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[2]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[3]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[0]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[1]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[2]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[3]                                                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                                                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[22]                                                                                                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                            ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                                                                                                        ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[12]                                                                                                                                       ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[13]                                                                                                                                       ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[14]                                                                                                                                       ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[15]                                                                                                                                       ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[27]                                                                                                                                       ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[27]                                                                                                                                                               ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                      ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                      ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read1                                                                                                         ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read2                                                                                                         ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                    ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                  ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write1                                                                                                        ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write2                                                                                                        ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]          ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]          ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]          ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]          ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]          ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]          ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                               ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|t_dav                                                                                                                                                                ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                         ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][0]                                                                               ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][13]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][15]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][27]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                               ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                               ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[27]                                                                              ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                             ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                            ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                             ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                             ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                  ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                                                            ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[13]                                                                            ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[14]                                                                            ;
; 12.216 ; 12.436       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[15]                                                                            ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full              ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                            ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                               ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                             ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[0][108]                                                                               ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[0][109]                                                                               ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[0][70]                                                                                ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                                ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                               ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                               ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                               ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[1]                                                                          ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_dest_id[0]                                                                          ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                                ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                                                                                                         ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                                                                                                         ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_read                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.404 ; 41.592       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.404 ; 41.592       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.404 ; 41.592       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 41.410 ; 41.630       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ;
; 41.412 ; 41.632       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ;
; 41.414 ; 41.602       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.415 ; 41.635       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.420 ; 41.608       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.421 ; 41.609       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 41.422 ; 41.642       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 41.423 ; 41.611       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.423 ; 41.611       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.423 ; 41.611       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.423 ; 41.611       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.423 ; 41.611       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.423 ; 41.611       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.425 ; 41.645       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 41.433 ; 41.653       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.433 ; 41.653       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.433 ; 41.653       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.433 ; 41.653       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.435 ; 41.623       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.435 ; 41.623       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.435 ; 41.623       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.435 ; 41.623       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.435 ; 41.623       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.442 ; 41.662       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 41.442 ; 41.662       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 41.452 ; 41.672       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 41.452 ; 41.672       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 41.452 ; 41.672       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_address_reg0                                                                                                                      ;
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                            ;
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_address_reg0                                                                                                                      ;
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_we_reg                                                                                                                            ;
; 49.385 ; 49.620       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_address_reg0                                                                                                                      ;
; 49.385 ; 49.620       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                            ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_address_reg0                                                                                                                      ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                            ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                       ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_address_reg0                                                                                                                      ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                            ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                       ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_address_reg0                                                                                                                      ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                            ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_address_reg0                                                                                                                       ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_we_reg                                                                                                                             ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_address_reg0                                                                                                                      ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                            ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_address_reg0                                                                                                                      ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                            ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_address_reg0                                                                                                                      ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                            ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_address_reg0                                                                                                                       ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                             ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_address_reg0                                                                                                                       ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                             ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_address_reg0                                                                                                                       ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_we_reg                                                                                                                             ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                       ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                             ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_datain_reg0                                                                                                                       ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_address_reg0                                                                                                                      ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                            ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                       ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                       ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                       ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                        ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                       ;
; 49.390 ; 49.625       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                       ;
; 49.390 ; 49.625       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_datain_reg0                                                                                                                       ;
; 49.390 ; 49.625       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                        ;
; 49.390 ; 49.625       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_datain_reg0                                                                                                                        ;
; 49.390 ; 49.625       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                        ;
; 49.391 ; 49.626       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                        ;
; 49.391 ; 49.626       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                       ;
; 49.392 ; 49.627       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_address_reg0                                                                                                                      ;
; 49.392 ; 49.627       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                            ;
; 49.395 ; 49.630       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                       ;
; 49.448 ; 49.668       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ;
; 49.453 ; 49.673       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                       ;
; 49.457 ; 49.677       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                              ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10]     ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11]     ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]     ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]     ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]     ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]      ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                             ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36]     ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]     ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]      ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                              ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                              ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                              ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                 ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                           ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                          ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                       ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000 ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010 ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100 ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]      ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]     ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 2.410 ; 2.632 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 2.229 ; 2.479 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.393 ; 3.514 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.439 ; 8.375 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 5.133 ; 5.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.660 ; 4.951 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.974 ; 5.337 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 5.074 ; 5.408 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.764 ; 5.099 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 4.663 ; 4.924 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.522 ; 4.866 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.811 ; 4.097 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 4.249 ; 4.525 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.836 ; 4.139 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.548 ; 3.887 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.443 ; 3.748 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.829 ; 4.124 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 3.850 ; 4.155 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.098 ; 4.378 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.377 ; 4.603 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.929 ; 4.193 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.277 ; 4.572 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 4.667 ; 4.994 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.578 ; 4.856 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.458 ; 4.745 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.801 ; 5.141 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.524 ; 4.898 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.900 ; 5.328 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.527 ; 4.858 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.787 ; 5.152 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 5.040 ; 5.406 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.472 ; 4.827 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 5.133 ; 5.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.435 ; 4.641 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -1.923 ; -2.149 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -1.752 ; -2.003 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.087 ; -0.178 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.469 ; -1.619 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -2.743 ; -3.027 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -3.916 ; -4.183 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -4.185 ; -4.495 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -4.228 ; -4.525 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -3.931 ; -4.229 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -3.919 ; -4.157 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -3.697 ; -4.004 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -3.096 ; -3.363 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -3.514 ; -3.772 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -3.120 ; -3.402 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -2.844 ; -3.161 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -2.743 ; -3.027 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -3.114 ; -3.388 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -3.134 ; -3.418 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -3.344 ; -3.575 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -3.607 ; -3.792 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -3.215 ; -3.455 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -3.459 ; -3.721 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -3.837 ; -4.126 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -3.832 ; -4.091 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -3.719 ; -3.985 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -4.014 ; -4.306 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -3.719 ; -4.047 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -4.060 ; -4.447 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -3.784 ; -4.093 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -4.034 ; -4.375 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -4.194 ; -4.521 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -3.736 ; -4.065 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -4.308 ; -4.600 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.699 ; -3.879 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.753 ; -0.857 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.760 ; -0.864 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.830  ; 5.923  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.592  ; 6.699  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.231 ; 13.746 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 9.182  ; 8.480  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 7.804  ; 7.589  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 7.201  ; 7.031  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 7.249  ; 7.082  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 7.212  ; 7.012  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 7.628  ; 7.323  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.608  ; 6.305  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.729  ; 5.516  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.628  ; 5.437  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.838  ; 7.271  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.835  ; 5.593  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.860  ; 5.600  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.923  ; 5.698  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.964  ; 5.743  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 6.014  ; 5.810  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.909  ; 5.715  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.967  ; 5.759  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.900  ; 5.745  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.265  ; 6.028  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.765  ; 8.144  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.971  ; 6.772  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 7.046  ; 6.837  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.728  ; 5.554  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.520  ; 6.247  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 6.420  ; 6.176  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.845  ; 6.604  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 9.182  ; 8.480  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 6.435  ; 6.261  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.997  ; 7.535  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.834  ; 5.664  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 6.064  ; 5.920  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 7.646  ; 7.359  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 6.262  ; 6.111  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.318  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.982  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.864  ; 3.613  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 4.167  ; 3.840  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.849  ; 3.598  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.622  ; 5.716  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.359  ; 6.467  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.861 ; 11.379 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 5.144  ; 4.956  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 7.226  ; 7.016  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.654  ; 6.486  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.700  ; 6.535  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 6.664  ; 6.468  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 7.065  ; 6.767  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.085  ; 5.790  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.242  ; 5.032  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.144  ; 4.956  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.355  ; 6.791  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.343  ; 5.106  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.367  ; 5.112  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.428  ; 5.207  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.467  ; 5.250  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 5.509  ; 5.309  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.408  ; 5.218  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.463  ; 5.260  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.406  ; 5.252  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.756  ; 5.523  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.245  ; 7.630  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.434  ; 6.238  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.506  ; 6.301  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.240  ; 5.068  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.000  ; 5.734  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.904  ; 5.666  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.312  ; 6.076  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.645  ; 7.952  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.913  ; 5.742  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.501  ; 7.040  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.342  ; 5.174  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.578  ; 5.437  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 6.183  ; 5.937  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 5.753  ; 5.603  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 0.819  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.486  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.748  ; 3.421  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.440  ; 3.189  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.743  ; 3.416  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.426  ; 3.175  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.433  ; 3.182  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.436  ; 3.185  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.474  ; 3.206  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.466  ; 3.198  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 5.454 ; 5.284 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 7.379 ; 7.226 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 7.637 ; 7.459 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 7.512 ; 7.334 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 7.397 ; 7.219 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 7.657 ; 7.479 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 6.207 ; 6.037 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.780 ; 5.610 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 6.133 ; 5.963 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.921 ; 7.382 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.454 ; 5.284 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.981 ; 5.811 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.971 ; 5.801 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.044 ; 5.874 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.058 ; 5.905 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.961 ; 5.808 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.023 ; 5.870 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.647 ; 6.477 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.325 ; 6.155 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.899 ; 8.360 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 7.238 ; 7.068 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.992 ; 6.822 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.171 ; 6.001 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.531 ; 6.361 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.604 ; 6.434 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.454 ; 6.284 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.989 ; 8.450 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.489 ; 6.336 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 8.362 ; 7.846 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.667 ; 3.321 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.660 ; 3.314 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.950 ; 4.780 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.832 ; 6.679 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 7.087 ; 6.909 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.967 ; 6.789 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.856 ; 6.678 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 7.107 ; 6.929 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.673 ; 5.503 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.264 ; 5.094 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.602 ; 5.432 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.408 ; 6.869 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.950 ; 4.780 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.456 ; 5.286 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.447 ; 5.277 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.517 ; 5.347 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.565 ; 5.412 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.473 ; 5.320 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.531 ; 5.378 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.096 ; 5.926 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.786 ; 5.616 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.346 ; 7.807 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.663 ; 6.493 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.427 ; 6.257 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.638 ; 5.468 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.984 ; 5.814 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.054 ; 5.884 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.910 ; 5.740 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.432 ; 7.893 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.979 ; 5.826 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.866 ; 7.350 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.248 ; 2.902 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.246 ; 2.900 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.240 ; 2.894 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 5.250     ; 5.420     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 7.037     ; 7.190     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 7.285     ; 7.463     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 7.319     ; 7.497     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 7.081     ; 7.259     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 7.352     ; 7.530     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.991     ; 6.161     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.530     ; 5.700     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.831     ; 6.001     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.310     ; 7.849     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.250     ; 5.420     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.681     ; 5.851     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.697     ; 5.867     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.784     ; 5.954     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.837     ; 5.990     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.699     ; 5.852     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.793     ; 5.946     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.351     ; 6.521     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.025     ; 6.195     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.227     ; 8.766     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.839     ; 7.009     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.715     ; 6.885     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.914     ; 6.084     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.236     ; 6.406     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.299     ; 6.469     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.201     ; 6.371     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.317     ; 8.856     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.243     ; 6.396     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.775     ; 8.291     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.366     ; 3.712     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.359     ; 3.705     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.747     ; 4.917     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.498     ; 6.651     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.742     ; 6.920     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.774     ; 6.952     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.545     ; 6.723     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.807     ; 6.985     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.459     ; 5.629     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.017     ; 5.187     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.305     ; 5.475     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.800     ; 7.339     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.747     ; 4.917     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.162     ; 5.332     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.177     ; 5.347     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.260     ; 5.430     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.347     ; 5.500     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.215     ; 5.368     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.305     ; 5.458     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.805     ; 5.975     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.491     ; 5.661     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.680     ; 8.219     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.273     ; 6.443     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.154     ; 6.324     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.384     ; 5.554     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.694     ; 5.864     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.754     ; 5.924     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.660     ; 5.830     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.766     ; 8.305     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.736     ; 5.889     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.282     ; 7.798     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.946     ; 3.292     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.944     ; 3.290     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.938     ; 3.284     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.771 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                  ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                                                                            ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 11.771                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.311        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.460        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.370                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.355        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.015        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 13.507                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.660        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 13.713                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 8.829        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 4.884        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 13.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 9.039        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 4.816        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.128                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 8.827        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 5.301        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.373                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.849        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.524        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.039        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.027        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.041        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.027        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.092                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.059        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.033        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 25.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.037        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.037        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 6.951        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                       ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.415                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.040        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.038        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.337        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.060        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.058        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.059        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.119                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.428       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 20.691       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.580                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.846       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 20.734       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 44.636                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.848       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 20.788       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 45.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.059       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.112       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 162.812                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.419       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.393       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.163                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.418       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.745       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.715                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.418       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.297       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.194                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.853       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.341       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.564                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.038       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.526       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 77.82 MHz  ; 77.82 MHz       ; altera_reserved_tck                                      ;      ;
; 93.17 MHz  ; 93.17 MHz       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 117.16 MHz ; 117.16 MHz      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;      ;
; 130.19 MHz ; 130.19 MHz      ; SCI_SCLK                                                 ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.465  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 14.267 ; 0.000         ;
; SCI_SCLK                                                 ; 37.826 ; 0.000         ;
; altera_reserved_tck                                      ; 43.575 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.385 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; altera_reserved_tck                                      ; 0.401 ; 0.000         ;
; SCI_SCLK                                                 ; 0.430 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 5.329  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 21.735 ; 0.000         ;
; altera_reserved_tck                                      ; 46.578 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.484 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 1.873 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 2.805 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.661  ; 0.000         ;
; CLOCK_50                                                 ; 9.835  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.171 ; 0.000         ;
; SCI_SCLK                                                 ; 41.296 ; 0.000         ;
; altera_reserved_tck                                      ; 49.227 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.465 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.343      ;
; 1.478 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.323      ;
; 1.495 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.306      ;
; 1.505 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.307      ;
; 1.518 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.287      ;
; 1.535 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.270      ;
; 1.536 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.436      ;
; 1.546 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.262      ;
; 1.559 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.242      ;
; 1.568 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.380      ;
; 1.576 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.225      ;
; 1.584 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.217      ;
; 1.594 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.379      ;
; 1.596 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.377      ;
; 1.601 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.375      ;
; 1.624 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.181      ;
; 1.624 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.349      ;
; 1.626 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.323      ;
; 1.628 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.321      ;
; 1.634 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.167      ;
; 1.645 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.331      ;
; 1.659 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.318      ;
; 1.661 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.316      ;
; 1.665 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.136      ;
; 1.674 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.131      ;
; 1.682 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.292      ;
; 1.684 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.290      ;
; 1.703 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.274      ;
; 1.705 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.272      ;
; 1.715 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.086      ;
; 1.718 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.093      ;
; 1.726 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.082      ;
; 1.731 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.073      ;
; 1.739 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.062      ;
; 1.748 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.056      ;
; 1.754 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 7.626      ;
; 1.756 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.045      ;
; 1.772 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.042      ;
; 1.779 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[2]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.192      ;
; 1.782 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.019      ;
; 1.785 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.022      ;
; 1.794 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.511     ; 7.590      ;
; 1.798 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.158      ;
; 1.802 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.005      ;
; 1.818 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.158      ;
; 1.819 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.982      ;
; 1.822 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.983      ;
; 1.825 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.131      ;
; 1.830 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 8.141      ;
; 1.833 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.978      ;
; 1.835 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 7.545      ;
; 1.837 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[2]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.135      ;
; 1.837 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.967      ;
; 1.839 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[2]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.133      ;
; 1.841 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.132      ;
; 1.841 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.135      ;
; 1.842 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.134      ;
; 1.843 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.845 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.956      ;
; 1.846 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.958      ;
; 1.856 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.101      ;
; 1.858 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.099      ;
; 1.859 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.946      ;
; 1.859 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.117      ;
; 1.860 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.116      ;
; 1.863 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.938      ;
; 1.863 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.941      ;
; 1.871 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.105      ;
; 1.872 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.939      ;
; 1.876 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.101      ;
; 1.878 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.099      ;
; 1.879 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.077      ;
; 1.883 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.074      ;
; 1.885 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 8.072      ;
; 1.885 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.919      ;
; 1.887 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.917      ;
; 1.887 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[28]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.914      ;
; 1.888 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.084      ;
; 1.890 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 8.082      ;
; 1.891 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.916      ;
; 1.893 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 7.886      ;
; 1.895 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.906      ;
; 1.899 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.075      ;
; 1.899 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.078      ;
; 1.900 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.901      ;
; 1.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.077      ;
; 1.901 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 8.074      ;
; 1.901 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.073      ;
; 1.901 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.076      ;
; 1.902 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.075      ;
; 1.902 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.902      ;
; 1.903 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 8.072      ;
; 1.912 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.896      ;
; 1.912 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.064      ;
; 1.917 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.060      ;
; 1.918 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.059      ;
; 1.919 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.058      ;
; 1.920 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 8.057      ;
; 1.923 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 8.053      ;
; 1.923 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 8.033      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.267 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.681     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.268 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.680     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.326 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.622     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.462 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.486     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.496 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.452     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.586 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.362     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.642 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.306     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.744 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.218     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.800 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.135     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.801 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.134     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.859 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 10.076     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.900 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.047     ;
; 14.901 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.046     ;
; 14.901 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.046     ;
; 14.901 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.046     ;
; 14.901 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 10.046     ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.826 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 3.748      ;
; 38.100 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.117     ; 3.471      ;
; 38.100 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.117     ; 3.471      ;
; 38.100 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.117     ; 3.471      ;
; 38.100 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.117     ; 3.471      ;
; 38.100 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.117     ; 3.471      ;
; 38.100 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.117     ; 3.471      ;
; 38.169 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.021     ; 3.498      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.311 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.111     ; 3.266      ;
; 38.428 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.060     ; 3.200      ;
; 38.428 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.060     ; 3.200      ;
; 38.428 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.060     ; 3.200      ;
; 38.428 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.060     ; 3.200      ;
; 38.428 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.060     ; 3.200      ;
; 38.428 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.060     ; 3.200      ;
; 38.547 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.028      ; 3.169      ;
; 38.547 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.028      ; 3.169      ;
; 38.547 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.028      ; 3.169      ;
; 38.547 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.028      ; 3.169      ;
; 38.547 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.028      ; 3.169      ;
; 38.596 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.002     ; 3.090      ;
; 38.633 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.005      ; 3.060      ;
; 38.633 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.005      ; 3.060      ;
; 38.633 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.005      ; 3.060      ;
; 38.779 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.026     ; 2.883      ;
; 38.779 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.026     ; 2.883      ;
; 38.829 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.002     ; 2.857      ;
; 38.870 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.813      ;
; 38.870 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.813      ;
; 38.870 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.813      ;
; 38.870 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.813      ;
; 38.870 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.813      ;
; 38.870 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.813      ;
; 38.939 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.091      ; 2.840      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.082 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.607      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.580      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.580      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.580      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.580      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.580      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.005     ; 2.580      ;
; 39.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.611      ;
; 39.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.611      ;
; 39.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.611      ;
; 39.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.611      ;
; 39.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.611      ;
; 39.129 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.611      ;
; 39.172 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.091      ; 2.607      ;
; 39.244 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.584      ;
; 39.244 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.584      ;
; 39.244 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.584      ;
; 39.244 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.584      ;
; 39.244 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.584      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.001      ; 2.365      ;
; 39.330 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 2.475      ;
; 39.330 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 2.475      ;
; 39.330 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 2.475      ;
; 39.464 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.276      ;
; 39.464 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.276      ;
; 39.464 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.276      ;
; 39.464 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.276      ;
; 39.464 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.276      ;
; 39.464 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.052      ; 2.276      ;
; 39.480 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.086      ; 2.294      ;
; 39.480 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.086      ; 2.294      ;
; 39.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.253      ;
; 39.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.253      ;
; 39.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.253      ;
; 39.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.253      ;
; 39.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.140      ; 2.253      ;
; 39.661 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 2.144      ;
; 39.661 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 2.144      ;
; 39.661 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.117      ; 2.144      ;
; 39.797 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.024     ; 1.867      ;
; 39.815 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.086      ; 1.959      ;
; 39.815 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.086      ; 1.959      ;
; 39.819 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.053      ; 1.922      ;
; 39.828 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.033      ; 1.893      ;
; 39.886 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.018     ; 1.784      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 6.854      ;
; 43.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 6.770      ;
; 44.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 6.389      ;
; 44.488 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 5.939      ;
; 44.777 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 5.650      ;
; 45.829 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 4.617      ;
; 46.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 4.307      ;
; 46.136 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 4.291      ;
; 46.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 3.925      ;
; 46.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 3.653      ;
; 46.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.397      ; 3.563      ;
; 46.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 3.486      ;
; 46.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 3.475      ;
; 46.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 3.444      ;
; 47.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.386      ;
; 47.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 3.336      ;
; 47.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.262      ;
; 47.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 3.255      ;
; 47.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.175      ;
; 47.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 3.137      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 2.926      ;
; 47.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.400      ; 2.819      ;
; 48.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.398      ; 2.038      ;
; 48.638 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 1.780      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.593 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.345      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.342      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.731 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.207      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 92.826 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.112      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.899      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.761      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.385 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                   ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                               ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][109]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][109]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                            ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][89]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][89]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_agent_rsp_fifo|mem[1][89]                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|pending_response_count[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_bridge_avalon_master_limiter|has_pending_responses                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_resetcontrol_s1_translator|wait_latency_counter[1]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_resetcontrol_s1_translator|wait_latency_counter[1]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_resetcontrol:nios2_resetcontrol|data_out                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_resetcontrol:nios2_resetcontrol|data_out                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][70]                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][70]                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][109]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][109]                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][109]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][109]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][70]                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][70]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                         ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                    ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                    ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full              ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full              ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.443 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]          ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.091      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.720      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.723      ;
; 0.455 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.723      ;
; 0.467 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.736      ;
; 0.468 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.669      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.451 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.738      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.458 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.745      ;
; 0.464 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.370      ; 1.064      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.069      ;
; 0.479 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.359      ; 1.068      ;
; 0.479 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.358      ; 1.071      ;
; 0.483 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.073      ;
; 0.484 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.074      ;
; 0.487 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.077      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.358      ; 1.078      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.507 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.097      ;
; 0.515 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.782      ;
; 0.529 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.358      ; 1.117      ;
; 0.537 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 1.122      ;
; 0.540 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.359      ; 1.129      ;
; 0.540 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.358      ; 1.128      ;
; 0.542 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.143      ;
; 0.561 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.162      ;
; 0.568 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.359      ; 1.157      ;
; 0.572 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.359      ; 1.161      ;
; 0.580 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.867      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.852      ;
; 0.588 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.189      ;
; 0.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.864      ;
; 0.597 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.445 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.684      ;
; 0.471 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.716      ;
; 0.473 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.718      ;
; 0.479 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.723      ;
; 0.479 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.724      ;
; 0.479 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.724      ;
; 0.479 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.724      ;
; 0.486 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.730      ;
; 0.488 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.732      ;
; 0.494 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.739      ;
; 0.499 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.744      ;
; 0.500 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.745      ;
; 0.502 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.747      ;
; 0.504 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.747      ;
; 0.513 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.725      ;
; 0.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.759      ;
; 0.528 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.773      ;
; 0.531 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.743      ;
; 0.621 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.865      ;
; 0.623 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.867      ;
; 0.625 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.868      ;
; 0.626 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.869      ;
; 0.638 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 0.892      ;
; 0.641 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 0.913      ;
; 0.648 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 0.978      ;
; 0.648 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 0.978      ;
; 0.657 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.869      ;
; 0.660 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.872      ;
; 0.688 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 0.942      ;
; 0.694 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.937      ;
; 0.710 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.922      ;
; 0.713 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.958      ;
; 0.728 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.972      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.979      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.979      ;
; 0.738 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.983      ;
; 0.742 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.985      ;
; 0.745 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.990      ;
; 0.753 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.998      ;
; 0.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.017      ; 0.966      ;
; 0.755 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.000      ;
; 0.755 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.000      ;
; 0.760 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.004      ;
; 0.765 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.009      ;
; 0.767 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.010      ;
; 0.768 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.011      ;
; 0.770 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.013      ;
; 0.773 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.016      ;
; 0.780 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.023      ;
; 0.781 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.024      ;
; 0.833 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.078      ;
; 0.844 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.086      ; 1.125      ;
; 0.845 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 1.175      ;
; 0.856 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.100      ;
; 0.858 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.102      ;
; 0.858 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 1.188      ;
; 0.860 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.104      ;
; 0.879 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 1.100      ;
; 0.880 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 1.101      ;
; 0.883 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 1.213      ;
; 0.919 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.173      ;
; 0.959 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 1.180      ;
; 0.983 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.226      ;
; 0.984 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.228      ;
; 0.993 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 1.214      ;
; 0.999 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 1.220      ;
; 1.025 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 1.355      ;
; 1.026 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 1.356      ;
; 1.029 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.135      ; 1.359      ;
; 1.029 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 1.301      ;
; 1.043 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.392     ; 0.846      ;
; 1.045 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.392     ; 0.848      ;
; 1.074 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.099      ; 1.368      ;
; 1.077 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.096      ; 1.368      ;
; 1.104 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.096      ; 1.395      ;
; 1.106 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.351      ;
; 1.108 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 1.335      ;
; 1.120 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.152     ; 1.163      ;
; 1.157 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 1.429      ;
; 1.160 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.032     ; 1.323      ;
; 1.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.392     ; 0.978      ;
; 1.180 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.392     ; 0.983      ;
; 1.181 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.392     ; 0.984      ;
; 1.183 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.392     ; 0.986      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.202     ; 4.356      ;
; 5.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.350      ;
; 5.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.353      ;
; 5.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.350      ;
; 5.329 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.202     ; 4.356      ;
; 5.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.354      ;
; 5.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.353      ;
; 5.330 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.353      ;
; 5.356 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.323      ;
; 5.356 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.323      ;
; 5.356 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 4.325      ;
; 5.357 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.325      ;
; 5.357 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.206     ; 4.324      ;
; 5.357 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.325      ;
; 5.357 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.325      ;
; 5.357 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.325      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.358      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.361      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.361      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.355      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.355      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.358      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.365      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.365      ;
; 5.425 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.365      ;
; 5.426 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.359      ;
; 5.426 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.358      ;
; 5.426 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.358      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.334      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.328      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 4.328      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.330      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.334      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.334      ;
; 5.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.334      ;
; 5.453 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.330      ;
; 5.453 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.330      ;
; 5.453 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.329      ;
; 5.453 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.330      ;
; 5.453 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.330      ;
; 5.541 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.235      ;
; 5.542 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.230      ;
; 5.542 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.230      ;
; 5.542 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.138     ; 4.216      ;
; 5.547 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.214      ;
; 5.547 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.214      ;
; 5.560 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 4.212      ;
; 5.560 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.125     ; 4.211      ;
; 5.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.114      ;
; 5.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.111      ;
; 5.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.108      ;
; 5.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.108      ;
; 5.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.114      ;
; 5.644 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.111      ;
; 5.644 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.111      ;
; 5.644 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.112      ;
; 5.670 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.083      ;
; 5.670 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.081      ;
; 5.670 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.081      ;
; 5.671 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.083      ;
; 5.671 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.083      ;
; 5.671 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.082      ;
; 5.671 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.083      ;
; 5.671 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.083      ;
; 5.691 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.099      ;
; 5.691 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.099      ;
; 5.692 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.095      ;
; 5.692 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.095      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[3]                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[19]                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[20]                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[15]                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[17]                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2]                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[8]                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[16]                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[12]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[20]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.781      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[19]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.781      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[11]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.781      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.781      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.781      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.784      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 3.788      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.158 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.785      ;
; 6.159 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000000001                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.772      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.735 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 3.194      ;
; 21.741 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.191      ;
; 21.741 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.191      ;
; 21.741 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.191      ;
; 21.741 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.191      ;
; 21.741 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.191      ;
; 21.741 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.191      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.756 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.107     ; 3.159      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.170      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.170      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.173      ;
; 21.770 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 3.170      ;
; 21.774 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.173      ;
; 21.774 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.173      ;
; 21.774 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.173      ;
; 21.774 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.173      ;
; 21.774 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.173      ;
; 21.774 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.173      ;
; 21.776 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.100     ; 3.146      ;
; 21.777 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.099     ; 3.146      ;
; 21.778 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 3.149      ;
; 21.778 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 3.149      ;
; 21.778 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 3.149      ;
; 21.778 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 3.149      ;
; 21.778 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 3.149      ;
; 21.778 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.095     ; 3.149      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.779 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 3.164      ;
; 21.780 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.069     ; 3.173      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.781 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 3.167      ;
; 21.809 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.123      ;
; 21.814 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 3.138      ;
; 21.814 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 3.138      ;
; 21.814 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 3.138      ;
; 21.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.116      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 3.126      ;
; 21.825 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.107      ;
; 21.825 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 3.107      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.050 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.232      ; 3.126      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 2.711      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 2.711      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 2.711      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 2.711      ;
; 22.227 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 2.712      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 3.812      ;
; 46.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.758      ;
; 47.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.396      ; 2.663      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.843      ;
; 96.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.758      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.641      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.641      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.641      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.641      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.569      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.148      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.133      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.133      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.133      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.133      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.133      ;
; 97.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.768      ;
; 97.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.768      ;
; 97.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.768      ;
; 97.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.768      ;
; 97.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.714      ;
; 97.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.679      ;
; 97.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.679      ;
; 97.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.679      ;
; 97.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.679      ;
; 97.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.679      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.408      ;
; 97.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.334      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.322      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.322      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.322      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.322      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.322      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.322      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.242      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.216      ;
; 97.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.203      ;
; 97.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.203      ;
; 97.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.203      ;
; 97.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.203      ;
; 97.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.203      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.752      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.752      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.752      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.752      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.752      ;
; 1.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.786      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.789      ;
; 1.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.939      ;
; 1.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.939      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.997      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.032      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.133      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.133      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.133      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.133      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.133      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.133      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.129      ;
; 1.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.142      ;
; 2.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.431      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.431      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.431      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.431      ;
; 2.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.431      ;
; 2.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.528      ;
; 2.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.528      ;
; 2.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.528      ;
; 2.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.528      ;
; 2.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.914      ;
; 2.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.914      ;
; 2.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.914      ;
; 2.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.914      ;
; 2.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.914      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.926      ;
; 2.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.269      ;
; 2.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.269      ;
; 2.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.269      ;
; 2.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.269      ;
; 3.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.279      ;
; 3.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.279      ;
; 3.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.279      ;
; 3.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.279      ;
; 3.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.279      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.873 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.492      ; 2.560      ;
; 2.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.515      ; 2.917      ;
; 2.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.515      ; 2.917      ;
; 2.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.515      ; 2.917      ;
; 2.207 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.515      ; 2.917      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[26]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[5]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][91]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][91]                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[0]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][54]                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][54]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.559      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54]                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.557      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][28]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][29]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[23]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][23]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[2]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[3]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[4]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[5]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[6]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[7]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[8]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[9]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[10]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[11]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[12]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[13]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[14]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[16]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[17]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[18]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[19]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[20]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[21]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[22]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[23]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[24]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[25]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[26]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[27]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[28]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[29]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[30]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[31]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[15]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.560      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][7]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[26]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.556      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[26]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][26]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][24]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[20]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][20]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[18]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][18]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.555      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][14]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][12]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.553      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[11]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[27]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
; 2.278 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[11]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.558      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[5]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.582      ;
; 2.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[9]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.582      ;
; 2.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.582      ;
; 2.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.582      ;
; 2.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.582      ; 3.582      ;
; 2.810 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_e_data_master_agent|hold_waitrequest                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 3.572      ;
; 2.843 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 3.582      ;
; 2.843 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 3.582      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.844 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 3.581      ;
; 2.845 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 3.555      ;
; 2.846 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 3.596      ;
; 2.846 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 3.596      ;
; 2.848 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 3.550      ;
; 2.848 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 3.550      ;
; 2.849 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.583      ;
; 2.849 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.583      ;
; 2.849 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.583      ;
; 2.849 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.583      ;
; 2.853 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 3.554      ;
; 2.882 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.466      ; 3.543      ;
; 2.882 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 3.585      ;
; 2.882 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 3.585      ;
; 2.888 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[9]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 3.542      ;
; 2.888 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[8]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 3.542      ;
; 2.888 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[0]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 3.542      ;
; 2.890 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 3.583      ;
; 2.890 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 3.583      ;
; 2.890 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 3.583      ;
; 2.890 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 3.583      ;
; 2.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.583      ;
; 2.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.583      ;
; 2.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.583      ;
; 2.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.583      ;
; 2.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.583      ;
; 2.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 3.544      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[3]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[19]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[12]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[20]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[7]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[15]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[9]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[17]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[13]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[18]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[8]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[16]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.584      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[6]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[7]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[5]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[4]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[3]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[2]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[1]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[0]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[5]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[2]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[1]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[0]                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.573      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.585      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_force_src2_zero                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 3.543      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 3.543      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_status_reg_pie                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 3.543      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[12]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.583      ;
; 3.310 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_estatus_reg                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 3.543      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                                                                               ;
; 4.661 ; 4.877        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                                                               ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                  ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_e_data_master_agent|hold_waitrequest                                                                                                                                                                                                                ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[0]                                                                                                                                                                                                                                                                                         ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[8]                                                                                                                                                                                                                                                                                         ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[9]                                                                                                                                                                                                                                                                                         ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                                                                   ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                            ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                                                                                                                                  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                           ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                           ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                           ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0]                                                                                                           ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1]                                                                                                           ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2]                                                                                                           ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                                                                                                                            ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                                                                                                                             ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                       ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                       ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                       ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                       ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                            ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                                          ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                                                          ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[20]                                                                                                                                                                                                                          ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[23]                                                                                                                                                                                                                          ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[24]                                                                                                                                                                                                                          ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                                          ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                                          ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                            ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                            ;
; 4.681 ; 4.897        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[0]                                                        ;
; 4.681 ; 4.897        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[1]                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_resetcontrol_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_bstatus_reg                                                                                                                                                                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_estatus_reg                                                                                                                                                                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_status_reg_pie                                                                                                                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                           ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_resetcontrol:nios2_resetcontrol|readdata[0]                                                                                                                                                                                                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[11]                                                                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.171 ; 12.387       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                 ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                 ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                 ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                 ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[11]                                                                                                    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[18]                                                                                                    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                                                                    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                                                                    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[26]                                                                                                    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[26]                                                                                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[4]                                                                                                                             ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][12]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][14]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][18]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][20]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][23]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][24]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][26]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][28]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][29]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][7]                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][8]                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108] ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][54]                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][91]                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54]                                               ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                               ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                               ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                               ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][54]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][91]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[11]                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[20]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[23]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[26]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[11]                                         ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[1]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[0]                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[5]                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[16]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[17]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[18]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[19]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[20]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[21]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[22]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[23]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[24]                                                                                                                ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[25]                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.297 ; 41.481       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.305 ; 41.489       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 41.307 ; 41.491       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 41.318 ; 41.502       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.318 ; 41.502       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.318 ; 41.502       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.318 ; 41.502       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.318 ; 41.502       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.321 ; 41.505       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.321 ; 41.505       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.321 ; 41.505       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.321 ; 41.505       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.321 ; 41.505       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.321 ; 41.505       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 41.324 ; 41.540       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.329 ; 41.545       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.340 ; 41.524       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.340 ; 41.524       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.340 ; 41.524       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.341 ; 41.557       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 41.346 ; 41.562       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 41.354 ; 41.570       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.354 ; 41.570       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.354 ; 41.570       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.354 ; 41.570       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.355 ; 41.539       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 41.355 ; 41.539       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 41.355 ; 41.539       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 41.355 ; 41.539       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 41.355 ; 41.539       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 41.355 ; 41.539       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 41.371 ; 41.555       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 41.371 ; 41.555       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 41.371 ; 41.555       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 41.393 ; 41.577       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 41.393 ; 41.577       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 41.438 ; 41.622       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 41.438 ; 41.622       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.227 ; 49.457       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_address_reg0                                                                                                                      ;
; 49.227 ; 49.457       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                            ;
; 49.228 ; 49.458       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_address_reg0                                                                                                                      ;
; 49.228 ; 49.458       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                            ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_address_reg0                                                                                                                      ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                            ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_address_reg0                                                                                                                      ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                            ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_address_reg0                                                                                                                      ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_we_reg                                                                                                                            ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_address_reg0                                                                                                                      ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                            ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                       ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                             ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_datain_reg0                                                                                                                       ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_address_reg0                                                                                                                      ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                            ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_address_reg0                                                                                                                      ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                            ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_address_reg0                                                                                                                      ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                            ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_address_reg0                                                                                                                       ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                             ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_address_reg0                                                                                                                       ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_we_reg                                                                                                                             ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_address_reg0                                                                                                                      ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                            ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                       ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_address_reg0                                                                                                                       ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_we_reg                                                                                                                             ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_address_reg0                                                                                                                       ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                             ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                       ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_address_reg0                                                                                                                      ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                            ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                       ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                       ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                       ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                        ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                       ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                       ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                       ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                        ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                        ;
; 49.234 ; 49.464       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_datain_reg0                                                                                                                       ;
; 49.234 ; 49.464       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                        ;
; 49.234 ; 49.464       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_datain_reg0                                                                                                                        ;
; 49.235 ; 49.465       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                       ;
; 49.320 ; 49.536       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                               ;
; 49.323 ; 49.539       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                       ;
; 49.325 ; 49.541       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                              ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 2.062 ; 2.153 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.891 ; 2.002 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.260 ; 3.611 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.303 ; 8.124 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.637 ; 4.743 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.196 ; 4.276 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.481 ; 4.623 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 4.582 ; 4.693 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.268 ; 4.422 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 4.203 ; 4.249 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.049 ; 4.200 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.372 ; 3.510 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 3.798 ; 3.894 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.385 ; 3.546 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.104 ; 3.326 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.014 ; 3.197 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.378 ; 3.536 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 3.398 ; 3.565 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.650 ; 3.763 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.917 ; 3.969 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.491 ; 3.598 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 3.807 ; 3.937 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 4.182 ; 4.312 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.129 ; 4.185 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.015 ; 4.079 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.336 ; 4.441 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.054 ; 4.235 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.404 ; 4.628 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.065 ; 4.183 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.302 ; 4.454 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.553 ; 4.674 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.007 ; 4.170 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.637 ; 4.743 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 3.970 ; 3.993 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.141 ; 1.235 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.143 ; 1.237 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -1.620 ; -1.717 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -1.458 ; -1.574 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.173 ; -0.409 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.572 ; -1.843 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -2.391 ; -2.561 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -3.529 ; -3.597 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -3.767 ; -3.878 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -3.816 ; -3.905 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -3.516 ; -3.646 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -3.536 ; -3.571 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -3.305 ; -3.433 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -2.735 ; -2.862 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -3.141 ; -3.231 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -2.746 ; -2.897 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -2.476 ; -2.686 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -2.391 ; -2.561 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -2.739 ; -2.888 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -2.759 ; -2.915 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -2.969 ; -3.052 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -3.222 ; -3.249 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -2.851 ; -2.946 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -3.070 ; -3.181 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -3.433 ; -3.541 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -3.460 ; -3.510 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -3.352 ; -3.408 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -3.626 ; -3.705 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -3.333 ; -3.479 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -3.646 ; -3.846 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -3.400 ; -3.508 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -3.627 ; -3.769 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -3.789 ; -3.889 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -3.346 ; -3.496 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -3.895 ; -3.965 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.310 ; -3.319 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.616 ; -0.711 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.618 ; -0.713 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.285  ; 5.407  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 5.899  ; 6.059  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.414 ; 12.820 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 8.409  ; 7.530  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 7.286  ; 6.892  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.660  ; 6.315  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.708  ; 6.365  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 6.662  ; 6.306  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 7.074  ; 6.585  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.143  ; 5.736  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.306  ; 5.028  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.207  ; 4.956  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.123  ; 6.448  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.426  ; 5.087  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.452  ; 5.094  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.520  ; 5.180  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.540  ; 5.222  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 5.589  ; 5.291  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.491  ; 5.201  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.548  ; 5.238  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.471  ; 5.232  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.831  ; 5.475  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 7.999  ; 7.233  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.488  ; 6.149  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.569  ; 6.205  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.297  ; 5.052  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.050  ; 5.678  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.961  ; 5.617  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.371  ; 6.001  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.409  ; 7.530  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.994  ; 5.691  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.250  ; 6.693  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.356  ; 5.096  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.550  ; 5.317  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 7.096  ; 6.591  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 5.764  ; 5.498  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.060  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.746  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.781  ; 3.507  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.781  ; 3.507  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.522  ; 3.336  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.777  ; 3.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.507  ; 3.321  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.515  ; 3.329  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.516  ; 3.330  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.505  ; 3.319  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.505  ; 3.319  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.553  ; 3.357  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.082  ; 5.203  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 5.674  ; 5.833  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.093 ; 10.502 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.754  ; 4.509  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 6.745  ; 6.363  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.148  ; 5.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.194  ; 5.859  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 6.150  ; 5.803  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.547  ; 6.072  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.653  ; 5.257  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 4.849  ; 4.577  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 4.754  ; 4.509  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 6.670  ; 6.002  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 4.964  ; 4.634  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 4.989  ; 4.641  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.055  ; 4.724  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.073  ; 4.764  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 5.117  ; 4.827  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.023  ; 4.741  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.078  ; 4.776  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.007  ; 4.773  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.353  ; 5.006  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 7.510  ; 6.755  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 5.984  ; 5.653  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.062  ; 5.707  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.840  ; 4.599  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 5.562  ; 5.201  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.477  ; 5.143  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 5.870  ; 5.511  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 7.904  ; 7.040  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.506  ; 5.211  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 6.787  ; 6.235  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 4.898  ; 4.642  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.096  ; 4.870  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 5.650  ; 5.357  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 5.290  ; 5.029  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 0.599  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.289  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.134  ; 2.947  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.409  ; 3.134  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.150  ; 2.963  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.405  ; 3.130  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.136  ; 2.949  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.144  ; 2.957  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.145  ; 2.958  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.134  ; 2.947  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.134  ; 2.947  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.184  ; 2.988  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.183  ; 2.987  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.183  ; 2.987  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.182  ; 2.986  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.181  ; 2.985  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.181  ; 2.985  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.177  ; 2.981  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.177  ; 2.981  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.180  ; 2.984  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.174  ; 2.978  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.174  ; 2.978  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.180  ; 2.984  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.184  ; 2.988  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 5.013 ; 4.847 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.868 ; 6.718 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 7.063 ; 6.878 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.946 ; 6.761 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.822 ; 6.637 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 7.089 ; 6.904 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.734 ; 5.568 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.325 ; 5.159 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.671 ; 5.505 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.167 ; 6.614 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.013 ; 4.847 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.547 ; 5.381 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.538 ; 5.372 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.592 ; 5.426 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.601 ; 5.451 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.541 ; 5.391 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.572 ; 5.422 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.174 ; 6.008 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.867 ; 5.701 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.091 ; 7.538 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.727 ; 6.561 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.493 ; 6.327 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.695 ; 5.529 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.037 ; 5.871 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.104 ; 5.938 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.981 ; 5.815 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.209 ; 7.656 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.012 ; 5.862 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.576 ; 7.052 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.335 ; 3.059 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.333 ; 3.057 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.551 ; 4.385 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.374 ; 6.224 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.564 ; 6.379 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.452 ; 6.267 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.333 ; 6.148 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.591 ; 6.406 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.244 ; 5.078 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 4.851 ; 4.685 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.184 ; 5.018 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.696 ; 6.143 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.551 ; 4.385 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.064 ; 4.898 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.056 ; 4.890 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.107 ; 4.941 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.158 ; 5.008 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.101 ; 4.951 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.131 ; 4.981 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.666 ; 5.500 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.370 ; 5.204 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.583 ; 7.030 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.197 ; 6.031 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.973 ; 5.807 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.206 ; 5.040 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.534 ; 5.368 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.599 ; 5.433 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.480 ; 5.314 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.695 ; 7.142 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.552 ; 5.402 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.130 ; 6.606 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.966 ; 2.690 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.964 ; 2.688 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.761     ; 4.927     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.353     ; 6.503     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.513     ; 6.698     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.538     ; 6.723     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.342     ; 6.527     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.567     ; 6.752     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.423     ; 5.589     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.014     ; 5.180     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.280     ; 5.446     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.459     ; 7.012     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.761     ; 4.927     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.142     ; 5.308     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.154     ; 5.320     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.234     ; 5.400     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.281     ; 5.431     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.149     ; 5.299     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.242     ; 5.392     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.743     ; 5.909     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.441     ; 5.607     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.283     ; 7.836     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.186     ; 6.352     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.064     ; 6.230     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.352     ; 5.518     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.646     ; 5.812     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.703     ; 5.869     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.601     ; 5.767     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.359     ; 7.912     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.644     ; 5.794     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 6.882     ; 7.406     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.099     ; 3.375     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.097     ; 3.373     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.302     ; 4.468     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.873     ; 6.023     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.030     ; 6.215     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.053     ; 6.238     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.865     ; 6.050     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.083     ; 6.268     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 4.938     ; 5.104     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 4.546     ; 4.712     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 4.802     ; 4.968     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 5.994     ; 6.547     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.302     ; 4.468     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 4.669     ; 4.835     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 4.681     ; 4.847     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 4.757     ; 4.923     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.845     ; 4.995     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.718     ; 4.868     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.808     ; 4.958     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.245     ; 5.411     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 4.955     ; 5.121     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 6.785     ; 7.338     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.670     ; 5.836     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.554     ; 5.720     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 4.870     ; 5.036     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.152     ; 5.318     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.207     ; 5.373     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.109     ; 5.275     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 6.858     ; 7.411     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.193     ; 5.343     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 6.443     ; 6.967     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.729     ; 3.005     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.727     ; 3.003     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.277 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                  ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                                                                            ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.277                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.438        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.839        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.834                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.477        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.357        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 13.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.945        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.970        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.133                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 8.927        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 5.206        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.276                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 9.135        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 5.141        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.528                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 8.926        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 5.602        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.827                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.880        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.260                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.135        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.125        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.137        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.124        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.155        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.125        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 25.366                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.133        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.133        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.100        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                       ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.136        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.134        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.481        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.462                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.155        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.153        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.154        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.512                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.516       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 20.996       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 44.969                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.945       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.024       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.976                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.944       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.032       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 45.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.155       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.329       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.122                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.511       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.611       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.430                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.510       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.920       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.951                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.510       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.441       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.464                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.963       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.501       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.844                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.135       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.709       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 6.015  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 20.064 ; 0.000         ;
; SCI_SCLK                                                 ; 40.558 ; 0.000         ;
; altera_reserved_tck                                      ; 47.235 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.169 ; 0.000         ;
; altera_reserved_tck                                      ; 0.178 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.180 ; 0.000         ;
; SCI_SCLK                                                 ; 0.199 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 7.685  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 23.343 ; 0.000         ;
; altera_reserved_tck                                      ; 48.427 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.696 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.940 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.432 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.733  ; 0.000         ;
; CLOCK_50                                                 ; 9.423  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.236 ; 0.000         ;
; SCI_SCLK                                                 ; 40.828 ; 0.000         ;
; altera_reserved_tck                                      ; 49.276 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.015 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.888      ;
; 6.016 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.888      ;
; 6.023 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.945      ;
; 6.031 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.876      ;
; 6.032 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.876      ;
; 6.054 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.850      ;
; 6.058 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.852      ;
; 6.070 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.838      ;
; 6.074 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.832      ;
; 6.074 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.840      ;
; 6.075 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.832      ;
; 6.086 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 3.902      ;
; 6.087 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.884      ;
; 6.088 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.883      ;
; 6.093 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 3.885      ;
; 6.102 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 3.886      ;
; 6.113 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.794      ;
; 6.117 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.796      ;
; 6.118 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.788      ;
; 6.118 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.786      ;
; 6.118 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 3.870      ;
; 6.119 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 3.865      ;
; 6.119 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.788      ;
; 6.123 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.786      ;
; 6.124 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.786      ;
; 6.134 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.770      ;
; 6.134 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.774      ;
; 6.136 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 3.854      ;
; 6.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.768      ;
; 6.140 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.768      ;
; 6.144 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.817      ;
; 6.144 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.817      ;
; 6.144 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.817      ;
; 6.144 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.817      ;
; 6.144 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.817      ;
; 6.147 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.136      ; 3.996      ;
; 6.150 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.758      ;
; 6.150 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.841      ;
; 6.151 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.840      ;
; 6.157 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.824      ;
; 6.157 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.750      ;
; 6.158 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.823      ;
; 6.161 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.752      ;
; 6.162 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.748      ;
; 6.166 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.750      ;
; 6.166 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.825      ;
; 6.167 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.824      ;
; 6.170 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.240     ; 3.549      ;
; 6.171 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~porta_we_reg ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.136      ; 3.994      ;
; 6.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 3.803      ;
; 6.177 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.730      ;
; 6.177 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.727      ;
; 6.178 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.730      ;
; 6.180 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[28]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.724      ;
; 6.180 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.022     ; 3.805      ;
; 6.182 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.732      ;
; 6.182 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.809      ;
; 6.183 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.808      ;
; 6.183 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 3.804      ;
; 6.184 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 3.803      ;
; 6.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.765      ;
; 6.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.765      ;
; 6.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.765      ;
; 6.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.765      ;
; 6.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.765      ;
; 6.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.765      ;
; 6.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.537      ;
; 6.190 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 3.788      ;
; 6.192 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 3.798      ;
; 6.193 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.714      ;
; 6.193 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.715      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.757      ;
; 6.196 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.713      ;
; 6.196 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[28]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.712      ;
; 6.197 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.713      ;
; 6.200 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 3.793      ;
; 6.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 3.792      ;
; 6.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 3.774      ;
; 6.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.774      ;
; 6.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.774      ;
; 6.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.774      ;
; 6.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.774      ;
; 6.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.774      ;
; 6.210 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.156      ; 3.953      ;
; 6.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.757      ;
; 6.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.757      ;
; 6.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.757      ;
; 6.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.757      ;
; 6.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.757      ;
; 6.217 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 3.936      ;
; 6.221 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.686      ;
; 6.223 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.758      ;
; 6.223 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.758      ;
; 6.223 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 3.758      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.064 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.906      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.083 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.887      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.136 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.834      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.806      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.197 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.773      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.207 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.763      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.262 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.708      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.332 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.630      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.336 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.643      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.351 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 4.611      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.373 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.595      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.392 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.576      ;
; 20.402 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.568      ;
; 20.402 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.568      ;
; 20.402 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.568      ;
; 20.402 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.568      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 40.558 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.595      ; 1.710      ;
; 40.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.591      ; 1.595      ;
; 40.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.591      ; 1.595      ;
; 40.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.591      ; 1.595      ;
; 40.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.591      ; 1.595      ;
; 40.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.591      ; 1.595      ;
; 40.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.591      ; 1.595      ;
; 40.710 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.606      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.597      ; 1.516      ;
; 40.853 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 1.451      ;
; 40.853 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 1.451      ;
; 40.853 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 1.451      ;
; 40.853 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 1.451      ;
; 40.853 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 1.451      ;
; 40.853 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 1.451      ;
; 40.886 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.641      ; 1.428      ;
; 40.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.674      ; 1.447      ;
; 40.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.674      ; 1.447      ;
; 40.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.674      ; 1.447      ;
; 40.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.674      ; 1.447      ;
; 40.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.674      ; 1.447      ;
; 40.965 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.664      ; 1.372      ;
; 40.965 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.664      ; 1.372      ;
; 40.965 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.664      ; 1.372      ;
; 40.997 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.313      ;
; 40.997 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.313      ;
; 40.997 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.313      ;
; 40.997 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.313      ;
; 40.997 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.313      ;
; 40.997 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.313      ;
; 41.017 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.651      ; 1.307      ;
; 41.017 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.651      ; 1.307      ;
; 41.032 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.641      ; 1.282      ;
; 41.038 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.689      ; 1.324      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.081 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.235      ;
; 41.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.167      ;
; 41.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.167      ;
; 41.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.167      ;
; 41.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.167      ;
; 41.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.167      ;
; 41.143 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 1.167      ;
; 41.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.689      ; 1.178      ;
; 41.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 1.156      ;
; 41.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 1.156      ;
; 41.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 1.156      ;
; 41.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 1.156      ;
; 41.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 1.156      ;
; 41.194 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 1.156      ;
; 41.235 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.158      ;
; 41.235 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.158      ;
; 41.235 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.158      ;
; 41.235 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.158      ;
; 41.235 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.158      ;
; 41.279 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.710      ; 1.104      ;
; 41.279 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.710      ; 1.104      ;
; 41.279 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.710      ; 1.104      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.289 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.643      ; 1.027      ;
; 41.334 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.697      ; 1.036      ;
; 41.334 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.697      ; 1.036      ;
; 41.356 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.037      ;
; 41.356 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.037      ;
; 41.356 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.037      ;
; 41.356 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.037      ;
; 41.356 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.720      ; 1.037      ;
; 41.371 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 0.979      ;
; 41.371 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 0.979      ;
; 41.371 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 0.979      ;
; 41.371 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 0.979      ;
; 41.371 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 0.979      ;
; 41.371 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.677      ; 0.979      ;
; 41.421 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.710      ; 0.962      ;
; 41.421 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.710      ; 0.962      ;
; 41.421 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.710      ; 0.962      ;
; 41.456 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.631      ; 0.848      ;
; 41.490 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.671      ; 0.854      ;
; 41.504 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.697      ; 0.866      ;
; 41.510 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.637      ; 0.800      ;
; 41.511 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.697      ; 0.859      ;
; 41.511 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.697      ; 0.859      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 3.236      ;
; 47.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 3.193      ;
; 47.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 3.111      ;
; 47.675 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 2.802      ;
; 47.821 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 2.656      ;
; 48.326 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.478      ; 2.159      ;
; 48.442 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.469      ; 2.034      ;
; 48.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 2.001      ;
; 48.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.899      ;
; 48.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.701      ;
; 48.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.662      ;
; 48.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.633      ;
; 48.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.631      ;
; 48.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.632      ;
; 48.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.604      ;
; 48.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.597      ;
; 48.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.577      ;
; 48.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.559      ;
; 48.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.469      ; 1.500      ;
; 48.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.474      ;
; 49.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.311      ;
; 49.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 1.277      ;
; 49.511 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 0.952      ;
; 49.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 0.943      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.606      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.397 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.572      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.402 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.567      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.482 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.487      ;
; 96.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.431      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.414      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.404      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
; 96.592 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                     ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.377      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.169 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.492      ;
; 0.180 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.503      ;
; 0.183 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.506      ;
; 0.183 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.506      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                        ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][21]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                  ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                          ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                     ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][54]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][54]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                               ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][109]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][109]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][70]                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][70]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                              ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|has_pending_responses                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|pending_response_count[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.511      ;
; 0.192 ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[25]                                                                                                                                                  ; cq_viola:inst|cq_viola_systimer:systimer|readdata[9]                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[0]                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[0]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[1]                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[1]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[10]                                                                                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[10]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[11]                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[11]                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.475      ;
; 0.182 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.474      ;
; 0.184 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.479      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.479      ;
; 0.189 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.481      ;
; 0.190 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.482      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.483      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.486      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.489      ;
; 0.200 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.494      ;
; 0.206 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.217 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.505      ;
; 0.219 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.505      ;
; 0.221 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.517      ;
; 0.223 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.512      ;
; 0.223 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.512      ;
; 0.226 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.522      ;
; 0.228 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.517      ;
; 0.234 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.354      ;
; 0.237 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.533      ;
; 0.245 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.373      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.180 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                          ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_resetcontrol_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                                                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                                                                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                                                                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.316      ;
; 0.208 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.020      ; 0.316      ;
; 0.212 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.321      ;
; 0.212 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.320      ;
; 0.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.323      ;
; 0.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.322      ;
; 0.215 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.323      ;
; 0.215 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.323      ;
; 0.216 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.020      ; 0.320      ;
; 0.217 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.219 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.331      ;
; 0.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.333      ;
; 0.222 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.331      ;
; 0.262 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.374      ;
; 0.267 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.393      ;
; 0.269 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.035      ; 0.388      ;
; 0.275 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.384      ;
; 0.275 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.384      ;
; 0.276 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.385      ;
; 0.280 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.020      ; 0.384      ;
; 0.282 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.020      ; 0.386      ;
; 0.288 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.020      ; 0.392      ;
; 0.292 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.401      ;
; 0.292 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.427      ;
; 0.293 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.429      ;
; 0.309 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.416      ;
; 0.316 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.425      ;
; 0.317 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.020      ; 0.421      ;
; 0.318 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.427      ;
; 0.318 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.427      ;
; 0.319 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.431      ;
; 0.323 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.432      ;
; 0.323 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.435      ;
; 0.327 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.436      ;
; 0.327 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.439      ;
; 0.328 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.440      ;
; 0.329 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.441      ;
; 0.330 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.439      ;
; 0.331 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.443      ;
; 0.331 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.443      ;
; 0.331 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.443      ;
; 0.333 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.445      ;
; 0.334 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.446      ;
; 0.336 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.446      ;
; 0.369 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.481      ;
; 0.375 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.484      ;
; 0.376 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.035      ; 0.495      ;
; 0.377 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.486      ;
; 0.379 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.488      ;
; 0.383 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.518      ;
; 0.385 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.520      ;
; 0.387 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.006      ; 0.477      ;
; 0.389 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.006      ; 0.479      ;
; 0.393 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.528      ;
; 0.395 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.504      ;
; 0.404 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.006      ; 0.494      ;
; 0.415 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.527      ;
; 0.422 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.531      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.006      ; 0.542      ;
; 0.456 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.006      ; 0.546      ;
; 0.457 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.592      ;
; 0.459 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.594      ;
; 0.461 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.596      ;
; 0.470 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.610      ;
; 0.476 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.576      ;
; 0.477 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.062      ; 0.623      ;
; 0.479 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.605      ;
; 0.480 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.062      ; 0.626      ;
; 0.501 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.082     ; 0.503      ;
; 0.505 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.217     ; 0.372      ;
; 0.507 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.217     ; 0.374      ;
; 0.516 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.009     ; 0.591      ;
; 0.516 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.628      ;
; 0.520 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.006      ; 0.610      ;
; 0.533 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.642      ;
; 0.533 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.659      ;
; 0.548 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.683      ;
; 0.550 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.685      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.685 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.167      ;
; 7.685 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 2.165      ;
; 7.685 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 2.165      ;
; 7.685 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 2.161      ;
; 7.685 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 2.161      ;
; 7.685 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.167      ;
; 7.686 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 2.165      ;
; 7.686 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 2.164      ;
; 7.696 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 2.155      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.155      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 2.154      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 2.152      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.155      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 2.152      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.155      ;
; 7.697 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.155      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.175      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.175      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.173      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.173      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.169      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.169      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.179      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.179      ;
; 7.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.179      ;
; 7.726 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.172      ;
; 7.726 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.173      ;
; 7.726 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.172      ;
; 7.727 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.166      ;
; 7.728 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.162      ;
; 7.728 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.162      ;
; 7.730 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.150      ;
; 7.734 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.153      ;
; 7.734 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.153      ;
; 7.736 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.167      ;
; 7.736 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.163      ;
; 7.736 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.167      ;
; 7.736 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.167      ;
; 7.736 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.167      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.163      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.163      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.162      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.160      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.160      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.163      ;
; 7.737 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.163      ;
; 7.740 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.152      ;
; 7.741 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 2.152      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.090      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.084      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.084      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.088      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.088      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.090      ;
; 7.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 2.087      ;
; 7.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.088      ;
; 7.811 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.078      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.078      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.078      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.075      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.075      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.077      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.078      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.078      ;
; 7.821 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.083      ;
; 7.821 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.083      ;
; 7.822 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.079      ;
; 7.822 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.079      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000000001                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000010000                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000001000                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.979      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.979      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000001000                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.980      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.971      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.971      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.971      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.971      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[2]                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.971      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 1.985      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[12]                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 1.985      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[7]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 1.985      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[9]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 1.985      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[13]                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 1.985      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10]                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 1.986      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[18]                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 1.986      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[2]                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 1.975      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[15]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 1.975      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[12]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[14]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[11]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[17]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[18]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[19]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[20]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
; 7.980 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[21]                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 1.976      ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.607      ;
; 23.344 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 1.611      ;
; 23.344 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 1.611      ;
; 23.344 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 1.611      ;
; 23.344 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 1.611      ;
; 23.344 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 1.611      ;
; 23.344 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.052     ; 1.611      ;
; 23.346 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 1.597      ;
; 23.346 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 1.597      ;
; 23.346 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 1.597      ;
; 23.347 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 1.595      ;
; 23.347 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 1.595      ;
; 23.347 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rsp_fifo|mem[1][90]                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 1.595      ;
; 23.347 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 1.595      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.351 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.608      ;
; 23.355 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.604      ;
; 23.355 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.604      ;
; 23.355 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.604      ;
; 23.357 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.607      ;
; 23.357 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.607      ;
; 23.357 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.607      ;
; 23.357 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.607      ;
; 23.357 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.607      ;
; 23.357 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.607      ;
; 23.360 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.057     ; 1.590      ;
; 23.360 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.056     ; 1.591      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.361 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.605      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.590      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.590      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.590      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.590      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.604      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.590      ;
; 23.362 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.590      ;
; 23.365 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.604      ;
; 23.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.055     ; 1.575      ;
; 23.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.590      ;
; 23.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.590      ;
; 23.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.590      ;
; 23.379 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.051     ; 1.577      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.387 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.578      ;
; 23.389 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 1.565      ;
; 23.389 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.053     ; 1.565      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.526 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.114      ; 1.563      ;
; 23.567 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.144      ; 1.584      ;
; 23.567 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.144      ; 1.584      ;
; 23.567 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.144      ; 1.584      ;
; 23.567 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.144      ; 1.584      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.385      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.385      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.049     ; 1.384      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.049     ; 1.384      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.048     ; 1.385      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.047     ; 1.386      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.047     ; 1.386      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.047     ; 1.386      ;
; 23.574 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.047     ; 1.386      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.014      ;
; 48.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.983      ;
; 49.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.299      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.029      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.983      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.834      ;
; 98.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.832      ;
; 98.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.832      ;
; 98.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.832      ;
; 98.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.832      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.612      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.620      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.620      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.620      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.620      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.620      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.332      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.332      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.332      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.332      ;
; 98.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.321      ;
; 98.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.321      ;
; 98.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.321      ;
; 98.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.321      ;
; 98.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.321      ;
; 98.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.328      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.183      ;
; 98.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.158      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.096      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.081      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.072      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.072      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.072      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.072      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.072      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.831      ;
; 0.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.907      ;
; 0.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.907      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.933      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.940      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.972      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.001      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.007      ;
; 0.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.008      ;
; 0.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.008      ;
; 0.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.008      ;
; 0.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.008      ;
; 0.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.008      ;
; 0.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.008      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.123      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.141      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.141      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.141      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.141      ;
; 1.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.141      ;
; 1.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.178      ;
; 1.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.178      ;
; 1.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.178      ;
; 1.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.178      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.380      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.380      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.380      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.380      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.380      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.368      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
; 1.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.551      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.940 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 1.242      ;
; 1.107 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 1.424      ;
; 1.107 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 1.424      ;
; 1.107 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 1.424      ;
; 1.107 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 1.424      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[1]                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[4]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.244      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[2]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.244      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_channel[3]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.244      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_dest_id[1]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.244      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripherals_bridge_m0_limiter|last_dest_id[2]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.244      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[28]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[15]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[15]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_is_running                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.249      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|read_0                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[7]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[7]                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[7]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.250      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iRRDY_reg                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.249      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[7]                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.250      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[7]                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.249      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[25]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[24]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.244      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[20]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[1][19]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][19]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.249      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_agent_rdata_fifo|mem[0][16]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[14]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[14]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[14]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[14]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.241      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[13]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[13]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[13]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[13]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[12]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[12]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[12]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[12]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[12]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[11]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[27]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[11]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[11]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[11]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[11]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.245      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[10]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[26]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[10]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[10]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[10]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[10]                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.247      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[25]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[9]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|readdata[9]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.246      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[9]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[8]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[2]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.250      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[3]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.250      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[0]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 1.248      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[6]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.250      ;
; 1.118 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[5]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.250      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.432 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[5]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.766      ;
; 1.432 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[9]                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.766      ;
; 1.432 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.766      ;
; 1.432 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.766      ;
; 1.432 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.766      ;
; 1.436 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_e_data_master_agent|hold_waitrequest                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.758      ;
; 1.441 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 1.774      ;
; 1.441 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 1.774      ;
; 1.443 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 1.766      ;
; 1.443 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 1.766      ;
; 1.444 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 1.745      ;
; 1.444 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 1.745      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.766      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.767      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.767      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.767      ;
; 1.445 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.767      ;
; 1.448 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 1.746      ;
; 1.448 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 1.745      ;
; 1.454 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.763      ;
; 1.454 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.763      ;
; 1.458 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 1.740      ;
; 1.458 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.766      ;
; 1.458 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.766      ;
; 1.458 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.766      ;
; 1.458 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.766      ;
; 1.460 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[9]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.738      ;
; 1.460 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[8]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.738      ;
; 1.460 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[0]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.738      ;
; 1.461 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 1.767      ;
; 1.461 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 1.767      ;
; 1.461 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 1.767      ;
; 1.461 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 1.767      ;
; 1.461 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 1.767      ;
; 1.461 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[3]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[12]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[26]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[24]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[11]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.766      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.767      ;
; 1.642 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.769      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000000001                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000010000                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000001000                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.761      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.761      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000001000                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.762      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.754      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.745      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.745      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.744      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.744      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.744      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.744      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.757      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[8]                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.756      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[5]                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.754      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[4]                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.754      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[3]                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.755      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.755      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[6]                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.754      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.752      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.748      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.748      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.748      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.748      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.752      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.748      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.754      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.754      ;
; 1.643 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|read_latency_shift_reg[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.759      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~porta_address_reg0                                                                                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~porta_we_reg                                                                                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~porta_address_reg0                                                                                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~porta_we_reg                                                                                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~porta_address_reg0                                                                                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~porta_we_reg                                                                                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~porta_address_reg0                                                                                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~porta_we_reg                                                                                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~porta_address_reg0                                                                                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~porta_we_reg                                                                                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~porta_address_reg0                                                                                                                                                               ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~porta_we_reg                                                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~porta_address_reg0                                                                                                                                                               ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~porta_we_reg                                                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~porta_address_reg0                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~porta_we_reg                                                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~porta_address_reg0                                                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~porta_we_reg                                                                                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~porta_address_reg0                                                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~porta_we_reg                                                                                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~porta_address_reg0                                                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~porta_we_reg                                                                                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~porta_address_reg0                                                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~porta_we_reg                                                                                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~porta_address_reg0                                                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~porta_we_reg                                                                                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~porta_address_reg0                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~porta_we_reg                                                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~porta_address_reg0                                                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~porta_we_reg                                                                                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~porta_address_reg0                                                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~porta_we_reg                                                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~porta_bytena_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~porta_datain_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~porta_bytena_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~porta_datain_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~porta_bytena_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~porta_datain_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~porta_bytena_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~porta_datain_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~porta_bytena_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~porta_datain_reg0                                                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~porta_bytena_reg0                                                                                                                                                                ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~porta_datain_reg0                                                                                                                                                                ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~porta_bytena_reg0                                                                                                                                                                ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~porta_datain_reg0                                                                                                                                                                ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~porta_bytena_reg0                                                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~porta_datain_reg0                                                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~porta_bytena_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~porta_datain_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~porta_bytena_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~porta_datain_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~porta_bytena_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~porta_datain_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~porta_bytena_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~porta_datain_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~porta_bytena_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~porta_datain_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~porta_bytena_reg0                                                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~porta_datain_reg0                                                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~porta_bytena_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~porta_datain_reg0                                                                                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~porta_bytena_reg0                                                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~porta_datain_reg0                                                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                              ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                              ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                                                                                                                                           ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                             ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.239 ; 12.469       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.284 ; 12.468       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                                                                       ;
; 12.284 ; 12.468       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                                                                       ;
; 12.284 ; 12.468       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[2]                                                                                                                                                                                       ;
; 12.284 ; 12.468       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[3]                                                                                                                                                                                       ;
; 12.287 ; 12.471       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                        ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                                                                       ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[0]                                                                                                                ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[0]                                                                                                                                                                                       ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[16]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[17]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[18]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[19]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[1]                                                                                                                                                                                       ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[2]                                                                                                                                                                                       ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[3]                                                                                                                                                                                       ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[0]                                                                                                                                                                                               ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[1]                                                                                                                                                                                               ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[2]                                                                                                                                                                                               ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[3]                                                                                                                                                                                               ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                                                                                                                                            ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                                                                                                                                            ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_read                                                                                                                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_write                                                                                                                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[14]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[2]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[6]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[11]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[12]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[13]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[14]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[15]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[18]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[1]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[21]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[22]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[24]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[26]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[28]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[2]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[3]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[6]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[8]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[9]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read                                                                                                                                                                               ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write                                                                                                                                                                              ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11]                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12]                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13]                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14]                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16]                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17]                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]                                                                                                                                                                       ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SSO_reg                                                                                                                                                                                                   ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_rd_strobe                                                                                                                                                                                            ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[0]                                                                                                                                                                                            ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[10]                                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[11]                                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[12]                                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[13]                                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[14]                                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[15]                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.828 ; 41.044       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 40.828 ; 41.044       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 40.828 ; 41.044       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 40.828 ; 41.044       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 40.828 ; 41.044       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 40.836 ; 41.052       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 40.838 ; 41.054       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 40.838 ; 41.054       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 40.838 ; 41.054       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 40.840 ; 41.056       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 40.840 ; 41.056       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 40.840 ; 41.056       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 40.846 ; 41.062       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 40.846 ; 41.062       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 40.846 ; 41.062       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 40.846 ; 41.062       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 40.846 ; 41.062       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 40.846 ; 41.062       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 40.847 ; 41.063       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 40.852 ; 41.068       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 40.852 ; 41.068       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ;
; 40.869 ; 41.085       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 40.889 ; 41.073       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 40.892 ; 41.076       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 40.898 ; 41.082       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 40.898 ; 41.082       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 40.898 ; 41.082       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_address_reg0                                                                                                                                                                        ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                               ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_address_reg0                                                                                                                                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_we_reg                                                                                                                                                                               ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_address_reg0                                                                                                                                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                                                              ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_address_reg0                                                                                                                                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_we_reg                                                                                                                                                                               ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_address_reg0                                                                                                                                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                                                               ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_address_reg0                                                                                                                                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_we_reg                                                                                                                                                                               ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a11~portb_datain_reg0                                                                                                                                                                         ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_address_reg0                                                                                                                                                                        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                                                              ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                          ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a10~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a17~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a18~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a26~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a28~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                          ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                                          ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a6~portb_datain_reg0                                                                                                                                                                          ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a8~portb_datain_reg0                                                                                                                                                                          ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|altsyncram_80f2:altsyncram1|ram_block3a12~portb_datain_reg0                                                                                                                                                                         ;
; 49.292 ; 49.508       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.293 ; 49.509       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.294 ; 49.510       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.309 ; 49.493       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.309 ; 49.493       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.309 ; 49.493       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.309 ; 49.493       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.309 ; 49.493       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.309 ; 49.493       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                      ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                       ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_7eg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                            ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.207 ; 1.932 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.128 ; 1.862 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.433 ; 1.719 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 3.242 ; 3.786 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.384 ; 3.245 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.179 ; 3.007 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.307 ; 3.162 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.346 ; 3.215 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.230 ; 3.077 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 2.155 ; 2.988 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.108 ; 2.941 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 1.811 ; 2.578 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 1.981 ; 2.774 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 1.812 ; 2.568 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 1.697 ; 2.442 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 1.646 ; 2.391 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 1.799 ; 2.560 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 1.813 ; 2.575 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 1.892 ; 2.668 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 1.991 ; 2.771 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 1.815 ; 2.582 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.004 ; 2.783 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.163 ; 2.992 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 2.097 ; 2.923 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.056 ; 2.881 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 2.208 ; 3.061 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.125 ; 2.956 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.311 ; 3.213 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.122 ; 2.958 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.223 ; 3.083 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 2.337 ; 3.213 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.097 ; 2.924 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 2.384 ; 3.245 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 2.030 ; 2.812 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 0.701 ; 1.250 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.993 ; -1.720 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.919 ; -1.653 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.059  ; -0.296 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.421 ; -0.848 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -1.331 ; -2.061 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -1.841 ; -2.653 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -1.951 ; -2.772 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -1.967 ; -2.810 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -1.856 ; -2.677 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -1.819 ; -2.634 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -1.740 ; -2.542 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -1.489 ; -2.241 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -1.653 ; -2.429 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -1.490 ; -2.231 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -1.381 ; -2.110 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -1.331 ; -2.061 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -1.478 ; -2.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -1.492 ; -2.238 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -1.553 ; -2.298 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -1.648 ; -2.402 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -1.492 ; -2.244 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -1.640 ; -2.395 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -1.794 ; -2.591 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -1.764 ; -2.572 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -1.725 ; -2.532 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -1.858 ; -2.675 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -1.764 ; -2.570 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -1.937 ; -2.805 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -1.789 ; -2.606 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -1.886 ; -2.726 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -1.961 ; -2.803 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -1.763 ; -2.573 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -2.010 ; -2.847 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -1.698 ; -2.463 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.984 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.302  ; 3.308  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.673  ; 3.700  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.545  ; 6.969  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.717  ; 4.535  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 3.594  ; 3.772  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 3.349  ; 3.458  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.363  ; 3.478  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 3.347  ; 3.451  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.509  ; 3.608  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 3.058  ; 3.096  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.678  ; 2.684  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.645  ; 2.643  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.149  ; 3.908  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.708  ; 2.715  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.710  ; 2.718  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.749  ; 2.758  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.774  ; 2.795  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.783  ; 2.826  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.738  ; 2.777  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.756  ; 2.797  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.779  ; 2.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.907  ; 2.947  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.562  ; 4.370  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 3.233  ; 3.330  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.261  ; 3.368  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.690  ; 2.701  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 3.020  ; 3.075  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.988  ; 3.032  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 3.174  ; 3.253  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.717  ; 4.535  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.968  ; 3.056  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.215  ; 4.041  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.732  ; 2.742  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.868  ; 2.927  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 3.466  ; 3.586  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 2.924  ; 2.966  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.521 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.621 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 2.028  ; 1.899  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 2.028  ; 1.899  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.852  ; 1.716  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 2.025  ; 1.896  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.841  ; 1.705  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.849  ; 1.713  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.850  ; 1.714  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.844  ; 1.708  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.844  ; 1.708  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.874  ; 1.728  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.874  ; 1.728  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.878  ; 1.732  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.875  ; 1.729  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.873  ; 1.727  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.873  ; 1.727  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.875  ; 1.729  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.878  ; 1.732  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.212  ; 3.219  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.570  ; 3.598  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.361  ; 5.786  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.422  ; 2.418  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 3.334  ; 3.503  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 3.101  ; 3.204  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.115  ; 3.223  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 3.100  ; 3.197  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.256  ; 3.348  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.819  ; 2.853  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.454  ; 2.458  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.422  ; 2.418  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.927  ; 3.684  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.483  ; 2.487  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.485  ; 2.490  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.522  ; 2.529  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.547  ; 2.565  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.556  ; 2.596  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.513  ; 2.549  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.530  ; 2.568  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.552  ; 2.581  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.673  ; 2.709  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.325  ; 4.129  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.988  ; 3.079  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.014  ; 3.115  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.465  ; 2.473  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.782  ; 2.833  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.751  ; 2.791  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.930  ; 3.004  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.472  ; 4.286  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.732  ; 2.816  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 3.990  ; 3.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.510  ; 2.517  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.650  ; 2.705  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 2.903  ; 2.886  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 2.694  ; 2.732  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.756 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.857 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 1.824  ; 1.696  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.648  ; 1.513  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 1.821  ; 1.693  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646  ; 1.511  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.573 ; 2.499 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.380 ; 3.315 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 3.495 ; 3.402 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.490 ; 3.397 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 3.437 ; 3.344 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 3.511 ; 3.418 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.896 ; 2.822 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.707 ; 2.633 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.831 ; 2.757 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 4.189 ; 3.873 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.573 ; 2.499 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.766 ; 2.692 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.769 ; 2.695 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.814 ; 2.740 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.828 ; 2.763 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.746 ; 2.681 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.808 ; 2.743 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.077 ; 3.003 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.925 ; 2.851 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.614 ; 4.298 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.320 ; 3.246 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 3.226 ; 3.152 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.883 ; 2.809 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.037 ; 2.963 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 3.066 ; 2.992 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.992 ; 2.918 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.635 ; 4.319 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 3.023 ; 2.958 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.392 ; 4.092 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.767 ; 1.594 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.353 ; 2.279 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.134 ; 3.069 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 3.247 ; 3.154 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.242 ; 3.149 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 3.192 ; 3.099 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 3.263 ; 3.170 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.663 ; 2.589 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.481 ; 2.407 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.601 ; 2.527 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 3.965 ; 3.649 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.353 ; 2.279 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.538 ; 2.464 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.541 ; 2.467 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.585 ; 2.511 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.604 ; 2.539 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.526 ; 2.461 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.585 ; 2.520 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 2.837 ; 2.763 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.690 ; 2.616 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.374 ; 4.058 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.071 ; 2.997 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.980 ; 2.906 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.650 ; 2.576 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 2.797 ; 2.723 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.825 ; 2.751 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.755 ; 2.681 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.393 ; 4.077 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.790 ; 2.725 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.166 ; 3.866 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.566 ; 1.393 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.547     ; 2.621     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.473     ; 3.538     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 3.573     ; 3.666     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.591     ; 3.684     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 3.500     ; 3.593     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 3.596     ; 3.689     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.922     ; 2.996     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.696     ; 2.770     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.831     ; 2.905     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 3.933     ; 4.249     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.547     ; 2.621     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.758     ; 2.832     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.762     ; 2.836     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.819     ; 2.893     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.861     ; 2.926     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.759     ; 2.824     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.830     ; 2.895     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.123     ; 3.197     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.944     ; 3.018     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.406     ; 4.722     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.370     ; 3.444     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 3.288     ; 3.362     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.896     ; 2.970     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.065     ; 3.139     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 3.103     ; 3.177     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 3.019     ; 3.093     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.438     ; 4.754     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 3.079     ; 3.144     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.190     ; 4.490     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.613     ; 1.786     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.325     ; 2.399     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.220     ; 3.285     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 3.319     ; 3.412     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.336     ; 3.429     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 3.249     ; 3.342     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 3.340     ; 3.433     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.684     ; 2.758     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.468     ; 2.542     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.597     ; 2.671     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 3.707     ; 4.023     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.325     ; 2.399     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.527     ; 2.601     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.531     ; 2.605     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.587     ; 2.661     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.634     ; 2.699     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.536     ; 2.601     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.605     ; 2.670     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 2.879     ; 2.953     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.705     ; 2.779     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.162     ; 4.478     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.116     ; 3.190     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 3.036     ; 3.110     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.659     ; 2.733     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 2.822     ; 2.896     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.858     ; 2.932     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.778     ; 2.852     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.191     ; 4.507     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.842     ; 2.907     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 3.960     ; 4.260     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.412     ; 1.585     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.470 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                  ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                                                                            ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 16.470                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.318        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 7.152        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 16.715                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.332        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.383        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 17.205                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.531        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.674        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.372                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 9.522        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 7.850        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.426                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 9.588        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 7.838        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 9.521        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 8.024        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.639                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.532        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 8.107        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.174                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.584        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.174                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.591        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.583        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 19.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.597        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.592        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 27.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.587        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.589        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.629        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                       ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.961                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.587        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.784        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 28.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.599        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.596        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.597        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.337       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.215       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 47.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.529       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.188       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.739                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.530       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.209       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.597       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.344       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 165.032                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.943       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 82.089       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 165.181                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.941       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 82.240       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 165.421                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.940       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 82.481       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.408                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.517       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.891       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.559                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.590       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.969       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 1.000  ; 0.169 ; 4.978    ; 0.696   ; 4.661               ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  SCI_SCLK                                                 ; 37.749 ; 0.199 ; N/A      ; N/A     ; 40.828              ;
;  altera_reserved_tck                                      ; 43.032 ; 0.178 ; 46.158   ; 0.696   ; 49.227              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 13.499 ; 0.169 ; 21.425   ; 0.940   ; 12.171              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.000  ; 0.180 ; 4.978    ; 1.432   ; 4.661               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  SCI_SCLK                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 2.410 ; 2.632 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 2.229 ; 2.479 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.393 ; 3.611 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.439 ; 8.375 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 5.133 ; 5.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.660 ; 4.951 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.974 ; 5.337 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 5.074 ; 5.408 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.764 ; 5.099 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 4.663 ; 4.924 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.522 ; 4.866 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.811 ; 4.097 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 4.249 ; 4.525 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.836 ; 4.139 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.548 ; 3.887 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.443 ; 3.748 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.829 ; 4.124 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 3.850 ; 4.155 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.098 ; 4.378 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.377 ; 4.603 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.929 ; 4.193 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.277 ; 4.572 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 4.667 ; 4.994 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.578 ; 4.856 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.458 ; 4.745 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.801 ; 5.141 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.524 ; 4.898 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.900 ; 5.328 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.527 ; 4.858 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.787 ; 5.152 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 5.040 ; 5.406 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.472 ; 4.827 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 5.133 ; 5.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.435 ; 4.641 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.993 ; -1.717 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.919 ; -1.574 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.059  ; -0.178 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.421 ; -0.848 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -1.331 ; -2.061 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -1.841 ; -2.653 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -1.951 ; -2.772 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -1.967 ; -2.810 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -1.856 ; -2.677 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -1.819 ; -2.634 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -1.740 ; -2.542 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -1.489 ; -2.241 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -1.653 ; -2.429 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -1.490 ; -2.231 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -1.381 ; -2.110 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -1.331 ; -2.061 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -1.478 ; -2.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -1.492 ; -2.238 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -1.553 ; -2.298 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -1.648 ; -2.402 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -1.492 ; -2.244 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -1.640 ; -2.395 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -1.794 ; -2.591 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -1.764 ; -2.572 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -1.725 ; -2.532 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -1.858 ; -2.675 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -1.764 ; -2.570 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -1.937 ; -2.805 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -1.789 ; -2.606 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -1.886 ; -2.726 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -1.961 ; -2.803 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -1.763 ; -2.573 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -2.010 ; -2.847 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -1.698 ; -2.463 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.711 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.713 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.830  ; 5.923  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.592  ; 6.699  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.231 ; 13.746 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 9.182  ; 8.480  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 7.804  ; 7.589  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 7.201  ; 7.031  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 7.249  ; 7.082  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 7.212  ; 7.012  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 7.628  ; 7.323  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.608  ; 6.305  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.729  ; 5.516  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.628  ; 5.437  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.838  ; 7.271  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.835  ; 5.593  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.860  ; 5.600  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.923  ; 5.698  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.964  ; 5.743  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 6.014  ; 5.810  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.909  ; 5.715  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.967  ; 5.759  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.900  ; 5.745  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.265  ; 6.028  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.765  ; 8.144  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.971  ; 6.772  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 7.046  ; 6.837  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.728  ; 5.554  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.520  ; 6.247  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 6.420  ; 6.176  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.845  ; 6.604  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 9.182  ; 8.480  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 6.435  ; 6.261  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.997  ; 7.535  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.834  ; 5.664  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 6.064  ; 5.920  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 7.646  ; 7.359  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 6.262  ; 6.111  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.318  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.982  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.864  ; 3.613  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 4.167  ; 3.840  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.849  ; 3.598  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.212  ; 3.219  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.570  ; 3.598  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.361  ; 5.786  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.422  ; 2.418  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 3.334  ; 3.503  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 3.101  ; 3.204  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.115  ; 3.223  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 3.100  ; 3.197  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.256  ; 3.348  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.819  ; 2.853  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.454  ; 2.458  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.422  ; 2.418  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.927  ; 3.684  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.483  ; 2.487  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.485  ; 2.490  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.522  ; 2.529  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.547  ; 2.565  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.556  ; 2.596  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.513  ; 2.549  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.530  ; 2.568  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.552  ; 2.581  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.673  ; 2.709  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.325  ; 4.129  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.988  ; 3.079  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.014  ; 3.115  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.465  ; 2.473  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.782  ; 2.833  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.751  ; 2.791  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.930  ; 3.004  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.472  ; 4.286  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.732  ; 2.816  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 3.990  ; 3.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.510  ; 2.517  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.650  ; 2.705  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 2.903  ; 2.886  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 2.694  ; 2.732  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.756 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.857 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 1.824  ; 1.696  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.648  ; 1.513  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 1.821  ; 1.693  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646  ; 1.511  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; START_LED           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; D[27]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_SCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_RXR_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_TXD             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 3615       ; 0          ; 34         ; 2        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 33416      ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 87         ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; 0          ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 79         ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 90475      ; 0          ; 0          ; 0        ;
; SCI_SCLK                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; false path ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK                                                 ; SCI_SCLK                                                 ; 149        ; 0          ; 130        ; 184      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 3615       ; 0          ; 34         ; 2        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 33416      ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 87         ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; 0          ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 79         ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 90475      ; 0          ; 0          ; 0        ;
; SCI_SCLK                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; false path ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK                                                 ; SCI_SCLK                                                 ; 149        ; 0          ; 130        ; 184      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 120        ; 0        ; 3          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 893        ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1087       ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0        ; false path ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 120        ; 0        ; 3          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 893        ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1087       ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0        ; false path ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 50    ; 50   ;
; Unconstrained Input Port Paths  ; 131   ; 131  ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Aug 07 13:55:22 2014
Info: Command: quartus_sta testsuite -c testsuite
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -78.75 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[0]} {inst_syspll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[1]} {inst_syspll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_peripll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst_peripll|altpll_component|auto_generated|pll1|clk[2]} {inst_peripll|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.499               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.749               0.000 SCI_SCLK 
    Info (332119):    43.032               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.435               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.452               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.485               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 4.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.978               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    21.425               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.158               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.646               0.000 altera_reserved_tck 
    Info (332119):     2.069               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.108               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.693               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.832               0.000 CLOCK_50 
    Info (332119):    12.189               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.404               0.000 SCI_SCLK 
    Info (332119):    49.383               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.771 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 1.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.465               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.267               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.826               0.000 SCI_SCLK 
    Info (332119):    43.575               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.430               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 5.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.329               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    21.735               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.578               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.484               0.000 altera_reserved_tck 
    Info (332119):     1.873               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.805               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.661               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    12.171               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.296               0.000 SCI_SCLK 
    Info (332119):    49.227               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.277 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 6.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.015               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.064               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.558               0.000 SCI_SCLK 
    Info (332119):    47.235               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.178               0.000 altera_reserved_tck 
    Info (332119):     0.180               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.199               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 7.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.685               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    23.343               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.427               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.696               0.000 altera_reserved_tck 
    Info (332119):     0.940               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.432               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    12.236               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.828               0.000 SCI_SCLK 
    Info (332119):    49.276               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.470 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Thu Aug 07 13:55:29 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


