
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.203091                       # Number of seconds simulated
sim_ticks                                203091150500                       # Number of ticks simulated
final_tick                               630291590500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38320                       # Simulator instruction rate (inst/s)
host_op_rate                                    64239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77824856                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209036                       # Number of bytes of host memory used
host_seconds                                  2609.59                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             28928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             80960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               109888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        28928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           28928                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                452                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1717                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               142439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               398639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  541077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          142439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              142439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              398639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 541077                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1413.197367                       # Cycle average of tags in use
system.l2.total_refs                           801192                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1568                       # Sample count of references to valid blocks.
system.l2.avg_refs                         510.964286                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           525.548986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             397.235688                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             490.412694                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.128308                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.096981                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119730                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.345019                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                40302                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               402647                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  442949                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           530480                       # number of Writeback hits
system.l2.Writeback_hits::total                530480                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             376839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                376839                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 40302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                779486                       # number of demand (read+write) hits
system.l2.demand_hits::total                   819788                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                40302                       # number of overall hits
system.l2.overall_hits::cpu.data               779486                       # number of overall hits
system.l2.overall_hits::total                  819788                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                452                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                604                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1056                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 661                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 452                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1265                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1717                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                452                       # number of overall misses
system.l2.overall_misses::cpu.data               1265                       # number of overall misses
system.l2.overall_misses::total                  1717                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     23878500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     31886500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55765000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34527500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34527500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      23878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      66414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90292500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     23878500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     66414000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90292500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            40754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           403251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              444005                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       530480                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            530480                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         377500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            377500                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             40754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            780751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               821505                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            40754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           780751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              821505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.011091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002378                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.001751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001751                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.011091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.011091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002090                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52828.539823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52792.218543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52807.765152                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52235.249622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52235.249622                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52828.539823                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52501.185771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52587.361677                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52828.539823                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52501.185771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52587.361677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           604                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1056                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            661                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1717                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1717                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     18357000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     24480500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42837500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26514500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26514500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     18357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     50995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     69352000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     18357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     50995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     69352000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.011091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002378                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.001751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001751                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.011091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.011091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002090                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40612.831858                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40530.629139                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40565.814394                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40112.708018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40112.708018                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40612.831858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40312.252964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40391.380315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40612.831858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40312.252964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40391.380315                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                12687893                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12687893                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1092654                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7342674                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6815432                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.819482                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        406182301                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16009761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101943528                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    12687893                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6815432                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      92232844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2185308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              293845539                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  14468286                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5548                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          403180798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.422132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.802465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                313624406     77.79%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8917402      2.21%     80.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 80638990     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            403180798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.031237                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.250980                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 79122022                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             233657217                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  65873539                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              23435364                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1092654                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              169702567                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1092654                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                100192033                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               188396837                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  36536749                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              76962524                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              168852885                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41390423                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 54096                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           201446892                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             413341966                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        255341946                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         158000020                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1631132                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 112495696                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28421465                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7229910                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              5861                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1760                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  167837530                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12409                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 167847564                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           29096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        75138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            689                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     403180798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.416308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.627035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           265607564     65.88%     65.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           107298904     26.61%     92.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30274330      7.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       403180798                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1861939    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143708      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97173141     57.89%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            34879357     20.78%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28421448     16.93%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7229910      4.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              167847564                       # Type of FU issued
system.cpu.iq.rate                           0.413232                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1861939                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011093                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          629324539                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         113097741                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    112959997                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           111413608                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54781294                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54686667                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              112928163                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                56637632                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1070726                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        23835                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           39                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1092654                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                28774387                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10607297                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           167849939                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            309152                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28421465                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7229910                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                6984891                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     5                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1002295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        90359                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1092654                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167649878                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28400845                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            197685                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35630737                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626847                       # Number of branches executed
system.cpu.iew.exec_stores                    7229892                       # Number of stores executed
system.cpu.iew.exec_rate                     0.412745                       # Inst execution rate
system.cpu.iew.wb_sent                      167646705                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167646664                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  32008175                       # num instructions producing a value
system.cpu.iew.wb_consumers                  35333023                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.412737                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.905900                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          213078                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1092654                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    402088144                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.416916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.617853                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    262325033     65.24%     65.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    111889364     27.83%     93.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27873747      6.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    402088144                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              27873747                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    542064333                       # The number of ROB reads
system.cpu.rob.rob_writes                   336792529                       # The number of ROB writes
system.cpu.timesIdled                          291851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3001503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.061823                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.061823                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.246195                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.246195                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250807737                       # number of integer regfile reads
system.cpu.int_regfile_writes               150686277                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92783271                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49141817                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66840296                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  40507                       # number of replacements
system.cpu.icache.tagsinuse                236.227902                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14426930                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  40754                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 354.000344                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     236.227902                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.922765                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.922765                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14426930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14426930                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14426930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14426930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14426930                       # number of overall hits
system.cpu.icache.overall_hits::total        14426930                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41356                       # number of overall misses
system.cpu.icache.overall_misses::total         41356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    552530500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    552530500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    552530500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    552530500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    552530500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    552530500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14468286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14468286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14468286                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14468286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14468286                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14468286                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002858                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002858                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002858                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13360.346745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13360.346745                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13360.346745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13360.346745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13360.346745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13360.346745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        40754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        40754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        40754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        40754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        40754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        40754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    468307500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    468307500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    468307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    468307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    468307500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    468307500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002817                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002817                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002817                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002817                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11491.080630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11491.080630                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11491.080630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11491.080630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11491.080630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11491.080630                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 780495                       # number of replacements
system.cpu.dcache.tagsinuse                255.950917                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33678468                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 780751                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  43.135991                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           427438330000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.950917                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999808                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999808                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26826098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26826098                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6852370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6852370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33678468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33678468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33678468                       # number of overall hits
system.cpu.dcache.overall_hits::total        33678468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       503980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        503980                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       377501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377501                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       881481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         881481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       881481                       # number of overall misses
system.cpu.dcache.overall_misses::total        881481                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6081276000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6081276000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4940005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4940005000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11021281000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11021281000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11021281000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11021281000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27330078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27330078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34559949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34559949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34559949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34559949                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018440                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.052214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052214                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025506                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025506                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12066.502639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12066.502639                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13086.071295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13086.071295                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12503.140737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12503.140737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12503.140737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12503.140737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       530480                       # number of writebacks
system.cpu.dcache.writebacks::total            530480                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       100729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100729                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       100730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       100730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100730                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       403251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       403251                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       377500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       377500                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       780751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       780751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       780751                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780751                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4465591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4465591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4184993500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4184993500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8650585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8650585000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8650585000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8650585000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.052214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022591                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11073.975018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11073.975018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11086.075497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11086.075497                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11079.825706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11079.825706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11079.825706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11079.825706                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
