;redcode
;assert 1
	SPL 0, <402
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @0
	SUB -7, <-120
	SUB 700, 10
	SUB -7, <-120
	MOV -7, @-20
	CMP 2, @-60
	SPL <121, 103
	SUB #72, @200
	SPL 172
	SUB 0, @0
	SUB @121, 103
	SUB @117, 106
	SUB @-327, 100
	SUB @121, 100
	MOV 127, 106
	JMP @72, #206
	SUB 0, @0
	ADD #270, <1
	MOV 12, @10
	ADD #270, 1
	SUB #270, 1
	SPL 172
	SUB @172, 0
	SUB 27, 0
	DJN -1, @-20
	SLT 0, @0
	JMZ 30, 9
	MOV -207, <-120
	SUB 7, <0
	MOV 20, @12
	CMP 90, @12
	MOV 20, @12
	MOV 127, 106
	CMP 2, @-60
	CMP 90, @12
	CMP 90, @12
	SLT 90, @12
	CMP -207, <-120
	CMP -207, <-120
	MOV @121, 100
	CMP -207, <-120
	MOV @121, 100
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD 10, 20
	MOV @9, 103
	JMP <9, <103
	ADD -39, 26
	ADD #270, <1
	SUB <0, @2
	CMP -207, <-120
	SUB -207, <-120
	SUB @0, @2
	MOV -1, <-20
	JMP -1, @-20
	CMP @-127, 100
	CMP @-127, 100
	CMP -102, -12
	CMP 20, @12
	SUB @0, @1
	ADD -39, 26
	SUB @0, @1
	SUB 210, 60
	SUB #72, @202
	ADD @121, 103
	ADD -39, 26
	SUB @127, 106
	DJN 210, 60
	SUB @121, 103
	CMP @121, 103
	ADD @0, @1
	ADD @0, @1
	ADD @0, @1
	MOV @9, 103
	SUB #72, @202
	SUB #72, @202
	ADD 12, @10
	ADD 10, 20
	ADD 12, @10
	SUB #72, @202
	ADD -39, 26
	DJN -1, @-20
	ADD -39, 26
	ADD 10, 20
	SPL 0, <402
	ADD 10, 20
	SUB @121, 106
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	SUB @124, 106
	ADD 250, 30
	SLT -1, <-21
	SUB <0, <2
	SUB <0, <2
	ADD 250, 30
	SPL 0, <602
	SUB #10, 0
	MOV -1, <-20
	ADD 250, 30
	SUB #10, 0
	MOV -1, <-20
	SUB @121, 103
	SLT 30, 9
	ADD 30, 9
	ADD 250, 30
	ADD 3, 20
	SUB @0, 0
	SUB 200, 2
	SUB @121, 103
	SUB <0, <2
	SUB 600, @90
	MOV -1, <-21
	SUB <0, <2
	SUB <0, <2
	ADD 250, 30
	SPL 460, -109
	SUB @0, 0
	ADD @-198, 100
	DJN <-128, 100
	SLT @721, 103
	SUB @0, 0
	SUB <0, <2
	SUB 600, @90
	MOV -1, <-20
	MOV -1, <-20
	SUB 600, @90
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	ADD 30, 9
	SUB @-127, 100
	CMP -207, <-120
	SPL 0, <602
	SPL 0, <602
	CMP @127, 106
	MOV -7, <-20
	DJN -1, @-20
