===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.4122 seconds

  ----Wall Time----  ----Name----
    4.1637 ( 11.4%)  FIR Parser
   17.1382 ( 47.1%)  'firrtl.circuit' Pipeline
    1.4781 (  4.1%)    'firrtl.module' Pipeline
    1.3357 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1424 (  0.4%)      LowerCHIRRTL
    0.1178 (  0.3%)    InferWidths
    0.8246 (  2.3%)    InferResets
    0.0248 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0238 (  0.1%)    PrefixModules
    0.7802 (  2.1%)    LowerFIRRTLTypes
    7.0862 ( 19.5%)    'firrtl.module' Pipeline
    0.9354 (  2.6%)      ExpandWhens
    6.1509 ( 16.9%)      Canonicalizer
    0.4688 (  1.3%)    Inliner
    1.1971 (  3.3%)    IMConstProp
    0.0400 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.7462 ( 13.0%)    'firrtl.module' Pipeline
    4.7462 ( 13.0%)      Canonicalizer
    0.4151 (  1.1%)    CreateSiFiveMetadata
    2.8942 (  7.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    9.2858 ( 25.5%)  'hw.module' Pipeline
    0.0995 (  0.3%)    HWCleanup
    1.2231 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.8655 ( 18.9%)    Canonicalizer
    0.0933 (  0.3%)    HWLegalizeModules
    1.0043 (  2.8%)    PrettifyVerilog
    2.9282 (  8.0%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   36.4122 (100.0%)  Total

{
  totalTime: 36.442,
  maxMemory: 621547520
}
