LEF_SUBTOPICS = [
    {
        "id": 1,
        "name": "Cell Dimensions",
        "description": "Analyzing cell height, width, and comparing dimensions across different libraries"
    },
    {
        "id": 2,
        "name": "Library Characteristics",
        "description": "Examining properties of different libraries like High Density, High Speed, Low Power, Medium Speed, Low Speed, and High Density Low Leakage"
    },
    {
        "id": 3,
        "name": "Pin Properties",
        "description": "Analyzing input, output, power, ground, and clock pins, including antenna gate and diff areas"
    },
    {
        "id": 4,
        "name": "Layer Information",
        "description": "Examining metal layers used for pins and obstruction layers"
    },
    {
        "id": 5,
        "name": "Pin Geometry",
        "description": "Analyzing pin rectangle coordinates and number of rectangles per pin"
    },
    {
        "id": 6,
        "name": "Macro Analysis",
        "description": "Examining largest macros by area, macros with specific pin types, and average macro width per library"
    },
    {
        "id": 7,
        "name": "Obstructions",
        "description": "Analyzing obstruction layers in cells and number of obstruction rectangles"
    },
    {
        "id": 8,
        "name": "Cross-library Comparisons",
        "description": "Comparing cell dimensions across libraries and finding libraries with smallest/largest cells for given types"
    },
    {
        "id": 9,
        "name": "Pin Ports",
        "description": "Examining layers used for specific pins and distribution of pins across layers"
    },
    {
        "id": 10,
        "name": "Complex Queries",
        "description": "Combining information from multiple tables and performing aggregations and calculations"
    },
    {
        "id": 11,
        "name": "Specific Cell Types",
        "description": "Analyzing common cells (e.g., NAND, MUX, XOR) and comparing properties across libraries"
    },
    {
        "id": 12,
        "name": "Cell Symmetry",
        "description": "Identifying symmetrical cells and comparing symmetry across different libraries"
    },
    {
        "id": 13,
        "name": "Antenna Effect Analysis",
        "description": "Examining Antenna_Gate_Area and Antenna_Diff_Area for input and output pins respectively"
    },
    {
        "id": 14,
        "name": "Layer Stack Analysis",
        "description": "Analyzing the distribution and usage of different layers (met1, met2, pwell, nwell) in pin ports"
    },
    {
        "id": 15,
        "name": "Pin Geometry Patterns",
        "description": "Examining patterns in pin port rectangle coordinates and sizes across different cell types"
    },
    {
        "id": 16,
        "name": "Obstruction Layer Analysis",
        "description": "Analyzing the types and distribution of obstruction layers across different macros"
    },
    {
        "id": 17,
        "name": "AND2_1 Cell Analysis",
        "description": "Detailed examination of the sky130_fd_sc_hd__and2_1 cell's characteristics across libraries"
    },
    {
        "id": 18,
        "name": "OR2_2 Cell Comparison",
        "description": "Comparing properties of the sky130_fd_sc_hd__or2_2 cell across different library variants"
    },
    {
        "id": 19,
        "name": "INV_1 Cell Study",
        "description": "In-depth analysis of the sky130_fd_sc_hd__inv_1 cell, including its pins and geometries"
    },
    {
        "id": 20,
        "name": "A2BB2O_1 Cell Examination",
        "description": "Examining the characteristics of the sky130_fd_sc_hd__a2bb2o_1 cell, including its size and pin layout"
    },
    {
        "id": 21,
        "name": "MUX4_1 Cell Investigation",
        "description": "Investigating the properties of the sky130_fd_sc_hd__mux4_1 cell across different library variants"
    },
    {
        "id": 22,
        "name": "NAND2_1 Cross-Library Comparison",
        "description": "Comparing the NAND2_1 cell across high density, medium speed, and other library variants"
    },
    {
        "id": 23,
        "name": "A31OI_1 Cell Analysis",
        "description": "Analyzing the A31OI_1 cell across high speed, low speed, and medium speed libraries"
    },
    {
        "id": 24,
        "name": "XNOR3_2 Pin Layout Study",
        "description": "Studying the pin layout and characteristics of the sky130_fd_sc_hs__xnor3_2 cell"
    },
    {
        "id": 25,
        "name": "LPFLOW_CLKINVKAPWR_16 Cell Examination",
        "description": "Examining the unique properties of the sky130_fd_sc_hd__lpflow_clkinvkapwr_16 cell"
    },
    {
        "id": 26,
        "name": "PROBE_P_8 and PROBEC_P_8 Comparison",
        "description": "Comparing the characteristics of sky130_fd_sc_hdll__probe_p_8 and sky130_fd_sc_hdll__probec_p_8 cells"
    },
    {
        "id": 27,
        "name": "A22O_1 Obstruction Analysis",
        "description": "Analyzing the obstruction layers and geometries in the sky130_fd_sc_ls__a22o_1 cell"
    },
    {
        "id": 28,
        "name": "A21BOI_1 Rectangle Count Study",
        "description": "Studying the number and distribution of rectangles in the sky130_fd_sc_hs__a21boi_1 cell"
    },
    {
        "id": 29,
        "name": "SDFBBN_2 Clock Pin Analysis",
        "description": "Analyzing the clock pin characteristics of the sky130_fd_sc_hd__sdfbbn_2 cell"
    },
    {
        "id": 30,
        "name": "BUSDRIVER2_20 Size Analysis",
        "description": "Examining the size and layout of the sky130_fd_sc_lp__busdriver2_20 cell"
    },
    {
        "id": 31,
        "name": "FILL_1 Cell Comparison",
        "description": "Comparing the properties of FILL_1 cells across different library variants"
    },
    {
        "id": 32,
        "name": "MUX4_1 Input Pin S0 Analysis",
        "description": "Detailed examination of the S0 input pin characteristics in the sky130_fd_sc_hd__mux4_1 cell"
    },
    {
        "id": 33,
        "name": "MUX4_1 Input Pins Comparison",
        "description": "Comparing properties of input pins A0, A1, A2, A3, S0, and S1 in the sky130_fd_sc_hd__mux4_1 cell"
    },
    {
        "id": 34,
        "name": "MUX4_1 Output Pin X Study",
        "description": "In-depth analysis of the output pin X in the sky130_fd_sc_hd__mux4_1 cell"
    },
    {
        "id": 35,
        "name": "NAND2_1 Input Pins A and B Examination",
        "description": "Examining the characteristics of input pins A and B in the sky130_fd_sc_hd__nand2_1 cell"
    },
    {
        "id": 36,
        "name": "NAND2_1 Output Pin Y Investigation",
        "description": "Investigating the properties of the output pin Y in the sky130_fd_sc_hd__nand2_1 cell"
    },
    {
        "id": 37,
        "name": "A2BB2O_1 Input Pin A1 Analysis",
        "description": "Analyzing the characteristics of the A1 input pin in the sky130_fd_sc_hd__a2bb2o_1 cell"
    },
    {
        "id": 38,
        "name": "XNOR3_2 Input Pin A Study",
        "description": "Studying the properties of the input pin A in the sky130_fd_sc_hs__xnor3_2 cell"
    },
    {
        "id": 39,
        "name": "SDFBBN_2 Clock Pin CLK Analysis",
        "description": "Analyzing the characteristics of the CLK pin in the sky130_fd_sc_hd__sdfbbn_2 cell"
    },
    {
        "id": 40,
        "name": "Power Pin VPWR Comparison",
        "description": "Comparing the VPWR power pin characteristics across different cell types and libraries"
    },
    {
        "id": 41,
        "name": "Ground Pin VGND Examination",
        "description": "Examining the VGND ground pin properties across various cell types and libraries"
    },
    {
        "id": 42,
        "name": "Well Tap Pins VNB and VPB Analysis",
        "description": "Analyzing the characteristics of well tap pins VNB and VPB across different cells"
    },
    {
        "id": 43,
        "name": "INV_1 Input Pin A and Output Pin Y Comparison",
        "description": "Comparing the properties of input pin A and output pin Y in the sky130_fd_sc_hd__inv_1 cell"
    },
    {
        "id": 44,
        "name": "OR2_2 Input Pins A and B Layer Analysis",
        "description": "Analyzing the layer information for input pins A and B in the sky130_fd_sc_hd__or2_2 cell"
    },
    {
        "id": 45,
        "name": "A31OI_1 Input Pin Antenna Effects Study",
        "description": "Studying the antenna effects (gate area) for input pins in the sky130_fd_sc_hs__a31oi_1 cell"
    },
    {
        "id": 46,
        "name": "Power Pin Characteristics",
        "description": "Examining the properties and layout of pins with USE = 'POWER' in various cell libraries"
    },
    {
        "id": 47,
        "name": "Ground Pin Analysis",
        "description": "Investigating the characteristics and placement of pins with USE = 'GROUND' across different cells"
    },
    {
        "id": 48,
        "name": "Clock Pin Usage",
        "description": "Studying the properties and distribution of clock pins (often with USE = 'CLOCK') in sequential cells"
    },
]